{
  "Top": "karastuba_mul",
  "RtlTop": "karastuba_mul",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexu",
    "Device": "xcvu095",
    "Package": "-ffva2104",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": [
      "config_sdx -target=none",
      "config_export -vivado_optimization_level=2",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0"
    ]},
  "Args": {
    "hs_input": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "unsigned",
        "dataWidth": "32",
        "arraySizes": ["32"],
        "interfaceRef": "hs_input",
        "portRef": "TDATA"
      }
    },
    "res_output": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "unsigned",
        "dataWidth": "32",
        "arraySizes": ["32"],
        "interfaceRef": "res_output",
        "portRef": "TDATA"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "582",
    "Uncertainty": "0.375"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "karastuba_mul",
    "Version": "1.0",
    "DisplayName": "Karastuba_mul",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/BigIntegerHLS.h",
      "..\/..\/multest.cc"
    ],
    "Vhdl": [
      "impl\/vhdl\/CAT_I_I_I_O.vhd",
      "impl\/vhdl\/karastuba_mul_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/karastuba_mul_mulbkb.vhd",
      "impl\/vhdl\/karastuba_mul_restde.vhd",
      "impl\/vhdl\/karastuba_mul_temcud.vhd",
      "impl\/vhdl\/karastuba_mul_temmb6.vhd",
      "impl\/vhdl\/karastuba_mul_tempcA.vhd",
      "impl\/vhdl\/karastuba_mul_templa.vhd",
      "impl\/vhdl\/karastuba_mul_templa_1.vhd",
      "impl\/vhdl\/mul_I_O.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/karastuba_mul.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/CAT_I_I_I_O.v",
      "impl\/verilog\/karastuba_mul_AXILiteS_s_axi.v",
      "impl\/verilog\/karastuba_mul_mulbkb.v",
      "impl\/verilog\/karastuba_mul_restde.v",
      "impl\/verilog\/karastuba_mul_temcud.v",
      "impl\/verilog\/karastuba_mul_temmb6.v",
      "impl\/verilog\/karastuba_mul_tempcA.v",
      "impl\/verilog\/karastuba_mul_templa.v",
      "impl\/verilog\/karastuba_mul_templa_1.v",
      "impl\/verilog\/mul_I_O.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/karastuba_mul.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/karastuba_mul_v1_0\/data\/karastuba_mul.mdd",
      "impl\/misc\/drivers\/karastuba_mul_v1_0\/data\/karastuba_mul.tcl",
      "impl\/misc\/drivers\/karastuba_mul_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/karastuba_mul_v1_0\/src\/xkarastuba_mul.c",
      "impl\/misc\/drivers\/karastuba_mul_v1_0\/src\/xkarastuba_mul.h",
      "impl\/misc\/drivers\/karastuba_mul_v1_0\/src\/xkarastuba_mul_hw.h",
      "impl\/misc\/drivers\/karastuba_mul_v1_0\/src\/xkarastuba_mul_linux.c",
      "impl\/misc\/drivers\/karastuba_mul_v1_0\/src\/xkarastuba_mul_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/tingyuan\/Documents\/High-Performance-Karatsuba-Multiplier-HLS-FPGA\/HLS_Implementation\/bigtest\/solution1\/.autopilot\/db\/karastuba_mul.design.xml",
    "DebugDir": "\/home\/tingyuan\/Documents\/High-Performance-Karatsuba-Multiplier-HLS-FPGA\/HLS_Implementation\/bigtest\/solution1\/.debug",
    "ProtoInst": ["\/home\/tingyuan\/Documents\/High-Performance-Karatsuba-Multiplier-HLS-FPGA\/HLS_Implementation\/bigtest\/solution1\/.debug\/karastuba_mul.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS hs_input res_output",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "hs_input": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "hs_input",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "AXILiteS",
      "bundle_role": "interrupt"
    },
    "res_output": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "res_output",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "hs_input_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "hs_input_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "hs_input_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "res_output_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "res_output_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "res_output_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "karastuba_mul",
      "Instances": [{
          "ModuleName": "karastuba_mul_templa_1",
          "InstanceName": "grp_karastuba_mul_templa_1_fu_169",
          "Instances": [
            {
              "ModuleName": "karastuba_mul_templa",
              "InstanceName": "grp_karastuba_mul_templa_fu_427",
              "Instances": [{
                  "ModuleName": "mul_I_O",
                  "InstanceName": "grp_mul_I_O_fu_180"
                }]
            },
            {
              "ModuleName": "mul_I_O",
              "InstanceName": "grp_mul_I_O_fu_436"
            },
            {
              "ModuleName": "mul_I_O",
              "InstanceName": "grp_mul_I_O_fu_447"
            },
            {
              "ModuleName": "CAT_I_I_I_O",
              "InstanceName": "grp_CAT_I_I_I_O_fu_458"
            }
          ]
        }]
    },
    "Info": {
      "mul_I_O": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "karastuba_mul_templa": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "CAT_I_I_I_O": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "karastuba_mul_templa_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "karastuba_mul": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "mul_I_O": {
        "Latency": {
          "LatencyBest": "284",
          "LatencyAvg": "304",
          "LatencyWorst": "314",
          "PipelineIIMin": "284",
          "PipelineIIMax": "314",
          "PipelineII": "284 ~ 314",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "2.268"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "8",
            "LatencyMin": "264",
            "LatencyMax": "272",
            "Latency": "264 ~ 272",
            "PipelineII": "",
            "PipelineDepthMin": "33",
            "PipelineDepthMax": "34",
            "PipelineDepth": "33 ~ 34",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "8",
                "Latency": "29",
                "PipelineII": "3",
                "PipelineDepth": "9"
              }]
          },
          {
            "Name": "Loop 3",
            "TripCount": "8",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 4",
            "TripCount": "8",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "4",
          "FF": "784",
          "LUT": "1142",
          "URAM": "0"
        }
      },
      "karastuba_mul_templa": {
        "Latency": {
          "LatencyBest": "307",
          "LatencyAvg": "327",
          "LatencyWorst": "337",
          "PipelineIIMin": "307",
          "PipelineIIMax": "337",
          "PipelineII": "307 ~ 337",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "2.268"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "8",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 2",
            "TripCount": "8",
            "Latency": "9",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "4",
          "FF": "1155",
          "LUT": "1673",
          "URAM": "0"
        }
      },
      "CAT_I_I_I_O": {
        "Latency": {
          "LatencyBest": "95",
          "LatencyAvg": "95",
          "LatencyWorst": "95",
          "PipelineII": "95",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "2.568"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "16",
            "Latency": "32",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 3",
            "TripCount": "16",
            "Latency": "19",
            "PipelineII": "1",
            "PipelineDepth": "5"
          },
          {
            "Name": "Loop 4",
            "TripCount": "16",
            "Latency": "19",
            "PipelineII": "1",
            "PipelineDepth": "5"
          }
        ],
        "Area": {
          "BRAM_18K": "0",
          "FF": "671",
          "LUT": "910",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "karastuba_mul_templa_1": {
        "Latency": {
          "LatencyBest": "510",
          "LatencyAvg": "530",
          "LatencyWorst": "540",
          "PipelineIIMin": "510",
          "PipelineIIMax": "540",
          "PipelineII": "510 ~ 540",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "2.568"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "8",
            "Latency": "16",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "8",
            "Latency": "16",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 3",
            "TripCount": "8",
            "Latency": "16",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 4",
            "TripCount": "8",
            "Latency": "16",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 5",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3"
          },
          {
            "Name": "Loop 6",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "6",
          "DSP48E": "12",
          "FF": "4291",
          "LUT": "6092",
          "URAM": "0"
        }
      },
      "karastuba_mul": {
        "Latency": {
          "LatencyBest": "582",
          "LatencyAvg": "602",
          "LatencyWorst": "612",
          "PipelineIIMin": "583",
          "PipelineIIMax": "613",
          "PipelineII": "583 ~ 613",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "3.00",
          "Uncertainty": "0.38",
          "Estimate": "2.568"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 3",
            "TripCount": "32",
            "Latency": "33",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "8",
          "DSP48E": "12",
          "FF": "4486",
          "LUT": "6479",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "karastuba_mul",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-05-26 00:38:22 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
