5 c 0 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/performance/covered/diags/verilog -t main -vcd always1.vcd -o always1.cdd -v always1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" always1.v 1 48 1
2 1 7 20006 0 3d 5002 0 0 1 18 2 $u0
2 2 12 110011 0 1 1000 0 0 1 1 c
2 3 12 9000f 0 2a 1000 0 0 1 18 2
2 4 12 90011 0 27 1002 2 3 1 18 2
2 5 12 1a001a 0 1 1000 0 0 1 1 d
2 6 12 190019 0 1b 1000 5 0 1 18 2
2 7 12 140014 0 1 1400 0 0 1 1 d
2 8 12 14001a 0 38 2 6 7
2 9 14 110011 0 1 1000 0 0 1 1 d
2 10 14 9000f 0 2a 1000 0 0 1 18 2
2 11 14 90011 0 28 1002 9 10 1 18 2
2 12 14 1a001a 0 1 1000 0 0 1 1 e
2 13 14 190019 0 1b 1000 12 0 1 18 2
2 14 14 140014 0 1 1400 0 0 1 1 e
2 15 14 14001a 0 38 2 13 14
2 16 16 e000e 0 1 1000 0 0 1 1 f
2 17 16 e000e 0 2a 1000 0 0 1 18 2
2 18 16 e000e 0 29 1000 16 17 1 18 2
2 19 16 90009 0 1 1000 0 0 1 1 e
2 20 16 90009 0 2a 1000 0 0 1 18 2
2 21 16 90009 0 29 1000 19 20 1 18 2
2 22 16 9000e 0 2b 1002 18 21 1 18 2
2 23 16 190019 0 1 1000 0 0 1 1 f
2 24 16 150015 0 1 1000 0 0 1 1 e
2 25 16 150019 0 8 1000 23 24 1 18 2
2 26 16 110011 0 1 1400 0 0 1 1 g
2 27 16 110019 0 37 2 25 26
2 28 18 110011 0 1 1000 0 0 1 1 c
2 29 18 9000f 0 2a 1000 0 0 1 18 2
2 30 18 90011 0 27 1002 28 29 1 18 2
2 31 19 a000a 0 1 1000 0 0 1 1 d
2 32 19 60006 0 1 1000 0 0 1 1 e
2 33 19 6000a 0 8 1000 31 32 1 18 2
2 34 19 2000c 0 39 2 33 0
2 35 22 9000c 0 0 1000 0 0 1 20 1
2 36 22 40004 0 1 1400 0 0 1 1 h
2 37 22 4000c 0 38 2 35 36
2 38 20 9000c 0 0 1000 0 0 1 16 0
2 39 20 40004 0 1 1400 0 0 1 1 h
2 40 20 4000c 0 38 2 38 39
2 41 40 8000c 0 3d 5002 0 0 1 18 2 $u3
1 a 3 30004 1 0 0 0 1 17 2
1 b 4 830004 1 0 0 0 1 17 2
1 c 4 830007 1 0 0 0 1 17 2
1 d 4 3000a 1 0 0 0 1 17 2
1 e 4 3000d 1 0 0 0 1 17 2
1 f 4 830010 1 0 0 0 1 17 2
1 g 4 830013 1 0 0 0 1 17 2
1 h 4 30016 1 0 0 0 1 17 2
4 1 7 1 0
4 8 6 4 4
4 4 1 8 0
4 15 6 11 11
4 11 1 15 0
4 27 6 22 22
4 22 1 27 0
4 37 6 30 30
4 40 6 30 30
4 34 0 40 37
4 30 1 34 0
4 41 1 0 0
3 1 main.$u0 "main.$u0" always1.v 0 10 1
2 42 8 40004 0 0 1000 0 0 32 52 11 0 0 0 0 0 0 0
2 43 8 30004 0 2c 1002 42 0 32 18 aa aa aa aa aa aa aa aa
2 44 9 80008 0 1 1000 0 0 1 1 b
2 45 9 30003 0 1 1400 0 0 1 1 a
2 46 9 30008 0 38 2 44 45
4 46 0 0 0
4 43 11 46 0
3 1 main.$u1 "main.$u1" always1.v 0 38 1
3 1 main.$u3 "main.$u3" always1.v 0 46 1
2 47 41 50008 0 0 1000 0 0 1 16 0
2 48 41 10001 0 1 1400 0 0 1 1 b
2 49 41 10008 0 37 2 47 48
2 50 42 20003 0 0 1000 0 0 32 52 0 0 40 0 0 0 0 0
2 51 42 10003 0 2c 1002 50 0 32 18 aa aa aa aa aa aa aa aa
2 52 43 50008 0 0 1000 0 0 1 20 1
2 53 43 10001 0 1 1400 0 0 1 1 f
2 54 43 10008 0 37 2 52 53
2 55 44 20004 0 0 1000 0 0 32 52 0 0 0 0 0 1 0 0
2 56 44 10004 0 2c 1002 55 0 32 18 aa aa aa aa aa aa aa aa
2 57 0 0 0 5a 1002 0 0 1 18 2
4 57 0 0 0
4 56 0 57 0
4 54 0 56 56
4 51 0 54 0
4 49 11 51 51
