// Seed: 3691000033
module module_0 ();
  assign id_1 = id_1;
  reg id_2;
  assign id_2 = (1);
  always begin
    id_2 <= id_2;
    $display(id_1, id_2, 1);
    if (1)
      if (1)
        fork
          id_1 <= id_2;
        join
  end
  wire id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wor id_5,
    input uwire id_6
);
  assign id_2 = 1'b0;
  wire id_8;
  supply0 id_9 = id_4;
  module_0();
  wire id_10;
endmodule
