--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml wrapper_proc_7seg.twx wrapper_proc_7seg.ncd -o
wrapper_proc_7seg.twr wrapper_proc_7seg.pcf -ucf Basys2_100_250General-2.ucf

Design file:              wrapper_proc_7seg.ncd
Physical constraint file: wrapper_proc_7seg.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock btn
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
display     |   13.994(R)|   -3.675(R)|btn_BUFGP         |   0.000|
reg_no<0>   |   13.353(R)|   -3.958(R)|btn_BUFGP         |   0.000|
reg_no<1>   |   11.428(R)|   -4.049(R)|btn_BUFGP         |   0.000|
reg_no<2>   |   10.971(R)|   -3.336(R)|btn_BUFGP         |   0.000|
rst         |    3.389(R)|    0.159(R)|btn_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock btn to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
seg<0>      |   24.357(R)|btn_BUFGP         |   0.000|
seg<1>      |   24.356(R)|btn_BUFGP         |   0.000|
seg<2>      |   23.858(R)|btn_BUFGP         |   0.000|
seg<3>      |   24.212(R)|btn_BUFGP         |   0.000|
seg<4>      |   24.825(R)|btn_BUFGP         |   0.000|
seg<5>      |   24.358(R)|btn_BUFGP         |   0.000|
seg<6>      |   24.909(R)|btn_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock btn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
btn            |   14.693|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.920|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
display        |seg<0>         |   22.888|
display        |seg<1>         |   22.887|
display        |seg<2>         |   22.389|
display        |seg<3>         |   22.743|
display        |seg<4>         |   23.356|
display        |seg<5>         |   22.889|
display        |seg<6>         |   23.440|
reg_no<0>      |seg<0>         |   22.482|
reg_no<0>      |seg<1>         |   22.481|
reg_no<0>      |seg<2>         |   21.983|
reg_no<0>      |seg<3>         |   22.337|
reg_no<0>      |seg<4>         |   22.950|
reg_no<0>      |seg<5>         |   22.483|
reg_no<0>      |seg<6>         |   23.034|
reg_no<1>      |seg<0>         |   20.554|
reg_no<1>      |seg<1>         |   20.553|
reg_no<1>      |seg<2>         |   20.055|
reg_no<1>      |seg<3>         |   20.409|
reg_no<1>      |seg<4>         |   21.022|
reg_no<1>      |seg<5>         |   20.555|
reg_no<1>      |seg<6>         |   21.106|
reg_no<2>      |seg<0>         |   19.567|
reg_no<2>      |seg<1>         |   19.609|
reg_no<2>      |seg<2>         |   19.257|
reg_no<2>      |seg<3>         |   19.422|
reg_no<2>      |seg<4>         |   20.089|
reg_no<2>      |seg<5>         |   19.622|
reg_no<2>      |seg<6>         |   20.133|
---------------+---------------+---------+


Analysis completed Sun May 03 22:48:37 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 177 MB



