// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_latency_ap_fixed_ap_fixed_18_6_5_3_0_config4_0_0_0_0_0_HH_
#define _dense_latency_ap_fixed_ap_fixed_18_6_5_3_0_config4_0_0_0_0_0_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct dense_latency_ap_fixed_ap_fixed_18_6_5_3_0_config4_0_0_0_0_0 : public sc_module {
    // Port declarations 15
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<18> > data_0_V_read;
    sc_in< sc_lv<18> > data_1_V_read;
    sc_in< sc_lv<18> > data_2_V_read;
    sc_in< sc_lv<18> > data_3_V_read;
    sc_in< sc_lv<18> > data_4_V_read;
    sc_in< sc_lv<18> > data_5_V_read;
    sc_in< sc_lv<18> > data_6_V_read;
    sc_in< sc_lv<18> > data_7_V_read;
    sc_out< sc_lv<18> > ap_return_0;
    sc_out< sc_lv<18> > ap_return_1;
    sc_out< sc_lv<18> > ap_return_2;
    sc_out< sc_lv<18> > ap_return_3;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    dense_latency_ap_fixed_ap_fixed_18_6_5_3_0_config4_0_0_0_0_0(sc_module_name name);
    SC_HAS_PROCESS(dense_latency_ap_fixed_ap_fixed_18_6_5_3_0_config4_0_0_0_0_0);

    ~dense_latency_ap_fixed_ap_fixed_18_6_5_3_0_config4_0_0_0_0_0();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<18> > data_7_V_read_2_reg_4038;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<18> > data_6_V_read_2_reg_4045;
    sc_signal< sc_lv<18> > data_5_V_read_2_reg_4051;
    sc_signal< sc_lv<18> > data_4_V_read_2_reg_4057;
    sc_signal< sc_lv<18> > tmp_1_reg_4065;
    sc_signal< sc_lv<18> > tmp_17_0_1_reg_4070;
    sc_signal< sc_lv<18> > tmp_17_0_2_reg_4075;
    sc_signal< sc_lv<18> > tmp_17_0_3_reg_4080;
    sc_signal< sc_lv<18> > tmp_17_1_reg_4085;
    sc_signal< sc_lv<18> > tmp_17_1_1_reg_4090;
    sc_signal< sc_lv<16> > tmp_4_reg_4095;
    sc_signal< sc_lv<18> > tmp_17_1_3_reg_4100;
    sc_signal< sc_lv<17> > tmp_7_reg_4105;
    sc_signal< sc_lv<18> > tmp_17_2_1_reg_4110;
    sc_signal< sc_lv<15> > tmp_s_reg_4115;
    sc_signal< sc_lv<18> > tmp_17_2_3_reg_4120;
    sc_signal< sc_lv<18> > tmp_17_3_reg_4125;
    sc_signal< sc_lv<18> > tmp_17_3_1_reg_4130;
    sc_signal< sc_lv<18> > tmp_17_3_2_reg_4135;
    sc_signal< sc_lv<18> > tmp_17_3_3_reg_4140;
    sc_signal< sc_lv<18> > tmp_17_4_reg_4145;
    sc_signal< sc_lv<18> > tmp_17_4_1_reg_4150;
    sc_signal< sc_lv<15> > tmp_3_reg_4155;
    sc_signal< sc_lv<17> > tmp_9_reg_4160;
    sc_signal< sc_lv<18> > tmp_17_5_reg_4165;
    sc_signal< sc_lv<17> > tmp_11_reg_4170;
    sc_signal< sc_lv<18> > tmp_17_5_2_reg_4175;
    sc_signal< sc_lv<18> > tmp_17_5_3_reg_4180;
    sc_signal< sc_lv<17> > tmp_13_reg_4185;
    sc_signal< sc_lv<18> > tmp_17_6_1_reg_4190;
    sc_signal< sc_lv<18> > tmp_17_6_2_reg_4195;
    sc_signal< sc_lv<18> > tmp_17_6_3_reg_4200;
    sc_signal< sc_lv<18> > tmp_17_7_reg_4205;
    sc_signal< sc_lv<18> > tmp_17_7_1_reg_4210;
    sc_signal< sc_lv<13> > tmp_15_reg_4215;
    sc_signal< sc_lv<18> > tmp_17_7_3_reg_4220;
    sc_signal< sc_lv<18> > tmp_fu_3850_p2;
    sc_signal< sc_lv<18> > tmp_reg_4225;
    sc_signal< sc_lv<18> > tmp3_fu_3864_p2;
    sc_signal< sc_lv<18> > tmp3_reg_4230;
    sc_signal< sc_lv<18> > tmp16_fu_3880_p2;
    sc_signal< sc_lv<18> > tmp16_reg_4235;
    sc_signal< sc_lv<18> > tmp22_fu_3894_p2;
    sc_signal< sc_lv<18> > tmp22_reg_4240;
    sc_signal< sc_lv<18> > r_V_8_0_3_fu_184_p0;
    sc_signal< sc_lv<30> > r_V_cast_fu_3371_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<18> > r_V_8_6_3_fu_185_p0;
    sc_signal< sc_lv<30> > r_V_6_cast1_fu_3717_p1;
    sc_signal< sc_lv<18> > r_V_8_5_1_fu_186_p0;
    sc_signal< sc_lv<18> > r_V_8_3_fu_187_p0;
    sc_signal< sc_lv<30> > r_V_3_cast_fu_3527_p1;
    sc_signal< sc_lv<18> > r_V_8_4_1_fu_188_p0;
    sc_signal< sc_lv<30> > r_V_4_cast1_fu_3588_p1;
    sc_signal< sc_lv<18> > r_V_8_2_1_fu_189_p0;
    sc_signal< sc_lv<30> > r_V_2_cast2_fu_3476_p1;
    sc_signal< sc_lv<18> > r_V_8_2_fu_190_p0;
    sc_signal< sc_lv<18> > r_V_8_7_3_fu_191_p0;
    sc_signal< sc_lv<30> > r_V_7_cast_fu_3767_p1;
    sc_signal< sc_lv<18> > r_V_8_1_3_fu_192_p0;
    sc_signal< sc_lv<30> > r_V_1_cast_fu_3424_p1;
    sc_signal< sc_lv<18> > r_V_8_3_1_fu_193_p0;
    sc_signal< sc_lv<18> > r_V_8_4_3_fu_194_p0;
    sc_signal< sc_lv<18> > r_V_8_5_2_fu_195_p0;
    sc_signal< sc_lv<30> > r_V_5_cast_fu_3671_p1;
    sc_signal< sc_lv<18> > r_V_8_2_3_fu_196_p0;
    sc_signal< sc_lv<18> > r_V_8_7_1_fu_197_p0;
    sc_signal< sc_lv<18> > r_V_8_6_1_fu_198_p0;
    sc_signal< sc_lv<18> > r_V_8_1_fu_199_p0;
    sc_signal< sc_lv<18> > r_V_8_5_fu_200_p0;
    sc_signal< sc_lv<18> > r_V_8_3_2_fu_201_p0;
    sc_signal< sc_lv<18> > r_V_8_1_2_fu_202_p0;
    sc_signal< sc_lv<18> > r_V_8_1_1_fu_203_p0;
    sc_signal< sc_lv<18> > r_V_8_4_fu_205_p0;
    sc_signal< sc_lv<18> > r_V_8_3_3_fu_206_p0;
    sc_signal< sc_lv<18> > r_V_8_7_fu_207_p0;
    sc_signal< sc_lv<18> > r_V_8_0_2_fu_208_p0;
    sc_signal< sc_lv<18> > r_V_8_fu_209_p0;
    sc_signal< sc_lv<18> > r_V_8_2_2_fu_210_p0;
    sc_signal< sc_lv<18> > r_V_8_6_2_fu_211_p0;
    sc_signal< sc_lv<18> > r_V_8_5_3_fu_213_p0;
    sc_signal< sc_lv<18> > r_V_8_0_1_fu_214_p0;
    sc_signal< sc_lv<18> > r_V_8_6_fu_215_p0;
    sc_signal< sc_lv<30> > r_V_8_fu_209_p2;
    sc_signal< sc_lv<30> > r_V_8_0_1_fu_214_p2;
    sc_signal< sc_lv<30> > r_V_8_0_2_fu_208_p2;
    sc_signal< sc_lv<30> > r_V_8_0_3_fu_184_p2;
    sc_signal< sc_lv<18> > r_V_1_cast1_fu_3419_p0;
    sc_signal< sc_lv<18> > r_V_1_cast_fu_3424_p0;
    sc_signal< sc_lv<30> > r_V_8_1_fu_199_p2;
    sc_signal< sc_lv<30> > r_V_8_1_1_fu_203_p2;
    sc_signal< sc_lv<28> > r_V_8_1_2_fu_202_p2;
    sc_signal< sc_lv<30> > r_V_8_1_3_fu_192_p2;
    sc_signal< sc_lv<18> > r_V_2_cast1_fu_3471_p0;
    sc_signal< sc_lv<18> > r_V_2_cast2_fu_3476_p0;
    sc_signal< sc_lv<18> > r_V_2_cast_fu_3482_p0;
    sc_signal< sc_lv<29> > r_V_8_2_fu_190_p2;
    sc_signal< sc_lv<30> > r_V_8_2_1_fu_189_p2;
    sc_signal< sc_lv<27> > r_V_8_2_2_fu_210_p2;
    sc_signal< sc_lv<30> > r_V_8_2_3_fu_196_p2;
    sc_signal< sc_lv<30> > r_V_8_3_fu_187_p2;
    sc_signal< sc_lv<30> > r_V_8_3_1_fu_193_p2;
    sc_signal< sc_lv<30> > r_V_8_3_2_fu_201_p2;
    sc_signal< sc_lv<30> > r_V_8_3_3_fu_206_p2;
    sc_signal< sc_lv<30> > r_V_8_4_fu_205_p2;
    sc_signal< sc_lv<30> > r_V_8_4_1_fu_188_p2;
    sc_signal< sc_lv<26> > p_shl2_fu_3613_p3;
    sc_signal< sc_lv<27> > p_shl2_cast_fu_3620_p1;
    sc_signal< sc_lv<24> > p_shl3_fu_3630_p3;
    sc_signal< sc_lv<27> > p_neg_fu_3624_p2;
    sc_signal< sc_lv<27> > p_shl3_cast_fu_3637_p1;
    sc_signal< sc_lv<27> > r_V_8_4_2_fu_3641_p2;
    sc_signal< sc_lv<29> > r_V_8_4_3_fu_194_p2;
    sc_signal< sc_lv<30> > r_V_8_5_fu_200_p2;
    sc_signal< sc_lv<29> > r_V_8_5_1_fu_186_p2;
    sc_signal< sc_lv<30> > r_V_8_5_2_fu_195_p2;
    sc_signal< sc_lv<30> > r_V_8_5_3_fu_213_p2;
    sc_signal< sc_lv<29> > r_V_8_6_fu_215_p2;
    sc_signal< sc_lv<30> > r_V_8_6_1_fu_198_p2;
    sc_signal< sc_lv<30> > r_V_8_6_2_fu_211_p2;
    sc_signal< sc_lv<30> > r_V_8_6_3_fu_185_p2;
    sc_signal< sc_lv<30> > r_V_8_7_fu_207_p2;
    sc_signal< sc_lv<30> > r_V_8_7_1_fu_197_p2;
    sc_signal< sc_lv<24> > p_shl_fu_3793_p3;
    sc_signal< sc_lv<22> > p_shl1_fu_3804_p3;
    sc_signal< sc_lv<25> > p_shl_cast_fu_3800_p1;
    sc_signal< sc_lv<25> > p_shl1_cast_fu_3811_p1;
    sc_signal< sc_lv<25> > r_V_8_7_2_fu_3815_p2;
    sc_signal< sc_lv<30> > r_V_8_7_3_fu_191_p2;
    sc_signal< sc_lv<18> > tmp_8_fu_3578_p1;
    sc_signal< sc_lv<18> > tmp4_fu_3841_p2;
    sc_signal< sc_lv<18> > tmp5_fu_3845_p2;
    sc_signal< sc_lv<18> > tmp1_fu_3856_p2;
    sc_signal< sc_lv<18> > tmp2_fu_3860_p2;
    sc_signal< sc_lv<18> > tmp_5_fu_3575_p1;
    sc_signal< sc_lv<18> > tmp_2_fu_3581_p1;
    sc_signal< sc_lv<18> > tmp14_fu_3870_p2;
    sc_signal< sc_lv<18> > tmp15_fu_3875_p2;
    sc_signal< sc_lv<18> > tmp20_fu_3886_p2;
    sc_signal< sc_lv<18> > tmp21_fu_3890_p2;
    sc_signal< sc_lv<18> > tmp_14_fu_3909_p1;
    sc_signal< sc_lv<18> > tmp9_fu_3919_p2;
    sc_signal< sc_lv<18> > tmp7_fu_3915_p2;
    sc_signal< sc_lv<18> > tmp8_fu_3924_p2;
    sc_signal< sc_lv<18> > tmp6_fu_3930_p2;
    sc_signal< sc_lv<18> > tmp_12_fu_3906_p1;
    sc_signal< sc_lv<18> > tmp11_fu_3946_p2;
    sc_signal< sc_lv<18> > tmp10_fu_3941_p2;
    sc_signal< sc_lv<18> > tmp12_fu_3951_p2;
    sc_signal< sc_lv<18> > tmp13_fu_3956_p2;
    sc_signal< sc_lv<18> > tmp_6_fu_3900_p1;
    sc_signal< sc_lv<18> > tmp_16_fu_3912_p1;
    sc_signal< sc_lv<18> > tmp17_fu_3967_p2;
    sc_signal< sc_lv<18> > tmp18_fu_3972_p2;
    sc_signal< sc_lv<18> > tmp19_fu_3977_p2;
    sc_signal< sc_lv<18> > tmp_10_fu_3903_p1;
    sc_signal< sc_lv<18> > tmp24_fu_3993_p2;
    sc_signal< sc_lv<18> > tmp23_fu_3988_p2;
    sc_signal< sc_lv<18> > tmp25_fu_3998_p2;
    sc_signal< sc_lv<18> > tmp26_fu_4003_p2;
    sc_signal< sc_lv<18> > res_0_V_write_assign_fu_3936_p2;
    sc_signal< sc_lv<18> > acc_1_V_fu_3962_p2;
    sc_signal< sc_lv<18> > acc_2_V_fu_3983_p2;
    sc_signal< sc_lv<18> > acc_3_V_fu_4009_p2;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<18> > data_0_V_read_int_reg;
    sc_signal< sc_lv<18> > data_1_V_read_int_reg;
    sc_signal< sc_lv<18> > data_2_V_read_int_reg;
    sc_signal< sc_lv<18> > data_3_V_read_int_reg;
    sc_signal< sc_lv<18> > data_4_V_read_int_reg;
    sc_signal< sc_lv<18> > data_5_V_read_int_reg;
    sc_signal< sc_lv<18> > data_6_V_read_int_reg;
    sc_signal< sc_lv<18> > data_7_V_read_int_reg;
    sc_signal< sc_lv<18> > ap_return_0_int_reg;
    sc_signal< sc_lv<18> > ap_return_1_int_reg;
    sc_signal< sc_lv<18> > ap_return_2_int_reg;
    sc_signal< sc_lv<18> > ap_return_3_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<30> ap_const_lv30_949;
    static const sc_lv<30> ap_const_lv30_3457;
    static const sc_lv<29> ap_const_lv29_1FFFFC77;
    static const sc_lv<30> ap_const_lv30_7C8;
    static const sc_lv<30> ap_const_lv30_3FFFF693;
    static const sc_lv<30> ap_const_lv30_3FFFFBDB;
    static const sc_lv<29> ap_const_lv29_1FFFFC63;
    static const sc_lv<30> ap_const_lv30_2085;
    static const sc_lv<30> ap_const_lv30_1BA0;
    static const sc_lv<30> ap_const_lv30_B43;
    static const sc_lv<29> ap_const_lv29_1FFFFDD9;
    static const sc_lv<30> ap_const_lv30_468;
    static const sc_lv<30> ap_const_lv30_9D2;
    static const sc_lv<30> ap_const_lv30_2DCE;
    static const sc_lv<30> ap_const_lv30_23CA;
    static const sc_lv<30> ap_const_lv30_3FFFF90A;
    static const sc_lv<30> ap_const_lv30_AC5;
    static const sc_lv<30> ap_const_lv30_3FFFF81C;
    static const sc_lv<28> ap_const_lv28_FFFFEA0;
    static const sc_lv<30> ap_const_lv30_17A2;
    static const sc_lv<30> ap_const_lv30_3FFFF8DD;
    static const sc_lv<30> ap_const_lv30_3FFFF841;
    static const sc_lv<30> ap_const_lv30_90C;
    static const sc_lv<30> ap_const_lv30_4D8;
    static const sc_lv<30> ap_const_lv30_3FFFF809;
    static const sc_lv<27> ap_const_lv27_E7;
    static const sc_lv<30> ap_const_lv30_3FFFF9EC;
    static const sc_lv<30> ap_const_lv30_3FFFF4F4;
    static const sc_lv<30> ap_const_lv30_3FFFFBD4;
    static const sc_lv<29> ap_const_lv29_31C;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<27> ap_const_lv27_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<18> ap_const_lv18_3FFF1;
    static const sc_lv<18> ap_const_lv18_3F75B;
    static const sc_lv<18> ap_const_lv18_3F69B;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_acc_1_V_fu_3962_p2();
    void thread_acc_2_V_fu_3983_p2();
    void thread_acc_3_V_fu_4009_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_return_0();
    void thread_ap_return_1();
    void thread_ap_return_2();
    void thread_ap_return_3();
    void thread_p_neg_fu_3624_p2();
    void thread_p_shl1_cast_fu_3811_p1();
    void thread_p_shl1_fu_3804_p3();
    void thread_p_shl2_cast_fu_3620_p1();
    void thread_p_shl2_fu_3613_p3();
    void thread_p_shl3_cast_fu_3637_p1();
    void thread_p_shl3_fu_3630_p3();
    void thread_p_shl_cast_fu_3800_p1();
    void thread_p_shl_fu_3793_p3();
    void thread_r_V_1_cast1_fu_3419_p0();
    void thread_r_V_1_cast_fu_3424_p0();
    void thread_r_V_1_cast_fu_3424_p1();
    void thread_r_V_2_cast1_fu_3471_p0();
    void thread_r_V_2_cast2_fu_3476_p0();
    void thread_r_V_2_cast2_fu_3476_p1();
    void thread_r_V_2_cast_fu_3482_p0();
    void thread_r_V_3_cast_fu_3527_p1();
    void thread_r_V_4_cast1_fu_3588_p1();
    void thread_r_V_5_cast_fu_3671_p1();
    void thread_r_V_6_cast1_fu_3717_p1();
    void thread_r_V_7_cast_fu_3767_p1();
    void thread_r_V_8_0_1_fu_214_p0();
    void thread_r_V_8_0_1_fu_214_p2();
    void thread_r_V_8_0_2_fu_208_p0();
    void thread_r_V_8_0_2_fu_208_p2();
    void thread_r_V_8_0_3_fu_184_p0();
    void thread_r_V_8_0_3_fu_184_p2();
    void thread_r_V_8_1_1_fu_203_p0();
    void thread_r_V_8_1_1_fu_203_p2();
    void thread_r_V_8_1_2_fu_202_p0();
    void thread_r_V_8_1_2_fu_202_p2();
    void thread_r_V_8_1_3_fu_192_p0();
    void thread_r_V_8_1_3_fu_192_p2();
    void thread_r_V_8_1_fu_199_p0();
    void thread_r_V_8_1_fu_199_p2();
    void thread_r_V_8_2_1_fu_189_p0();
    void thread_r_V_8_2_1_fu_189_p2();
    void thread_r_V_8_2_2_fu_210_p0();
    void thread_r_V_8_2_2_fu_210_p2();
    void thread_r_V_8_2_3_fu_196_p0();
    void thread_r_V_8_2_3_fu_196_p2();
    void thread_r_V_8_2_fu_190_p0();
    void thread_r_V_8_2_fu_190_p2();
    void thread_r_V_8_3_1_fu_193_p0();
    void thread_r_V_8_3_1_fu_193_p2();
    void thread_r_V_8_3_2_fu_201_p0();
    void thread_r_V_8_3_2_fu_201_p2();
    void thread_r_V_8_3_3_fu_206_p0();
    void thread_r_V_8_3_3_fu_206_p2();
    void thread_r_V_8_3_fu_187_p0();
    void thread_r_V_8_3_fu_187_p2();
    void thread_r_V_8_4_1_fu_188_p0();
    void thread_r_V_8_4_1_fu_188_p2();
    void thread_r_V_8_4_2_fu_3641_p2();
    void thread_r_V_8_4_3_fu_194_p0();
    void thread_r_V_8_4_3_fu_194_p2();
    void thread_r_V_8_4_fu_205_p0();
    void thread_r_V_8_4_fu_205_p2();
    void thread_r_V_8_5_1_fu_186_p0();
    void thread_r_V_8_5_1_fu_186_p2();
    void thread_r_V_8_5_2_fu_195_p0();
    void thread_r_V_8_5_2_fu_195_p2();
    void thread_r_V_8_5_3_fu_213_p0();
    void thread_r_V_8_5_3_fu_213_p2();
    void thread_r_V_8_5_fu_200_p0();
    void thread_r_V_8_5_fu_200_p2();
    void thread_r_V_8_6_1_fu_198_p0();
    void thread_r_V_8_6_1_fu_198_p2();
    void thread_r_V_8_6_2_fu_211_p0();
    void thread_r_V_8_6_2_fu_211_p2();
    void thread_r_V_8_6_3_fu_185_p0();
    void thread_r_V_8_6_3_fu_185_p2();
    void thread_r_V_8_6_fu_215_p0();
    void thread_r_V_8_6_fu_215_p2();
    void thread_r_V_8_7_1_fu_197_p0();
    void thread_r_V_8_7_1_fu_197_p2();
    void thread_r_V_8_7_2_fu_3815_p2();
    void thread_r_V_8_7_3_fu_191_p0();
    void thread_r_V_8_7_3_fu_191_p2();
    void thread_r_V_8_7_fu_207_p0();
    void thread_r_V_8_7_fu_207_p2();
    void thread_r_V_8_fu_209_p0();
    void thread_r_V_8_fu_209_p2();
    void thread_r_V_cast_fu_3371_p1();
    void thread_res_0_V_write_assign_fu_3936_p2();
    void thread_tmp10_fu_3941_p2();
    void thread_tmp11_fu_3946_p2();
    void thread_tmp12_fu_3951_p2();
    void thread_tmp13_fu_3956_p2();
    void thread_tmp14_fu_3870_p2();
    void thread_tmp15_fu_3875_p2();
    void thread_tmp16_fu_3880_p2();
    void thread_tmp17_fu_3967_p2();
    void thread_tmp18_fu_3972_p2();
    void thread_tmp19_fu_3977_p2();
    void thread_tmp1_fu_3856_p2();
    void thread_tmp20_fu_3886_p2();
    void thread_tmp21_fu_3890_p2();
    void thread_tmp22_fu_3894_p2();
    void thread_tmp23_fu_3988_p2();
    void thread_tmp24_fu_3993_p2();
    void thread_tmp25_fu_3998_p2();
    void thread_tmp26_fu_4003_p2();
    void thread_tmp2_fu_3860_p2();
    void thread_tmp3_fu_3864_p2();
    void thread_tmp4_fu_3841_p2();
    void thread_tmp5_fu_3845_p2();
    void thread_tmp6_fu_3930_p2();
    void thread_tmp7_fu_3915_p2();
    void thread_tmp8_fu_3924_p2();
    void thread_tmp9_fu_3919_p2();
    void thread_tmp_10_fu_3903_p1();
    void thread_tmp_12_fu_3906_p1();
    void thread_tmp_14_fu_3909_p1();
    void thread_tmp_16_fu_3912_p1();
    void thread_tmp_2_fu_3581_p1();
    void thread_tmp_5_fu_3575_p1();
    void thread_tmp_6_fu_3900_p1();
    void thread_tmp_8_fu_3578_p1();
    void thread_tmp_fu_3850_p2();
};

}

using namespace ap_rtl;

#endif
