\hypertarget{stm32h7xx__hal__rcc__ex_8c_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+c}
\label{stm32h7xx__hal__rcc__ex_8c_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_rcc\_ex.c@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_rcc\_ex.c}}
\mbox{\hyperlink{stm32h7xx__hal__rcc__ex_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00024}00024\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00025}00025\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal_8h}{stm32h7xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00036}00036\ \textcolor{preprocessor}{\#ifdef\ HAL\_RCC\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00037}00037\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00038}00038\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00039}00039\ \textcolor{comment}{/*\ Private\ defines\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00043}00043\ \textcolor{preprocessor}{\#define\ PLL2\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ PLL\_TIMEOUT\_VALUE\ \ \ \ }\textcolor{comment}{/*\ 2\ ms\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00044}00044\ \textcolor{preprocessor}{\#define\ PLL3\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ PLL\_TIMEOUT\_VALUE\ \ \ \ }\textcolor{comment}{/*\ 2\ ms\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00045}00045\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00046}00046\ \textcolor{preprocessor}{\#define\ DIVIDER\_P\_UPDATE\ \ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00047}00047\ \textcolor{preprocessor}{\#define\ DIVIDER\_Q\_UPDATE\ \ \ \ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00048}00048\ \textcolor{preprocessor}{\#define\ DIVIDER\_R\_UPDATE\ \ \ \ \ \ \ \ \ \ 2U}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00053}00053\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00061}00061\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00062}00062\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00063}00063\ \textcolor{keyword}{static}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ RCCEx\_PLL2\_Config(\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def}{RCC\_PLL2InitTypeDef}}\ *pll2,\ uint32\_t\ Divider);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00064}00064\ \textcolor{keyword}{static}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ RCCEx\_PLL3\_Config(\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def}{RCC\_PLL3InitTypeDef}}\ *pll3,\ uint32\_t\ Divider);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00065}00065\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00066}00066\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00107}00107\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga0c0f61a1e2f47cc81bc43d83ba3e0d95}{HAL\_RCCEx\_PeriphCLKConfig}}(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}\ \ *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00108}00108\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00109}00109\ \ \ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00110}00110\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00111}00111\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};\ \ \ \ \ \ \textcolor{comment}{/*\ Intermediate\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00112}00112\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};\ \ \ \textcolor{comment}{/*\ Final\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00113}00113\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00114}00114\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SPDIFRX\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00115}00115\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00116}00116\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae696b64cfe8a0c2ba96030c427fa77d5}{RCC\_PERIPHCLK\_SPDIFRX}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae696b64cfe8a0c2ba96030c427fa77d5}{RCC\_PERIPHCLK\_SPDIFRX}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00117}00117\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00118}00118\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00119}00119\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4d9395629c1c0acaab6e26d27bff767f}{SpdifrxClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00120}00120\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00121}00121\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_d_i_f_r_x___clock___source_ga17e49b2294631b11bce86f698e359484}{RCC\_SPDIFRXCLKSOURCE\_PLL}}:\ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ used\ as\ clock\ source\ for\ SPDIFRX*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00122}00122\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ PLL1Q\ Clock\ output\ generated\ form\ System\ PLL\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00123}00123\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00124}00124\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00125}00125\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPDIFRX\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00126}00126\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00127}00127\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00128}00128\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_d_i_f_r_x___clock___source_ga7d55b4b50c422af002ac3080469986a4}{RCC\_SPDIFRXCLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ SPDIFRX*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00129}00129\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00130}00130\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_R\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00131}00131\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00132}00132\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPDIFRX\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00133}00133\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00134}00134\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00135}00135\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_d_i_f_r_x___clock___source_gacb3279fa03f70c59133e7c10da4f2ee8}{RCC\_SPDIFRXCLKSOURCE\_PLL3}}:\ \ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ SPDIFRX*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00136}00136\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_R\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00137}00137\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00138}00138\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPDIFRX\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00139}00139\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00140}00140\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00141}00141\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_d_i_f_r_x___clock___source_ga28acdd60100e01c45556d8a5903736c5}{RCC\_SPDIFRXCLKSOURCE\_HSI}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00142}00142\ \ \ \ \ \ \ \textcolor{comment}{/*\ Internal\ OSC\ clock\ is\ used\ as\ source\ of\ SPDIFRX\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00143}00143\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPDIFRX\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00144}00144\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00145}00145\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00146}00146\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00147}00147\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00148}00148\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00149}00149\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00150}00150\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00151}00151\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00152}00152\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00153}00153\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ SPDIFRX\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00154}00154\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga6cf17efbf8f472437732901308320283}{\_\_HAL\_RCC\_SPDIFRX\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4d9395629c1c0acaab6e26d27bff767f}{SpdifrxClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00155}00155\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00156}00156\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00157}00157\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00158}00158\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00159}00159\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00160}00160\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00161}00161\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00162}00162\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00163}00163\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI1\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00164}00164\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00165}00165\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00166}00166\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00167}00167\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00168}00168\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_gae8340f1b05a35966d08c1e547663b3ec}{RCC\_SAI1CLKSOURCE\_PLL}}:\ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ used\ as\ clock\ source\ for\ SAI1*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00169}00169\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ SAI\ Clock\ output\ generated\ form\ System\ PLL\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00170}00170\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00171}00171\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00172}00172\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00173}00173\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00174}00174\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00175}00175\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga1742f4cc98186bc395ad1a03f2dda0ce}{RCC\_SAI1CLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ SAI1*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00176}00176\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00177}00177\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00178}00178\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00179}00179\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00180}00180\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00181}00181\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00182}00182\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_gae30dc8fcfbd1d6a20dcd13e224909d85}{RCC\_SAI1CLKSOURCE\_PLL3}}:\ \ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ SAI1*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00183}00183\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00184}00184\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00185}00185\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00186}00186\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00187}00187\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00188}00188\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga29ce7333b6f1e3430d2ba46b58513ba9}{RCC\_SAI1CLKSOURCE\_PIN}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00189}00189\ \ \ \ \ \ \ \textcolor{comment}{/*\ External\ clock\ is\ used\ as\ source\ of\ SAI1\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00190}00190\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00191}00191\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00192}00192\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00193}00193\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga11b4d76d667085634f428410fc425425}{RCC\_SAI1CLKSOURCE\_CLKP}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00194}00194\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI,\ HSE,\ or\ CSI\ oscillator\ is\ used\ as\ source\ of\ SAI1\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00195}00195\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00196}00196\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00197}00197\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00198}00198\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00199}00199\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00200}00200\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00201}00201\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00202}00202\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00203}00203\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00204}00204\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00205}00205\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ SAI1\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00206}00206\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga0c98df7eb7d710df2bf05427a4a10bc7}{\_\_HAL\_RCC\_SAI1\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00207}00207\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00208}00208\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00209}00209\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00210}00210\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00211}00211\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00212}00212\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00213}00213\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00214}00214\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00215}00215\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00216}00216\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI2/3\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00217}00217\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ RCC\_PERIPHCLK\_SAI23)\ ==\ RCC\_PERIPHCLK\_SAI23)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00218}00218\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00219}00219\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>Sai23ClockSelection)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00220}00220\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00221}00221\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI23CLKSOURCE\_PLL:\ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ used\ as\ clock\ source\ for\ SAI2/3\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00222}00222\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ SAI\ Clock\ output\ generated\ form\ System\ PLL\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00223}00223\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00224}00224\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00225}00225\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2/3\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00226}00226\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00227}00227\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00228}00228\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI23CLKSOURCE\_PLL2:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ SAI2/3\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00229}00229\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00230}00230\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00231}00231\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00232}00232\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2/3\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00233}00233\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00234}00234\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00235}00235\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI23CLKSOURCE\_PLL3:\ \ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ SAI2/3\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00236}00236\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00237}00237\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00238}00238\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2/3\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00239}00239\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00240}00240\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00241}00241\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI23CLKSOURCE\_PIN:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00242}00242\ \ \ \ \ \ \ \textcolor{comment}{/*\ External\ clock\ is\ used\ as\ source\ of\ SAI2/3\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00243}00243\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2/3\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00244}00244\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00245}00245\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00246}00246\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI23CLKSOURCE\_CLKP:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00247}00247\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI,\ HSE,\ or\ CSI\ oscillator\ is\ used\ as\ source\ of\ SAI2/3\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00248}00248\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2/3\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00249}00249\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00250}00250\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00251}00251\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00252}00252\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00253}00253\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00254}00254\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00255}00255\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00256}00256\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00257}00257\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00258}00258\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ SAI2/3\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00259}00259\ \ \ \ \ \ \ \_\_HAL\_RCC\_SAI23\_CONFIG(PeriphClkInit-\/>Sai23ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00260}00260\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00261}00261\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00262}00262\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00263}00263\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00264}00264\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00265}00265\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00266}00266\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00267}00267\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00268}00268\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00269}00269\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00270}00270\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2ASEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00271}00271\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI2A\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00272}00272\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ RCC\_PERIPHCLK\_SAI2A)\ ==\ RCC\_PERIPHCLK\_SAI2A)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00273}00273\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00274}00274\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>Sai2AClockSelection)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00275}00275\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00276}00276\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2ACLKSOURCE\_PLL:\ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ used\ as\ clock\ source\ for\ SAI2A\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00277}00277\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ SAI2A\ Clock\ output\ generated\ form\ System\ PLL\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00278}00278\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00279}00279\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00280}00280\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2A\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00281}00281\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00282}00282\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00283}00283\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2ACLKSOURCE\_PLL2:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ SAI2A\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00284}00284\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00285}00285\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00286}00286\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00287}00287\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2A\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00288}00288\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00289}00289\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00290}00290\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2ACLKSOURCE\_PLL3:\ \ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ SAI2A\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00291}00291\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00292}00292\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00293}00293\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2A\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00294}00294\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00295}00295\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00296}00296\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2ACLKSOURCE\_PIN:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00297}00297\ \ \ \ \ \ \ \textcolor{comment}{/*\ External\ clock\ is\ used\ as\ source\ of\ SAI2A\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00298}00298\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2A\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00299}00299\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00300}00300\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00301}00301\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2ACLKSOURCE\_CLKP:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00302}00302\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI,\ HSE,\ or\ CSI\ oscillator\ is\ used\ as\ source\ of\ SAI2A\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00303}00303\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2A\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00304}00304\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00305}00305\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00306}00306\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2ACLKSOURCE\_SPDIF:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00307}00307\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPDIF\ clock\ is\ used\ as\ source\ of\ SAI2A\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00308}00308\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2A\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00309}00309\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00310}00310\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00311}00311\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00312}00312\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00313}00313\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00314}00314\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00315}00315\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00316}00316\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00317}00317\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00318}00318\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ SAI2A\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00319}00319\ \ \ \ \ \ \ \_\_HAL\_RCC\_SAI2A\_CONFIG(PeriphClkInit-\/>Sai2AClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00320}00320\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00321}00321\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00322}00322\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00323}00323\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00324}00324\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00325}00325\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00326}00326\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00327}00327\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*SAI2A*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00328}00328\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00329}00329\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2BSEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00330}00330\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00331}00331\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI2B\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00332}00332\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ RCC\_PERIPHCLK\_SAI2B)\ ==\ RCC\_PERIPHCLK\_SAI2B)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00333}00333\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00334}00334\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>Sai2BClockSelection)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00335}00335\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00336}00336\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2BCLKSOURCE\_PLL:\ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ used\ as\ clock\ source\ for\ SAI2B\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00337}00337\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ SAI\ Clock\ output\ generated\ form\ System\ PLL\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00338}00338\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00339}00339\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00340}00340\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2B\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00341}00341\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00342}00342\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00343}00343\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2BCLKSOURCE\_PLL2:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ SAI2B\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00344}00344\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00345}00345\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00346}00346\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00347}00347\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2B\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00348}00348\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00349}00349\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00350}00350\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2BCLKSOURCE\_PLL3:\ \ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ SAI2B\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00351}00351\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00352}00352\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00353}00353\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2B\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00354}00354\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00355}00355\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00356}00356\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2BCLKSOURCE\_PIN:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00357}00357\ \ \ \ \ \ \ \textcolor{comment}{/*\ External\ clock\ is\ used\ as\ source\ of\ SAI2B\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00358}00358\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2B\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00359}00359\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00360}00360\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00361}00361\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2BCLKSOURCE\_CLKP:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00362}00362\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI,\ HSE,\ or\ CSI\ oscillator\ is\ used\ as\ source\ of\ SAI2B\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00363}00363\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2B\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00364}00364\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00365}00365\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00366}00366\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2BCLKSOURCE\_SPDIF:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00367}00367\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPDIF\ clock\ is\ used\ as\ source\ of\ SAI2B\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00368}00368\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2B\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00369}00369\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00370}00370\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00371}00371\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00372}00372\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00373}00373\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00374}00374\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00375}00375\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00376}00376\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00377}00377\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00378}00378\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ SAI2B\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00379}00379\ \ \ \ \ \ \ \_\_HAL\_RCC\_SAI2B\_CONFIG(PeriphClkInit-\/>Sai2BClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00380}00380\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00381}00381\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00382}00382\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00383}00383\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00384}00384\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00385}00385\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00386}00386\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00387}00387\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*SAI2B*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00388}00388\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00389}00389\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00390}00390\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI4A\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00391}00391\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ RCC\_PERIPHCLK\_SAI4A)\ ==\ RCC\_PERIPHCLK\_SAI4A)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00392}00392\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00393}00393\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>Sai4AClockSelection)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00394}00394\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00395}00395\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4ACLKSOURCE\_PLL:\ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ used\ as\ clock\ source\ for\ SAI2*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00396}00396\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ SAI\ Clock\ output\ generated\ form\ System\ PLL\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00397}00397\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00398}00398\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00399}00399\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00400}00400\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00401}00401\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00402}00402\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4ACLKSOURCE\_PLL2:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ SAI2*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00403}00403\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00404}00404\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00405}00405\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00406}00406\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00407}00407\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00408}00408\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00409}00409\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4ACLKSOURCE\_PLL3:\ \ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ SAI2*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00410}00410\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00411}00411\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00412}00412\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00413}00413\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00414}00414\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00415}00415\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4ACLKSOURCE\_PIN:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00416}00416\ \ \ \ \ \ \ \textcolor{comment}{/*\ External\ clock\ is\ used\ as\ source\ of\ SAI2\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00417}00417\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00418}00418\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00419}00419\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00420}00420\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4ACLKSOURCE\_CLKP:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00421}00421\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI,\ HSE,\ or\ CSI\ oscillator\ is\ used\ as\ source\ of\ SAI2\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00422}00422\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00423}00423\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00424}00424\ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00425}00425\ \textcolor{preprocessor}{\#if\ defined(RCC\_VER\_3\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00426}00426\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4ACLKSOURCE\_SPDIF:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00427}00427\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPDIF\ clock\ is\ used\ as\ source\ of\ SAI4A\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00428}00428\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI4A\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00429}00429\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00430}00430\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_VER\_3\_0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00431}00431\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00432}00432\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00433}00433\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00434}00434\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00435}00435\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00436}00436\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00437}00437\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00438}00438\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00439}00439\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ SAI4A\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00440}00440\ \ \ \ \ \ \ \_\_HAL\_RCC\_SAI4A\_CONFIG(PeriphClkInit-\/>Sai4AClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00441}00441\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00442}00442\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00443}00443\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00444}00444\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00445}00445\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00446}00446\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00447}00447\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00448}00448\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SAI4B\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00449}00449\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ RCC\_PERIPHCLK\_SAI4B)\ ==\ RCC\_PERIPHCLK\_SAI4B)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00450}00450\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00451}00451\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>Sai4BClockSelection)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00452}00452\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00453}00453\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4BCLKSOURCE\_PLL:\ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ used\ as\ clock\ source\ for\ SAI2*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00454}00454\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ SAI\ Clock\ output\ generated\ form\ System\ PLL\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00455}00455\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00456}00456\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00457}00457\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00458}00458\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00459}00459\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00460}00460\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4BCLKSOURCE\_PLL2:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ SAI2*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00461}00461\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00462}00462\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00463}00463\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00464}00464\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00465}00465\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00466}00466\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00467}00467\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4BCLKSOURCE\_PLL3:\ \ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ SAI2*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00468}00468\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),\ DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00469}00469\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00470}00470\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00471}00471\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00472}00472\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00473}00473\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4BCLKSOURCE\_PIN:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00474}00474\ \ \ \ \ \ \ \textcolor{comment}{/*\ External\ clock\ is\ used\ as\ source\ of\ SAI2\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00475}00475\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI2\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00476}00476\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00477}00477\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00478}00478\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4BCLKSOURCE\_CLKP:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00479}00479\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI,\ HSE,\ or\ CSI\ oscillator\ is\ used\ as\ source\ of\ SAI2\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00480}00480\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00481}00481\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00482}00482\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00483}00483\ \textcolor{preprocessor}{\#if\ defined(RCC\_VER\_3\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00484}00484\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4BCLKSOURCE\_SPDIF:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00485}00485\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPDIF\ clock\ is\ used\ as\ source\ of\ SAI4B\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00486}00486\ \ \ \ \ \ \ \textcolor{comment}{/*\ SAI4B\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00487}00487\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00488}00488\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_VER\_3\_0\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00489}00489\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00490}00490\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00491}00491\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00492}00492\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00493}00493\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00494}00494\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00495}00495\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00496}00496\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00497}00497\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ SAI4B\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00498}00498\ \ \ \ \ \ \ \_\_HAL\_RCC\_SAI4B\_CONFIG(PeriphClkInit-\/>Sai4BClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00499}00499\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00500}00500\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00501}00501\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00502}00502\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00503}00503\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00504}00504\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00505}00505\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00506}00506\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00507}00507\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00508}00508\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00509}00509\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ QSPI\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00510}00510\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ RCC\_PERIPHCLK\_QSPI)\ ==\ RCC\_PERIPHCLK\_QSPI)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00511}00511\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00512}00512\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>QspiClockSelection)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00513}00513\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00514}00514\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_QSPICLKSOURCE\_PLL:\ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ used\ as\ clock\ source\ for\ QSPI*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00515}00515\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ QSPI\ Clock\ output\ generated\ form\ System\ PLL\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00516}00516\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00517}00517\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00518}00518\ \ \ \ \ \ \ \textcolor{comment}{/*\ QSPI\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00519}00519\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00520}00520\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00521}00521\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_QSPICLKSOURCE\_PLL2:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ QSPI*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00522}00522\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00523}00523\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_R\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00524}00524\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00525}00525\ \ \ \ \ \ \ \textcolor{comment}{/*\ QSPI\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00526}00526\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00527}00527\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00528}00528\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00529}00529\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_QSPICLKSOURCE\_CLKP:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00530}00530\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI,\ HSE,\ or\ CSI\ oscillator\ is\ used\ as\ source\ of\ QSPI\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00531}00531\ \ \ \ \ \ \ \textcolor{comment}{/*\ QSPI\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00532}00532\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00533}00533\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00534}00534\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_QSPICLKSOURCE\_D1HCLK:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00535}00535\ \ \ \ \ \ \ \textcolor{comment}{/*\ Domain1\ HCLK\ \ clock\ selected\ as\ QSPI\ kernel\ peripheral\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00536}00536\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00537}00537\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00538}00538\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00539}00539\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00540}00540\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00541}00541\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00542}00542\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00543}00543\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00544}00544\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00545}00545\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ QSPI\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00546}00546\ \ \ \ \ \ \ \_\_HAL\_RCC\_QSPI\_CONFIG(PeriphClkInit-\/>QspiClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00547}00547\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00548}00548\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00549}00549\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00550}00550\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00551}00551\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00552}00552\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00553}00553\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00554}00554\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*QUADSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00555}00555\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00556}00556\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00557}00557\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ OCTOSPI\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00558}00558\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ RCC\_PERIPHCLK\_OSPI)\ ==\ RCC\_PERIPHCLK\_OSPI)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00559}00559\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00560}00560\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>OspiClockSelection)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00561}00561\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00562}00562\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_OSPICLKSOURCE\_PLL:\ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ used\ as\ clock\ source\ for\ OSPI*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00563}00563\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ OSPI\ Clock\ output\ generated\ form\ System\ PLL\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00564}00564\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00565}00565\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00566}00566\ \ \ \ \ \ \ \textcolor{comment}{/*\ OSPI\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00567}00567\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00568}00568\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00569}00569\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_OSPICLKSOURCE\_PLL2:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ OSPI*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00570}00570\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00571}00571\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_R\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00572}00572\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00573}00573\ \ \ \ \ \ \ \textcolor{comment}{/*\ OSPI\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00574}00574\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00575}00575\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00576}00576\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00577}00577\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_OSPICLKSOURCE\_CLKP:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00578}00578\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI,\ HSE,\ or\ CSI\ oscillator\ is\ used\ as\ source\ of\ OSPI\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00579}00579\ \ \ \ \ \ \ \textcolor{comment}{/*\ OSPI\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00580}00580\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00581}00581\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00582}00582\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_OSPICLKSOURCE\_HCLK:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00583}00583\ \ \ \ \ \ \ \textcolor{comment}{/*\ HCLK\ clock\ selected\ as\ OSPI\ kernel\ peripheral\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00584}00584\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00585}00585\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00586}00586\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00587}00587\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00588}00588\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00589}00589\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00590}00590\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00591}00591\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00592}00592\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00593}00593\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ OSPI\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00594}00594\ \ \ \ \ \ \ \_\_HAL\_RCC\_OSPI\_CONFIG(PeriphClkInit-\/>OspiClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00595}00595\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00596}00596\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00597}00597\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00598}00598\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00599}00599\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00600}00600\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00601}00601\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00602}00602\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*OCTOSPI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00603}00603\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00604}00604\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SPI1/2/3\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00605}00605\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf8c4aab56fe7efe14ef559cb6625daa3}{RCC\_PERIPHCLK\_SPI123}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf8c4aab56fe7efe14ef559cb6625daa3}{RCC\_PERIPHCLK\_SPI123}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00606}00606\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00607}00607\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a75f3b81f202c54a91c968759db0ecf6e}{Spi123ClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00608}00608\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00609}00609\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i123___clock___source_gae3bfafad4e86b1af48ed38cdd697e5c9}{RCC\_SPI123CLKSOURCE\_PLL}}:\ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ used\ as\ clock\ source\ for\ SPI1/2/3\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00610}00610\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ SPI\ Clock\ output\ generated\ form\ System\ PLL\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00611}00611\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00612}00612\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00613}00613\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI1/2/3\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00614}00614\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00615}00615\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00616}00616\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i123___clock___source_gaf60b7d0ea15db9a37238dc94ab87f184}{RCC\_SPI123CLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ SPI1/2/3\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00617}00617\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00618}00618\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00619}00619\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI1/2/3\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00620}00620\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00621}00621\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00622}00622\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i123___clock___source_gacbadc35126113cb8f1b53c6cc30e58ee}{RCC\_SPI123CLKSOURCE\_PLL3}}:\ \ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ SPI1/2/3\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00623}00623\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00624}00624\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00625}00625\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI1/2/3\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00626}00626\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00627}00627\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00628}00628\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i123___clock___source_ga0982b4a41a154d3e258fa248223d9747}{RCC\_SPI123CLKSOURCE\_PIN}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00629}00629\ \ \ \ \ \ \ \textcolor{comment}{/*\ External\ clock\ is\ used\ as\ source\ of\ SPI1/2/3\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00630}00630\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI1/2/3\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00631}00631\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00632}00632\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00633}00633\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i123___clock___source_ga9eef1a3aa0b1e399cbee0a25402aff88}{RCC\_SPI123CLKSOURCE\_CLKP}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00634}00634\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI,\ HSE,\ or\ CSI\ oscillator\ is\ used\ as\ source\ of\ SPI1/2/3\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00635}00635\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI1/2/3\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00636}00636\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00637}00637\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00638}00638\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00639}00639\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00640}00640\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00641}00641\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00642}00642\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00643}00643\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00644}00644\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00645}00645\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ SPI1/2/3\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00646}00646\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8da215b69bc3712d5bb359c66198d374}{\_\_HAL\_RCC\_SPI123\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a75f3b81f202c54a91c968759db0ecf6e}{Spi123ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00647}00647\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00648}00648\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00649}00649\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00650}00650\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00651}00651\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00652}00652\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00653}00653\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00654}00654\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00655}00655\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SPI4/5\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00656}00656\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7bfb4c81ab8d98c5dc871f7f0b0a6a23}{RCC\_PERIPHCLK\_SPI45}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7bfb4c81ab8d98c5dc871f7f0b0a6a23}{RCC\_PERIPHCLK\_SPI45}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00657}00657\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00658}00658\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_abed3ec857e0ee216ac90a3287741035a}{Spi45ClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00659}00659\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00660}00660\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga1a8e3c42cf77b5cfe95a410ba39f98dc}{RCC\_SPI45CLKSOURCE\_PCLK1}}:\ \ \ \ \ \ \textcolor{comment}{/*\ CD/D2\ PCLK1\ as\ clock\ source\ for\ SPI4/5\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00661}00661\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI4/5\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00662}00662\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00663}00663\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00664}00664\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga684ce82d9175bd83580dfa9d317f752a}{RCC\_SPI45CLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ SPI4/5\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00665}00665\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00666}00666\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_Q\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00667}00667\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00668}00668\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI4/5\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00669}00669\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00670}00670\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_gaba0a58197b2c104dcf5ff0bc2006f387}{RCC\_SPI45CLKSOURCE\_PLL3}}:\ \ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ SPI4/5\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00671}00671\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_Q\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00672}00672\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI4/5\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00673}00673\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00674}00674\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00675}00675\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_gaf093d7e6a5c99e1b2d1dd5243dc2572c}{RCC\_SPI45CLKSOURCE\_HSI}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00676}00676\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI\ oscillator\ clock\ is\ used\ as\ source\ of\ SPI4/5\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00677}00677\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI4/5\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00678}00678\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00679}00679\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00680}00680\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_gaf4b1d99f669f1640d24e9eaa278c0adb}{RCC\_SPI45CLKSOURCE\_CSI}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00681}00681\ \ \ \ \ \ \ \textcolor{comment}{/*\ \ CSI\ oscillator\ clock\ is\ used\ as\ source\ of\ SPI4/5\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00682}00682\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI4/5\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00683}00683\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00684}00684\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00685}00685\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i45___clock___source_ga7e1c696dcae79089756372b5453d11f2}{RCC\_SPI45CLKSOURCE\_HSE}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00686}00686\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSE,\ \ oscillator\ is\ used\ as\ source\ of\ SPI4/5\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00687}00687\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI4/5\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00688}00688\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00689}00689\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00690}00690\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00691}00691\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00692}00692\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00693}00693\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00694}00694\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00695}00695\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00696}00696\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00697}00697\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ SPI4/5\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00698}00698\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaecfe51f0d81f0130e1a5a06408320b72}{\_\_HAL\_RCC\_SPI45\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_abed3ec857e0ee216ac90a3287741035a}{Spi45ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00699}00699\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00700}00700\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00701}00701\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00702}00702\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00703}00703\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00704}00704\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00705}00705\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00706}00706\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00707}00707\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SPI6\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00708}00708\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaa9c7d698e69f5a590a9e6a2153859b0c}{RCC\_PERIPHCLK\_SPI6}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaa9c7d698e69f5a590a9e6a2153859b0c}{RCC\_PERIPHCLK\_SPI6}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00709}00709\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00710}00710\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae25171683fc9359e790357e8d49fd1b8}{Spi6ClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00711}00711\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00712}00712\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gaaa20d4dd0e235b8bc8a5821c3de090e4}{RCC\_SPI6CLKSOURCE\_PCLK4}}:\ \ \ \ \ \ \textcolor{comment}{/*\ SRD/D3\ PCLK1\ (PCLK4)\ as\ clock\ source\ for\ SPI6*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00713}00713\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI6\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00714}00714\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00715}00715\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00716}00716\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga94283b1603f36abfb1280636d56bdb1d}{RCC\_SPI6CLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ SPI6*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00717}00717\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00718}00718\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_Q\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00719}00719\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00720}00720\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI6\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00721}00721\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00722}00722\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga45e773e678525438afb65511204e138b}{RCC\_SPI6CLKSOURCE\_PLL3}}:\ \ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ SPI6*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00723}00723\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_Q\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00724}00724\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI6\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00725}00725\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00726}00726\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00727}00727\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gad5f6da243f5ea158b13d4b271cba58e3}{RCC\_SPI6CLKSOURCE\_HSI}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00728}00728\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI\ oscillator\ clock\ is\ used\ as\ source\ of\ SPI6\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00729}00729\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI6\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00730}00730\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00731}00731\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00732}00732\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga4ce32f7d2f56ac96d6809f18761f16eb}{RCC\_SPI6CLKSOURCE\_CSI}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00733}00733\ \ \ \ \ \ \ \textcolor{comment}{/*\ \ CSI\ oscillator\ clock\ is\ used\ as\ source\ of\ SPI6\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00734}00734\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI6\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00735}00735\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00736}00736\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00737}00737\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga4b4a6f2025575d875f99c8277f8d918d}{RCC\_SPI6CLKSOURCE\_HSE}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00738}00738\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSE,\ \ oscillator\ is\ used\ as\ source\ of\ SPI6\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00739}00739\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI6\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00740}00740\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00741}00741\ \textcolor{preprocessor}{\#if\ defined(RCC\_SPI6CLKSOURCE\_PIN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00742}00742\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga0817fa9a51cc40c402b007dbd28f9716}{RCC\_SPI6CLKSOURCE\_PIN}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00743}00743\ \ \ \ \ \ \ \textcolor{comment}{/*\ 2S\_CKIN\ is\ used\ as\ source\ of\ SPI6\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00744}00744\ \ \ \ \ \ \ \textcolor{comment}{/*\ SPI6\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00745}00745\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00746}00746\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00747}00747\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00748}00748\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00749}00749\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00750}00750\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00751}00751\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00752}00752\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00753}00753\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00754}00754\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00755}00755\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ SPI6\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00756}00756\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga1170019b0ed2e1301d2284c2af149f33}{\_\_HAL\_RCC\_SPI6\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae25171683fc9359e790357e8d49fd1b8}{Spi6ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00757}00757\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00758}00758\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00759}00759\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00760}00760\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00761}00761\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00762}00762\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00763}00763\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00764}00764\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00765}00765\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00766}00766\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ DSI\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00767}00767\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaedf8160ad5c145e88f671d092f1f32cd}{RCC\_PERIPHCLK\_DSI}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaedf8160ad5c145e88f671d092f1f32cd}{RCC\_PERIPHCLK\_DSI}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00768}00768\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00769}00769\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>DsiClockSelection)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00770}00770\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00771}00771\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00772}00772\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_DSICLKSOURCE\_PLL2:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ DSI*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00773}00773\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00774}00774\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_Q\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00775}00775\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00776}00776\ \ \ \ \ \ \ \textcolor{comment}{/*\ DSI\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00777}00777\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00778}00778\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00779}00779\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_DSICLKSOURCE\_PHY:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00780}00780\ \ \ \ \ \ \ \textcolor{comment}{/*\ PHY\ is\ used\ as\ clock\ source\ for\ DSI*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00781}00781\ \ \ \ \ \ \ \textcolor{comment}{/*\ DSI\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00782}00782\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00783}00783\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00784}00784\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00785}00785\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00786}00786\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00787}00787\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00788}00788\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00789}00789\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00790}00790\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00791}00791\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ DSI\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00792}00792\ \ \ \ \ \ \ \_\_HAL\_RCC\_DSI\_CONFIG(PeriphClkInit-\/>DsiClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00793}00793\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00794}00794\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00795}00795\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00796}00796\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00797}00797\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00798}00798\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00799}00799\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00800}00800\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00801}00801\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00802}00802\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)\ ||\ defined(FDCAN2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00803}00803\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ FDCAN\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00804}00804\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf3b7c71407e825f89f9c0b0ac1bf20fc}{RCC\_PERIPHCLK\_FDCAN}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf3b7c71407e825f89f9c0b0ac1bf20fc}{RCC\_PERIPHCLK\_FDCAN}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00805}00805\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00806}00806\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>FdcanClockSelection)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00807}00807\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00808}00808\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_FDCANCLKSOURCE\_PLL:\ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ used\ as\ clock\ source\ for\ FDCAN*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00809}00809\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ FDCAN\ Clock\ output\ generated\ form\ System\ PLL\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00810}00810\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00811}00811\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00812}00812\ \ \ \ \ \ \ \textcolor{comment}{/*\ FDCAN\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00813}00813\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00814}00814\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00815}00815\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_FDCANCLKSOURCE\_PLL2:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ FDCAN*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00816}00816\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00817}00817\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_Q\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00818}00818\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00819}00819\ \ \ \ \ \ \ \textcolor{comment}{/*\ FDCAN\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00820}00820\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00821}00821\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00822}00822\ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_FDCANCLKSOURCE\_HSE:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00823}00823\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSE\ is\ used\ as\ clock\ source\ for\ FDCAN*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00824}00824\ \ \ \ \ \ \ \textcolor{comment}{/*\ FDCAN\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00825}00825\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00826}00826\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00827}00827\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00828}00828\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00829}00829\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00830}00830\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00831}00831\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00832}00832\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00833}00833\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00834}00834\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ FDCAN\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00835}00835\ \ \ \ \ \ \ \_\_HAL\_RCC\_FDCAN\_CONFIG(PeriphClkInit-\/>FdcanClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00836}00836\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00837}00837\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00838}00838\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00839}00839\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00840}00840\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00841}00841\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00842}00842\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00843}00843\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*FDCAN1\ ||\ FDCAN2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00844}00844\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00845}00845\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ FMC\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00846}00846\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gab42d62d34c68d96f93e4cbb9a0b03af5}{RCC\_PERIPHCLK\_FMC}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gab42d62d34c68d96f93e4cbb9a0b03af5}{RCC\_PERIPHCLK\_FMC}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00847}00847\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00848}00848\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_add8b46eef0569a1b9af4af413da0b634}{FmcClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00849}00849\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00850}00850\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___f_m_c___clock___source_ga26391adaa79f6b0b9c1c19b7695a1e7a}{RCC\_FMCCLKSOURCE\_PLL}}:\ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ used\ as\ clock\ source\ for\ FMC*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00851}00851\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ FMC\ Clock\ output\ generated\ form\ System\ PLL\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00852}00852\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00853}00853\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00854}00854\ \ \ \ \ \ \ \textcolor{comment}{/*\ FMC\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00855}00855\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00856}00856\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00857}00857\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___f_m_c___clock___source_ga5e5fd7651f33d60b2e5b35304cc961aa}{RCC\_FMCCLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ FMC*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00858}00858\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00859}00859\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_R\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00860}00860\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00861}00861\ \ \ \ \ \ \ \textcolor{comment}{/*\ FMC\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00862}00862\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00863}00863\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00864}00864\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00865}00865\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___f_m_c___clock___source_ga972dfd4c24f32884f3c076e59f76f813}{RCC\_FMCCLKSOURCE\_CLKP}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00866}00866\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI,\ HSE,\ or\ CSI\ oscillator\ is\ used\ as\ source\ of\ FMC\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00867}00867\ \ \ \ \ \ \ \textcolor{comment}{/*\ FMC\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00868}00868\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00869}00869\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00870}00870\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___f_m_c___clock___source_ga085b4b556406e730d282dce7f1c52d2d}{RCC\_FMCCLKSOURCE\_HCLK}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00871}00871\ \ \ \ \ \ \ \textcolor{comment}{/*\ D1/CD\ HCLK\ \ clock\ selected\ as\ FMC\ kernel\ peripheral\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00872}00872\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00873}00873\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00874}00874\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00875}00875\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00876}00876\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00877}00877\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00878}00878\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00879}00879\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00880}00880\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00881}00881\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ FMC\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00882}00882\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga18a22f0e5f811ba9fee8bb2906dfa60b}{\_\_HAL\_RCC\_FMC\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_add8b46eef0569a1b9af4af413da0b634}{FmcClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00883}00883\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00884}00884\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00885}00885\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00886}00886\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00887}00887\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00888}00888\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00889}00889\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00890}00890\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00891}00891\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ RTC\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00892}00892\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaede03aaafb5319bb39767bf50182406f}{RCC\_PERIPHCLK\_RTC}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaede03aaafb5319bb39767bf50182406f}{RCC\_PERIPHCLK\_RTC}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00893}00893\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00894}00894\ \ \ \ \ \textcolor{comment}{/*\ check\ for\ RTC\ Parameters\ used\ to\ output\ RTCCLK\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00895}00895\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad15919da708f31ad296809804307df1d}{IS\_RCC\_RTCCLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00896}00896\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00897}00897\ \ \ \ \ \textcolor{comment}{/*\ Enable\ write\ access\ to\ Backup\ domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00898}00898\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00899}00899\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00900}00900\ \ \ \ \ \textcolor{comment}{/*\ Wait\ for\ Backup\ domain\ Write\ protection\ disable\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00901}00901\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00902}00902\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00903}00903\ \ \ \ \ \textcolor{keywordflow}{while}((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\_CR1\_DBP}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00904}00904\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00905}00905\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gae578b5efd6bd38193ab426ce65cb77b1}{RCC\_DBP\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00906}00906\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00907}00907\ \ \ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00908}00908\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00909}00909\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00910}00910\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00911}00911\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00912}00912\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00913}00913\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00914}00914\ \ \ \ \ \ \ \textcolor{comment}{/*\ Reset\ the\ Backup\ domain\ only\ if\ the\ RTC\ Clock\ source\ selection\ is\ modified\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00915}00915\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}})\ !=\ (PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}}\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00916}00916\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00917}00917\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Store\ the\ content\ of\ BDCR\ register\ before\ the\ reset\ of\ Backup\ Domain\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00918}00918\ \ \ \ \ \ \ \ \ tmpreg\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ \&\ \string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe30dbd38f6456990ee641648bc05d40}{RCC\_BDCR\_RTCSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00919}00919\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ RTC\ Clock\ selection\ can\ be\ changed\ only\ if\ the\ Backup\ Domain\ is\ reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00920}00920\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3bf7da608ff985873ca8e248fb1dc4f0}{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00921}00921\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga14f32622c65f4ae239ba8cb00d510321}{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00922}00922\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Restore\ the\ Content\ of\ BDCR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00923}00923\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR\ =\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00924}00924\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00925}00925\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00926}00926\ \ \ \ \ \ \ \textcolor{comment}{/*\ If\ LSE\ is\ selected\ as\ RTC\ clock\ source\ (and\ enabled\ prior\ to\ Backup\ Domain\ reset),\ wait\ for\ LSE\ reactivation\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00927}00927\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}}\ ==\ \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5dca8d63f250a20bd6bc005670d0c150}{RCC\_RTCCLKSOURCE\_LSE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00928}00928\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00929}00929\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00930}00930\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00931}00931\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00932}00932\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ LSE\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00933}00933\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_gac9fb963db446c16e46a18908f7fe1927}{RCC\_FLAG\_LSERDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00934}00934\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00935}00935\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ \mbox{\hyperlink{group___r_c_c___private___constants_gafe8ed1c0ca0e1c17ea69e09391498cc7}{RCC\_LSE\_TIMEOUT\_VALUE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00936}00936\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00937}00937\ \ \ \ \ \ \ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00938}00938\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00939}00939\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00940}00940\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00941}00941\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00942}00942\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00943}00943\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00944}00944\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00945}00945\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga2b1e5349631886f29040d7a31c002718}{\_\_HAL\_RCC\_RTC\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00946}00946\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00947}00947\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00948}00948\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00949}00949\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00950}00950\ \ \ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00951}00951\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00952}00952\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00953}00953\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00954}00954\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00955}00955\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00956}00956\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00957}00957\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00958}00958\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00959}00959\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00960}00960\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00961}00961\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ USART1/6\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00962}00962\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga54ddeff374b2db50d36a2217d040af41}{RCC\_PERIPHCLK\_USART16}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga54ddeff374b2db50d36a2217d040af41}{RCC\_PERIPHCLK\_USART16}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00963}00963\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00964}00964\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aa45c8166ee733dd26bd9278edbb23d23}{Usart16ClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00965}00965\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00966}00966\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_gaa437b084f1801cf187602874fac78099}{RCC\_USART16CLKSOURCE\_PCLK2}}:\ \textcolor{comment}{/*\ CD/D2\ PCLK2\ as\ clock\ source\ for\ USART1/6\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00967}00967\ \ \ \ \ \ \ \textcolor{comment}{/*\ USART1/6\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00968}00968\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00969}00969\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00970}00970\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga79a0c6d9edd464957521646ac448b0d2}{RCC\_USART16CLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ USART1/6\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00971}00971\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_Q\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00972}00972\ \ \ \ \ \ \ \textcolor{comment}{/*\ USART1/6\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00973}00973\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00974}00974\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00975}00975\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga51e714999f5025f65333dd0aa3fff570}{RCC\_USART16CLKSOURCE\_PLL3}}:\ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ USART1/6\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00976}00976\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_Q\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00977}00977\ \ \ \ \ \ \ \textcolor{comment}{/*\ USART1/6\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00978}00978\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00979}00979\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00980}00980\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga9af8c7d1c7c73a9ac2922b51f2f9fdfb}{RCC\_USART16CLKSOURCE\_HSI}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00981}00981\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI\ oscillator\ clock\ is\ used\ as\ source\ of\ USART1/6\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00982}00982\ \ \ \ \ \ \ \textcolor{comment}{/*\ USART1/6\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00983}00983\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00984}00984\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00985}00985\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga2c35468d9c9a715041fa956aa0fdbea2}{RCC\_USART16CLKSOURCE\_CSI}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00986}00986\ \ \ \ \ \ \ \textcolor{comment}{/*\ CSI\ oscillator\ clock\ is\ used\ as\ source\ of\ USART1/6\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00987}00987\ \ \ \ \ \ \ \textcolor{comment}{/*\ USART1/6\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00988}00988\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00989}00989\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00990}00990\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t16___clock___source_ga483e0f749b5502232ff81ff1389206f4}{RCC\_USART16CLKSOURCE\_LSE}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00991}00991\ \ \ \ \ \ \ \textcolor{comment}{/*\ LSE,\ \ oscillator\ is\ used\ as\ source\ of\ USART1/6\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00992}00992\ \ \ \ \ \ \ \textcolor{comment}{/*\ USART1/6\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00993}00993\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00994}00994\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00995}00995\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00996}00996\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00997}00997\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00998}00998\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l00999}00999\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01000}01000\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01001}01001\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01002}01002\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ USART1/6\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01003}01003\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gacc82f34fbb358dd2cad032a06eaf7ede}{\_\_HAL\_RCC\_USART16\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aa45c8166ee733dd26bd9278edbb23d23}{Usart16ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01004}01004\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01005}01005\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01006}01006\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01007}01007\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01008}01008\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01009}01009\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01010}01010\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01011}01011\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01012}01012\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ USART2/3/4/5/7/8\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01013}01013\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga64f415fab5843cf299108977f893b9da}{RCC\_PERIPHCLK\_USART234578}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga64f415fab5843cf299108977f893b9da}{RCC\_PERIPHCLK\_USART234578}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01014}01014\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01015}01015\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aedaf6244b914e772dbd8fb5726952c30}{Usart234578ClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01016}01016\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01017}01017\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga27a5ab8288f33d584d746b0902255a47}{RCC\_USART234578CLKSOURCE\_PCLK1}}:\ \textcolor{comment}{/*\ CD/D2\ PCLK1\ as\ clock\ source\ for\ USART2/3/4/5/7/8\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01018}01018\ \ \ \ \ \ \ \textcolor{comment}{/*\ USART2/3/4/5/7/8\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01019}01019\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01020}01020\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01021}01021\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gad3d143447de46a306282b7f1c2b5c680}{RCC\_USART234578CLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ USART2/3/4/5/7/8\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01022}01022\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_Q\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01023}01023\ \ \ \ \ \ \ \textcolor{comment}{/*\ USART2/3/4/5/7/8\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01024}01024\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01025}01025\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01026}01026\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga3ec34de2376f899e2cf8e686641db386}{RCC\_USART234578CLKSOURCE\_PLL3}}:\ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ USART2/3/4/5/7/8\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01027}01027\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_Q\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01028}01028\ \ \ \ \ \ \ \textcolor{comment}{/*\ USART2/3/4/5/7/8\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01029}01029\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01030}01030\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01031}01031\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga6de28a2265e45e2b754ea7ca398fc087}{RCC\_USART234578CLKSOURCE\_HSI}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01032}01032\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI\ oscillator\ clock\ is\ used\ as\ source\ of\ USART2/3/4/5/7/8\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01033}01033\ \ \ \ \ \ \ \textcolor{comment}{/*\ USART2/3/4/5/7/8\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01034}01034\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01035}01035\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01036}01036\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_ga4dd0846b76200dbd72e1d734caa861aa}{RCC\_USART234578CLKSOURCE\_CSI}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01037}01037\ \ \ \ \ \ \ \textcolor{comment}{/*\ CSI\ oscillator\ clock\ is\ used\ as\ source\ of\ USART2/3/4/5/7/8\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01038}01038\ \ \ \ \ \ \ \textcolor{comment}{/*\ USART2/3/4/5/7/8\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01039}01039\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01040}01040\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01041}01041\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___u_s_a_r_t234578___clock___source_gacae24e07e782d267e97c2944bc118ece}{RCC\_USART234578CLKSOURCE\_LSE}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01042}01042\ \ \ \ \ \ \ \textcolor{comment}{/*\ LSE,\ \ oscillator\ is\ used\ as\ source\ of\ USART2/3/4/5/7/8\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01043}01043\ \ \ \ \ \ \ \textcolor{comment}{/*\ USART2/3/4/5/7/8\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01044}01044\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01045}01045\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01046}01046\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01047}01047\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01048}01048\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01049}01049\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01050}01050\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01051}01051\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01052}01052\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01053}01053\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ USART2/3/4/5/7/8\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01054}01054\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga67f80d0a54e4800370619e3247e3ae01}{\_\_HAL\_RCC\_USART234578\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aedaf6244b914e772dbd8fb5726952c30}{Usart234578ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01055}01055\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01056}01056\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01057}01057\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01058}01058\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01059}01059\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01060}01060\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01061}01061\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01062}01062\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01063}01063\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ LPUART1\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01064}01064\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga26dd46ff44eb9a532070bb3790ce0086}{RCC\_PERIPHCLK\_LPUART1}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga26dd46ff44eb9a532070bb3790ce0086}{RCC\_PERIPHCLK\_LPUART1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01065}01065\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01066}01066\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a85cccba6173592abc09b69859459de55}{Lpuart1ClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01067}01067\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01068}01068\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gabed023a11092add20f286d81ef1118d3}{RCC\_LPUART1CLKSOURCE\_PCLK4}}:\ \textcolor{comment}{/*\ SRD/D3\ PCLK1\ (PCLK4)\ as\ clock\ source\ for\ LPUART1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01069}01069\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPUART1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01070}01070\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01071}01071\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01072}01072\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gab61aaa04caaf1a51d14698578c86ac6d}{RCC\_LPUART1CLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ LPUART1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01073}01073\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_Q\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01074}01074\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPUART1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01075}01075\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01076}01076\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01077}01077\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_ga8b09c48c67f59eb78c11b714d54f1e02}{RCC\_LPUART1CLKSOURCE\_PLL3}}:\ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ LPUART1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01078}01078\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_Q\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01079}01079\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPUART1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01080}01080\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01081}01081\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01082}01082\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gacbe5b8226a6804b33af9409d3de4986d}{RCC\_LPUART1CLKSOURCE\_HSI}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01083}01083\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI\ oscillator\ clock\ is\ used\ as\ source\ of\ LPUART1\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01084}01084\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPUART1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01085}01085\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01086}01086\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01087}01087\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_ga93f8bebe1b4f3434794beb18549fad6d}{RCC\_LPUART1CLKSOURCE\_CSI}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01088}01088\ \ \ \ \ \ \ \textcolor{comment}{/*\ CSI\ oscillator\ clock\ is\ used\ as\ source\ of\ LPUART1\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01089}01089\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPUART1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01090}01090\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01091}01091\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01092}01092\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_u_a_r_t1___clock___source_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0}{RCC\_LPUART1CLKSOURCE\_LSE}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01093}01093\ \ \ \ \ \ \ \textcolor{comment}{/*\ LSE,\ \ oscillator\ is\ used\ as\ source\ of\ LPUART1\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01094}01094\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPUART1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01095}01095\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01096}01096\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01097}01097\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01098}01098\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01099}01099\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01100}01100\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01101}01101\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01102}01102\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01103}01103\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01104}01104\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ LPUART1\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01105}01105\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2859926bab56d03f5d4bfbf0941a0a3f}{\_\_HAL\_RCC\_LPUART1\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a85cccba6173592abc09b69859459de55}{Lpuart1ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01106}01106\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01107}01107\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01108}01108\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01109}01109\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01110}01110\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01111}01111\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01112}01112\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01113}01113\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01114}01114\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ LPTIM1\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01115}01115\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga56ca7e8b3726ee68934795277eb0cbce}{RCC\_PERIPHCLK\_LPTIM1}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga56ca7e8b3726ee68934795277eb0cbce}{RCC\_PERIPHCLK\_LPTIM1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01116}01116\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01117}01117\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{Lptim1ClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01118}01118\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01119}01119\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_ga40cdb170aad26d4c4d0860ad5b35b455}{RCC\_LPTIM1CLKSOURCE\_PCLK1}}:\ \ \ \ \ \ \textcolor{comment}{/*\ CD/D2\ PCLK1\ as\ clock\ source\ for\ LPTIM1*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01120}01120\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01121}01121\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01122}01122\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01123}01123\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_ga6ca3455b869c90d84216c3880c1d6f96}{RCC\_LPTIM1CLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ LPTIM1*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01124}01124\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01125}01125\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01126}01126\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01127}01127\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01128}01128\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01129}01129\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01130}01130\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_ga311e4bbe4859aa8245df3373d58a57c6}{RCC\_LPTIM1CLKSOURCE\_PLL3}}:\ \ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ LPTIM1*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01131}01131\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_R\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01132}01132\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01133}01133\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01134}01134\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01135}01135\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01136}01136\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_ga6f268c170b61a50711db963c02356874}{RCC\_LPTIM1CLKSOURCE\_LSE}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01137}01137\ \ \ \ \ \ \ \textcolor{comment}{/*\ External\ low\ speed\ OSC\ clock\ is\ used\ as\ source\ of\ LPTIM1\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01138}01138\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01139}01139\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01140}01140\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01141}01141\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_gac6dc141d42b90f46a14f6dc653856055}{RCC\_LPTIM1CLKSOURCE\_LSI}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01142}01142\ \ \ \ \ \ \ \textcolor{comment}{/*\ Internal\ \ low\ speed\ OSC\ clock\ is\ used\ \ as\ source\ of\ LPTIM1\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01143}01143\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01144}01144\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01145}01145\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m1___clock___source_ga165eb3f710b2b499ac0a30beefe75cd8}{RCC\_LPTIM1CLKSOURCE\_CLKP}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01146}01146\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI,\ HSE,\ or\ CSI\ oscillator\ is\ used\ as\ source\ of\ LPTIM1\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01147}01147\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM1\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01148}01148\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01149}01149\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01150}01150\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01151}01151\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01152}01152\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01153}01153\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01154}01154\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01155}01155\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01156}01156\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01157}01157\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ LPTIM1\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01158}01158\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga3ef78c8916149398bba06596863734ab}{\_\_HAL\_RCC\_LPTIM1\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{Lptim1ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01159}01159\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01160}01160\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01161}01161\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01162}01162\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01163}01163\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01164}01164\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01165}01165\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01166}01166\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01167}01167\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ LPTIM2\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01168}01168\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga561fc62cb1c8790b7647d9a6fd24818d}{RCC\_PERIPHCLK\_LPTIM2}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga561fc62cb1c8790b7647d9a6fd24818d}{RCC\_PERIPHCLK\_LPTIM2}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01169}01169\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01170}01170\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a417ceec4819ae29f6b0cf9b455d985c4}{Lptim2ClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01171}01171\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01172}01172\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_gaf1016f275b7079162b0a2e05db994f41}{RCC\_LPTIM2CLKSOURCE\_PCLK4}}:\ \ \ \ \ \ \textcolor{comment}{/*\ SRD/D3\ PCLK1\ (PCLK4)\ as\ clock\ source\ for\ LPTIM2*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01173}01173\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM2\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01174}01174\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01175}01175\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01176}01176\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_gafcdefe32eb226b5da4dd926e0be9988e}{RCC\_LPTIM2CLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ LPTIM2*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01177}01177\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01178}01178\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01179}01179\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01180}01180\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM2\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01181}01181\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01182}01182\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01183}01183\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_gae469f5ee473c4f1155deb8259681811a}{RCC\_LPTIM2CLKSOURCE\_PLL3}}:\ \ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ LPTIM2*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01184}01184\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_R\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01185}01185\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01186}01186\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM2\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01187}01187\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01188}01188\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01189}01189\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga9a2d055b3c47d3ef219b44b2819317e6}{RCC\_LPTIM2CLKSOURCE\_LSE}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01190}01190\ \ \ \ \ \ \ \textcolor{comment}{/*\ External\ low\ speed\ OSC\ clock\ is\ used\ as\ source\ of\ LPTIM2\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01191}01191\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM2\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01192}01192\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01193}01193\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01194}01194\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga56818e296ec1095f2449787e98ae8b56}{RCC\_LPTIM2CLKSOURCE\_LSI}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01195}01195\ \ \ \ \ \ \ \textcolor{comment}{/*\ Internal\ \ low\ speed\ OSC\ clock\ is\ used\ \ as\ source\ of\ LPTIM2\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01196}01196\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM2\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01197}01197\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01198}01198\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m2___clock___source_ga38feddb1bd885729514444662be4af1c}{RCC\_LPTIM2CLKSOURCE\_CLKP}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01199}01199\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI,\ HSE,\ or\ CSI\ oscillator\ is\ used\ as\ source\ of\ LPTIM2\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01200}01200\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM2\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01201}01201\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01202}01202\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01203}01203\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01204}01204\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01205}01205\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01206}01206\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01207}01207\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01208}01208\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01209}01209\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01210}01210\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ LPTIM2\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01211}01211\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gabe82d482e8127576b6ce1f331fcc7e1a}{\_\_HAL\_RCC\_LPTIM2\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a417ceec4819ae29f6b0cf9b455d985c4}{Lptim2ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01212}01212\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01213}01213\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01214}01214\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01215}01215\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01216}01216\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01217}01217\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01218}01218\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01219}01219\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01220}01220\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ LPTIM345\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01221}01221\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga0b49d5ee0ada7638b26f60ac1f52c23c}{RCC\_PERIPHCLK\_LPTIM345}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga0b49d5ee0ada7638b26f60ac1f52c23c}{RCC\_PERIPHCLK\_LPTIM345}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01222}01222\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01223}01223\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a2eb631fb934ebcd2a59e166582ade78c}{Lptim345ClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01224}01224\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01225}01225\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01226}01226\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m345___clock___source_ga6acceaaeba394660f1aa0ee86aa15241}{RCC\_LPTIM345CLKSOURCE\_PCLK4}}:\ \ \ \ \ \ \textcolor{comment}{/*\ SRD/D3\ PCLK1\ (PCLK4)\ as\ clock\ source\ for\ LPTIM3/4/5\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01227}01227\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM3/4/5\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01228}01228\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01229}01229\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01230}01230\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m345___clock___source_ga0fe567d7f25fbd00c4e44f73551aec54}{RCC\_LPTIM345CLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ LPTIM3/4/5\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01231}01231\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01232}01232\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01233}01233\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM3/4/5\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01234}01234\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01235}01235\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01236}01236\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m345___clock___source_gacde685e1b75dbbf48d1a748570726839}{RCC\_LPTIM345CLKSOURCE\_PLL3}}:\ \ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ LPTIM3/4/5\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01237}01237\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_R\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01238}01238\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01239}01239\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM3/4/5\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01240}01240\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01241}01241\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01242}01242\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m345___clock___source_gaf33b06e2aa3a573a41b01c2b756b37d4}{RCC\_LPTIM345CLKSOURCE\_LSE}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01243}01243\ \ \ \ \ \ \ \textcolor{comment}{/*\ External\ low\ speed\ OSC\ clock\ is\ used\ as\ source\ of\ LPTIM3/4/5\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01244}01244\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM3/4/5\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01245}01245\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01246}01246\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01247}01247\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m345___clock___source_gabb27515bd77a38b1bfdd70b8cfd898cf}{RCC\_LPTIM345CLKSOURCE\_LSI}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01248}01248\ \ \ \ \ \ \ \textcolor{comment}{/*\ Internal\ \ low\ speed\ OSC\ clock\ is\ used\ \ as\ source\ of\ LPTIM3/4/5\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01249}01249\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM3/4/5\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01250}01250\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01251}01251\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___l_p_t_i_m345___clock___source_ga27fa9259d71f31f4683942fba08ff759}{RCC\_LPTIM345CLKSOURCE\_CLKP}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01252}01252\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI,\ HSE,\ or\ CSI\ oscillator\ is\ used\ as\ source\ of\ LPTIM3/4/5\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01253}01253\ \ \ \ \ \ \ \textcolor{comment}{/*\ LPTIM3/4/5\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01254}01254\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01255}01255\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01256}01256\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01257}01257\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01258}01258\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01259}01259\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01260}01260\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01261}01261\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01262}01262\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01263}01263\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ LPTIM3/4/5\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01264}01264\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac11efaec3a89a1b6d9696eb6e9e8048e}{\_\_HAL\_RCC\_LPTIM345\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a2eb631fb934ebcd2a59e166582ade78c}{Lptim345ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01265}01265\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01266}01266\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01267}01267\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01268}01268\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01269}01269\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01270}01270\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01271}01271\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01272}01272\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01273}01273\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ I2C1/2/3/5*\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01274}01274\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01275}01275\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ RCC\_PERIPHCLK\_I2C1235)\ ==\ RCC\_PERIPHCLK\_I2C1235)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01276}01276\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01277}01277\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01278}01278\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_I2C1235CLKSOURCE(PeriphClkInit-\/>I2c1235ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01279}01279\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01280}01280\ \ \ \ \ \textcolor{keywordflow}{if}\ ((PeriphClkInit-\/>I2c1235ClockSelection\ )==\ RCC\_I2C1235CLKSOURCE\_PLL3\ )}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01281}01281\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01282}01282\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_R\_UPDATE)!=\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01283}01283\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01284}01284\ \ \ \ \ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01285}01285\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01286}01286\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01287}01287\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01288}01288\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gafd775b802b35eddc3763819b696c8dc6}{\_\_HAL\_RCC\_I2C1235\_CONFIG}}(PeriphClkInit-\/>I2c1235ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01289}01289\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01290}01290\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01291}01291\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01292}01292\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga282acd83d464231efa634331b10e9a4d}{RCC\_PERIPHCLK\_I2C123}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga282acd83d464231efa634331b10e9a4d}{RCC\_PERIPHCLK\_I2C123}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01293}01293\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01294}01294\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01295}01295\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga4da652409de876f4865b148c60492c45}{IS\_RCC\_I2C123CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a31e95932213f430767f8a3fa71b13c17}{I2c123ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01296}01296\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01297}01297\ \ \ \ \ \textcolor{keywordflow}{if}\ ((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a31e95932213f430767f8a3fa71b13c17}{I2c123ClockSelection}}\ )==\ RCC\_I2C123CLKSOURCE\_PLL3\ )}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01298}01298\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01299}01299\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}(RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_R\_UPDATE)!=\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01300}01300\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01301}01301\ \ \ \ \ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01302}01302\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01303}01303\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01304}01304\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01305}01305\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga1c11406787c87ef39597619fae00bd88}{\_\_HAL\_RCC\_I2C123\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a31e95932213f430767f8a3fa71b13c17}{I2c123ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01306}01306\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01307}01307\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01308}01308\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01309}01309\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01310}01310\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ I2C4\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01311}01311\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga43446cae0c5716620fd3bb0ab129715b}{RCC\_PERIPHCLK\_I2C4}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga43446cae0c5716620fd3bb0ab129715b}{RCC\_PERIPHCLK\_I2C4}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01312}01312\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01313}01313\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01314}01314\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gae09979039363e6d3dd27cf28b73f3aa3}{IS\_RCC\_I2C4CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6a3119ef1737f9c82ef446ad74b3fd0e}{I2c4ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01315}01315\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01316}01316\ \ \ \ \ \textcolor{keywordflow}{if}\ ((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6a3119ef1737f9c82ef446ad74b3fd0e}{I2c4ClockSelection}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___i2_c4___clock___source_ga49995d80cf908c925fb62df0b3516f4d}{RCC\_I2C4CLKSOURCE\_PLL3}}\ )}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01317}01317\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01318}01318\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_R\_UPDATE)!=\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01319}01319\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01320}01320\ \ \ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01321}01321\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01322}01322\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01323}01323\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01324}01324\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac63fbd88afa59e3453a7d5d7c32fb1dc}{\_\_HAL\_RCC\_I2C4\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6a3119ef1737f9c82ef446ad74b3fd0e}{I2c4ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01325}01325\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01326}01326\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01327}01327\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01328}01328\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ ADC\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01329}01329\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaa234e496ace2f188b106dc15a95ed6bc}{RCC\_PERIPHCLK\_ADC}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaa234e496ace2f188b106dc15a95ed6bc}{RCC\_PERIPHCLK\_ADC}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01330}01330\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01331}01331\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a28e358df2e95d000ccf4984cd14250e8}{AdcClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01332}01332\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01333}01333\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01334}01334\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_gaac8951308d2abaed9daa4f596d092dd5}{RCC\_ADCCLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ ADC*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01335}01335\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01336}01336\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_P\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01337}01337\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01338}01338\ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01339}01339\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01340}01340\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01341}01341\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_gad05173624318bceb82c54ccc3698dbf8}{RCC\_ADCCLKSOURCE\_PLL3}}:\ \ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ ADC*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01342}01342\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_R\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01343}01343\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01344}01344\ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01345}01345\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01346}01346\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01347}01347\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_ga1ba73db5320d6e04b2cc4e3e9bfa6553}{RCC\_ADCCLKSOURCE\_CLKP}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01348}01348\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI,\ HSE,\ or\ CSI\ oscillator\ is\ used\ as\ source\ of\ ADC\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01349}01349\ \ \ \ \ \ \ \textcolor{comment}{/*\ ADC\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01350}01350\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01351}01351\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01352}01352\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01353}01353\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01354}01354\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01355}01355\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01356}01356\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01357}01357\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01358}01358\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01359}01359\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ ADC\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01360}01360\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga03642b548896f327c3efc876aff4b349}{\_\_HAL\_RCC\_ADC\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a28e358df2e95d000ccf4984cd14250e8}{AdcClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01361}01361\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01362}01362\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01363}01363\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01364}01364\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01365}01365\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01366}01366\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01367}01367\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01368}01368\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01369}01369\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ USB\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01370}01370\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gadcb42dbf21f29d046443b8158f95fb81}{RCC\_PERIPHCLK\_USB}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gadcb42dbf21f29d046443b8158f95fb81}{RCC\_PERIPHCLK\_USB}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01371}01371\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01372}01372\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01373}01373\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4fc582af08e1d5123cb69df41a412777}{UsbClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01374}01374\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01375}01375\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___u_s_b___clock___source_ga7c8ae5c57a3a902a17308812ea888cf5}{RCC\_USBCLKSOURCE\_PLL}}:\ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ used\ as\ clock\ source\ for\ USB*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01376}01376\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ USB\ Clock\ output\ generated\ form\ System\ USB\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01377}01377\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01378}01378\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01379}01379\ \ \ \ \ \ \ \textcolor{comment}{/*\ USB\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01380}01380\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01381}01381\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01382}01382\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___u_s_b___clock___source_ga40ed0e91776c6dab9de2978a30a44190}{RCC\_USBCLKSOURCE\_PLL3}}:\ \textcolor{comment}{/*\ PLL3\ is\ used\ as\ clock\ source\ for\ USB*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01383}01383\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01384}01384\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_Q\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01385}01385\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01386}01386\ \ \ \ \ \ \ \textcolor{comment}{/*\ USB\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01387}01387\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01388}01388\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01389}01389\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___u_s_b___clock___source_gab07d0cd905b63a05c953bc6e0daa9982}{RCC\_USBCLKSOURCE\_HSI48}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01390}01390\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI48\ oscillator\ is\ used\ as\ source\ of\ USB\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01391}01391\ \ \ \ \ \ \ \textcolor{comment}{/*\ USB\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01392}01392\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01393}01393\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01394}01394\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01395}01395\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01396}01396\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01397}01397\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01398}01398\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01399}01399\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01400}01400\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01401}01401\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ USB\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01402}01402\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga1c690ec86648d92efb97d2598a0cb2f1}{\_\_HAL\_RCC\_USB\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4fc582af08e1d5123cb69df41a412777}{UsbClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01403}01403\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01404}01404\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01405}01405\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01406}01406\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01407}01407\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01408}01408\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01409}01409\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01410}01410\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01411}01411\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01412}01412\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SDMMC\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01413}01413\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf0fd9e547da2fba4a071a4ad6153d24a}{RCC\_PERIPHCLK\_SDMMC}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf0fd9e547da2fba4a071a4ad6153d24a}{RCC\_PERIPHCLK\_SDMMC}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01414}01414\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01415}01415\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01416}01416\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga4313715e6dab01244eccc4e62fd3f3bb}{IS\_RCC\_SDMMC}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a174913c08c7f3bcda4f6a97edbe8628b}{SdmmcClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01417}01417\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01418}01418\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a174913c08c7f3bcda4f6a97edbe8628b}{SdmmcClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01419}01419\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01420}01420\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_d_m_m_c___clock___source_gaaab8c67bd3171f5720a48e29e1ce333f}{RCC\_SDMMCCLKSOURCE\_PLL}}:\ \ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ used\ as\ clock\ source\ for\ SDMMC*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01421}01421\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ SDMMC\ Clock\ output\ generated\ form\ System\ PLL\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01422}01422\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01423}01423\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01424}01424\ \ \ \ \ \ \ \textcolor{comment}{/*\ SDMMC\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01425}01425\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01426}01426\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01427}01427\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_d_m_m_c___clock___source_gabe4c50e2db93d96799b205aedf8a9725}{RCC\_SDMMCCLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ used\ as\ clock\ source\ for\ SDMMC*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01428}01428\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01429}01429\ \ \ \ \ \ \ ret\ =\ RCCEx\_PLL2\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}),DIVIDER\_R\_UPDATE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01430}01430\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01431}01431\ \ \ \ \ \ \ \textcolor{comment}{/*\ SDMMC\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01432}01432\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01433}01433\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01434}01434\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01435}01435\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01436}01436\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01437}01437\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01438}01438\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01439}01439\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01440}01440\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01441}01441\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ SDMMC\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01442}01442\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7754edd5cc00e691c5007f22d3a93d38}{\_\_HAL\_RCC\_SDMMC\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a174913c08c7f3bcda4f6a97edbe8628b}{SdmmcClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01443}01443\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01444}01444\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01445}01445\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01446}01446\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01447}01447\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01448}01448\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01449}01449\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01450}01450\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01451}01451\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01452}01452\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ LTDC\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01453}01453\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ RCC\_PERIPHCLK\_LTDC)\ ==\ RCC\_PERIPHCLK\_LTDC)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01454}01454\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01455}01455\ \ \ \ \ \textcolor{keywordflow}{if}(RCCEx\_PLL3\_Config(\&(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}),DIVIDER\_R\_UPDATE)!=\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01456}01456\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01457}01457\ \ \ \ \ \ \ status=\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01458}01458\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01459}01459\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01460}01460\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01461}01461\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01462}01462\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ RNG\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01463}01463\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga0390b2c914194fb8ed71ec93c7b3bef1}{RCC\_PERIPHCLK\_RNG}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga0390b2c914194fb8ed71ec93c7b3bef1}{RCC\_PERIPHCLK\_RNG}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01464}01464\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01465}01465\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01466}01466\ \ \ \ \ \textcolor{keywordflow}{switch}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ad2ddb2fbd0dbfc86cc5ae6dfab26b195}{RngClockSelection}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01467}01467\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01468}01468\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___r_n_g___clock___source_ga600007fdf65479d864fe0144cfbc260f}{RCC\_RNGCLKSOURCE\_PLL}}:\ \ \ \ \ \textcolor{comment}{/*\ PLL\ is\ used\ as\ clock\ source\ for\ RNG*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01469}01469\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ RNG\ Clock\ output\ generated\ form\ System\ RNG\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01470}01470\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga3b91ed3c583825f511ad281054186fee}{\_\_HAL\_RCC\_PLLCLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l___clock___output_ga17b76fed00a13293497b825af7863d99}{RCC\_PLL1\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01471}01471\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01472}01472\ \ \ \ \ \ \ \textcolor{comment}{/*\ RNG\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01473}01473\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01474}01474\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01475}01475\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___r_n_g___clock___source_gad24da555a5911627241abc7a76675149}{RCC\_RNGCLKSOURCE\_LSE}}:\ \textcolor{comment}{/*\ LSE\ is\ used\ as\ clock\ source\ for\ RNG*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01476}01476\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01477}01477\ \ \ \ \ \ \ \textcolor{comment}{/*\ RNG\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01478}01478\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01479}01479\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01480}01480\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___r_n_g___clock___source_ga24db3e934cb86dca56b473c253f98dee}{RCC\_RNGCLKSOURCE\_LSI}}:\ \textcolor{comment}{/*\ LSI\ is\ used\ as\ clock\ source\ for\ RNG*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01481}01481\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01482}01482\ \ \ \ \ \ \ \textcolor{comment}{/*\ RNG\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01483}01483\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01484}01484\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___r_n_g___clock___source_ga0703612cc8c099955c74adcbf8ec0aa6}{RCC\_RNGCLKSOURCE\_HSI48}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01485}01485\ \ \ \ \ \ \ \textcolor{comment}{/*\ HSI48\ oscillator\ is\ used\ as\ source\ of\ RNG\ clock\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01486}01486\ \ \ \ \ \ \ \textcolor{comment}{/*\ RNG\ clock\ source\ configuration\ done\ later\ after\ clock\ selection\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01487}01487\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01488}01488\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01489}01489\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01490}01490\ \ \ \ \ \ \ ret\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01491}01491\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01492}01492\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01493}01493\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01494}01494\ \ \ \ \ \textcolor{keywordflow}{if}(ret\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01495}01495\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01496}01496\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ source\ of\ RNG\ clock*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01497}01497\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gae34a5e47c3e3a519bfca1f4313a88f9f}{\_\_HAL\_RCC\_RNG\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ad2ddb2fbd0dbfc86cc5ae6dfab26b195}{RngClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01498}01498\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01499}01499\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01500}01500\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01501}01501\ \ \ \ \ \ \ \textcolor{comment}{/*\ set\ overall\ return\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01502}01502\ \ \ \ \ \ \ status\ =\ ret;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01503}01503\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01504}01504\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01505}01505\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01506}01506\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01507}01507\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ SWPMI1\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01508}01508\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga6c88e64f3bcb820efd9f7d65d9aee729}{RCC\_PERIPHCLK\_SWPMI1}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga6c88e64f3bcb820efd9f7d65d9aee729}{RCC\_PERIPHCLK\_SWPMI1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01509}01509\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01510}01510\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01511}01511\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa2d874dccf5a93f5fda9ce18bca4df6a}{IS\_RCC\_SWPMI1CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae302304bf47f553c65d3618d17f84e3b}{Swpmi1ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01512}01512\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01513}01513\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ SWPMI1\ interface\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01514}01514\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac23e7b662783a7131e3e892ff0c21f06}{\_\_HAL\_RCC\_SWPMI1\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae302304bf47f553c65d3618d17f84e3b}{Swpmi1ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01515}01515\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01516}01516\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01517}01517\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ HRTIM1\ clock\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01518}01518\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ RCC\_PERIPHCLK\_HRTIM1)\ ==\ RCC\_PERIPHCLK\_HRTIM1)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01519}01519\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01520}01520\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01521}01521\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_HRTIM1CLKSOURCE(PeriphClkInit-\/>Hrtim1ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01522}01522\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01523}01523\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ HRTIM1\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01524}01524\ \ \ \ \ \_\_HAL\_RCC\_HRTIM1\_CONFIG(PeriphClkInit-\/>Hrtim1ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01525}01525\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01526}01526\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*HRTIM1*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01527}01527\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ DFSDM1\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01528}01528\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae6bdd3eb25568e35eed326af9b75d359}{RCC\_PERIPHCLK\_DFSDM1}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae6bdd3eb25568e35eed326af9b75d359}{RCC\_PERIPHCLK\_DFSDM1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01529}01529\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01530}01530\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01531}01531\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga877f232cbefe951b3ede7d30f308efc4}{IS\_RCC\_DFSDM1CLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a76b4f8efa54d7a59d686b8da6aab5e73}{Dfsdm1ClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01532}01532\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01533}01533\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ DFSDM1\ interface\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01534}01534\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga79c4e732154d11fb10e6b5752ab31fc4}{\_\_HAL\_RCC\_DFSDM1\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a76b4f8efa54d7a59d686b8da6aab5e73}{Dfsdm1ClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01535}01535\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01536}01536\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01537}01537\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01538}01538\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ DFSDM2\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01539}01539\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ RCC\_PERIPHCLK\_DFSDM2)\ ==\ RCC\_PERIPHCLK\_DFSDM2)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01540}01540\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01541}01541\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01542}01542\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_DFSDM2CLKSOURCE(PeriphClkInit-\/>Dfsdm2ClockSelection));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01543}01543\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01544}01544\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ DFSDM2\ interface\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01545}01545\ \ \ \ \ \_\_HAL\_RCC\_DFSDM2\_CONFIG(PeriphClkInit-\/>Dfsdm2ClockSelection);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01546}01546\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01547}01547\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ DFSDM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01548}01548\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01549}01549\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ TIM\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01550}01550\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga6a377fb8665c389cb263cddbfa44bec6}{RCC\_PERIPHCLK\_TIM}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga6a377fb8665c389cb263cddbfa44bec6}{RCC\_PERIPHCLK\_TIM}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01551}01551\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01552}01552\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01553}01553\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gae39160e663f013f1c34faafdae884388}{IS\_RCC\_TIMPRES}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPresSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01554}01554\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01555}01555\ \ \ \ \ \textcolor{comment}{/*\ Configure\ Timer\ Prescaler\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01556}01556\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga292ca7c84f192778314125ed6d7c8333}{\_\_HAL\_RCC\_TIMCLKPRESCALER}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPresSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01557}01557\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01558}01558\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01559}01559\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ CKPER\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01560}01560\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga510c6f116e397f75d30024f32510a917}{RCC\_PERIPHCLK\_CKPER}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga510c6f116e397f75d30024f32510a917}{RCC\_PERIPHCLK\_CKPER}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01561}01561\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01562}01562\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01563}01563\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga39d03b55df0de78c00b340e27e966a68}{IS\_RCC\_CLKPSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a051738051123d1e7e1e735eaf06d7fba}{CkperClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01564}01564\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01565}01565\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ CKPER\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01566}01566\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaa463f3972818967005d31114221e1cdc}{\_\_HAL\_RCC\_CLKP\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a051738051123d1e7e1e735eaf06d7fba}{CkperClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01567}01567\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01568}01568\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01569}01569\ \ \ \textcolor{comment}{/*-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ CEC\ Configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01570}01570\ \ \ \textcolor{keywordflow}{if}(((PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}})\ \&\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae7b08ed2b8df3517d5de1013e2f4ac8e}{RCC\_PERIPHCLK\_CEC}})\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae7b08ed2b8df3517d5de1013e2f4ac8e}{RCC\_PERIPHCLK\_CEC}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01571}01571\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01572}01572\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01573}01573\ \ \ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga007960aa04439c47fd14e2d2226681a5}{IS\_RCC\_CECCLKSOURCE}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6d9e430dc55e4e7875b3f7850a0def3c}{CecClockSelection}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01574}01574\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01575}01575\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ CEC\ interface\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01576}01576\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7aff87df867beb2eb7eddbbfe06fcdc6}{\_\_HAL\_RCC\_CEC\_CONFIG}}(PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6d9e430dc55e4e7875b3f7850a0def3c}{CecClockSelection}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01577}01577\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01578}01578\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01579}01579\ \ \ \textcolor{keywordflow}{if}\ (status\ ==\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01580}01580\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01581}01581\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01582}01582\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01583}01583\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01584}01584\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01585}01585\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01597}01597\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga754fc5136c63ad52b7c459aafc8a3927}{HAL\_RCCEx\_GetPeriphCLKConfig}}(\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{RCC\_PeriphCLKInitTypeDef}}\ \ *PeriphClkInit)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01598}01598\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01599}01599\ \ \ \textcolor{comment}{/*\ Set\ all\ possible\ values\ for\ the\ extended\ clock\ type\ parameter-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01600}01600\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}\ =}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01601}01601\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga54ddeff374b2db50d36a2217d040af41}{RCC\_PERIPHCLK\_USART16}}\ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga64f415fab5843cf299108977f893b9da}{RCC\_PERIPHCLK\_USART234578}}\ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga26dd46ff44eb9a532070bb3790ce0086}{RCC\_PERIPHCLK\_LPUART1}}\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01602}01602\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga43446cae0c5716620fd3bb0ab129715b}{RCC\_PERIPHCLK\_I2C4}}\ \ \ \ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga56ca7e8b3726ee68934795277eb0cbce}{RCC\_PERIPHCLK\_LPTIM1}}\ \ \ \ \ \ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga561fc62cb1c8790b7647d9a6fd24818d}{RCC\_PERIPHCLK\_LPTIM2}}\ \ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga0b49d5ee0ada7638b26f60ac1f52c23c}{RCC\_PERIPHCLK\_LPTIM345}}\ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01603}01603\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}}\ \ \ \ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf8c4aab56fe7efe14ef559cb6625daa3}{RCC\_PERIPHCLK\_SPI123}}\ \ \ \ \ \ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga7bfb4c81ab8d98c5dc871f7f0b0a6a23}{RCC\_PERIPHCLK\_SPI45}}\ \ \ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaa9c7d698e69f5a590a9e6a2153859b0c}{RCC\_PERIPHCLK\_SPI6}}\ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01604}01604\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf3b7c71407e825f89f9c0b0ac1bf20fc}{RCC\_PERIPHCLK\_FDCAN}}\ \ \ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf0fd9e547da2fba4a071a4ad6153d24a}{RCC\_PERIPHCLK\_SDMMC}}\ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga0390b2c914194fb8ed71ec93c7b3bef1}{RCC\_PERIPHCLK\_RNG}}\ \ \ \ \ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gadcb42dbf21f29d046443b8158f95fb81}{RCC\_PERIPHCLK\_USB}}\ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01605}01605\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaa234e496ace2f188b106dc15a95ed6bc}{RCC\_PERIPHCLK\_ADC}}\ \ \ \ \ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga6c88e64f3bcb820efd9f7d65d9aee729}{RCC\_PERIPHCLK\_SWPMI1}}\ \ \ \ \ \ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae6bdd3eb25568e35eed326af9b75d359}{RCC\_PERIPHCLK\_DFSDM1}}\ \ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaede03aaafb5319bb39767bf50182406f}{RCC\_PERIPHCLK\_RTC}}\ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01606}01606\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae7b08ed2b8df3517d5de1013e2f4ac8e}{RCC\_PERIPHCLK\_CEC}}\ \ \ \ \ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gab42d62d34c68d96f93e4cbb9a0b03af5}{RCC\_PERIPHCLK\_FMC}}\ \ \ \ \ \ \ \ \ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gae696b64cfe8a0c2ba96030c427fa77d5}{RCC\_PERIPHCLK\_SPDIFRX}}\ |\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga6a377fb8665c389cb263cddbfa44bec6}{RCC\_PERIPHCLK\_TIM}}\ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01607}01607\ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga510c6f116e397f75d30024f32510a917}{RCC\_PERIPHCLK\_CKPER}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01608}01608\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01609}01609\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01610}01610\ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}\ |=\ RCC\_PERIPHCLK\_I2C1235;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01611}01611\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01612}01612\ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}\ |=\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga282acd83d464231efa634331b10e9a4d}{RCC\_PERIPHCLK\_I2C123}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01613}01613\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01614}01614\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2ASEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01615}01615\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}\ |=\ RCC\_PERIPHCLK\_SAI2A;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01616}01616\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CDCCIP1R\_SAI2ASEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01617}01617\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2BSEL)\ \ \ \ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01618}01618\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}\ |=\ RCC\_PERIPHCLK\_SAI2B;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01619}01619\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CDCCIP1R\_SAI2BSEL\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01620}01620\ \textcolor{preprocessor}{\#if\ defined(SAI3)\ \ \ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01621}01621\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}\ |=\ RCC\_PERIPHCLK\_SAI23;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01622}01622\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01623}01623\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01624}01624\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}\ |=\ RCC\_PERIPHCLK\_SAI4A;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01625}01625\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}\ |=\ RCC\_PERIPHCLK\_SAI4B;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01626}01626\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01627}01627\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01628}01628\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}\ |=\ RCC\_PERIPHCLK\_DFSDM2;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01629}01629\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01630}01630\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01631}01631\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}\ |=\ RCC\_PERIPHCLK\_QSPI;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01632}01632\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01633}01633\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01634}01634\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}\ |=\ RCC\_PERIPHCLK\_OSPI;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01635}01635\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ ||\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01636}01636\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01637}01637\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}\ |=\ RCC\_PERIPHCLK\_HRTIM1;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01638}01638\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01639}01639\ \textcolor{preprocessor}{\#if\ defined(LTDC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01640}01640\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}\ |=\ RCC\_PERIPHCLK\_LTDC;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01641}01641\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LTDC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01642}01642\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01643}01643\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a82dae3f6a5ae6c184bd1b95a88d41fc2}{PeriphClockSelection}}\ |=\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaedf8160ad5c145e88f671d092f1f32cd}{RCC\_PERIPHCLK\_DSI}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01644}01644\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DSI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01645}01645\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01646}01646\ \ \ \textcolor{comment}{/*\ Get\ the\ PLL3\ Clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01647}01647\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}.\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a5587c368ebacdc27205eb832c2f91af6}{PLL3M}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d759fc82747523a2117e8e46901153e}{RCC\_PLLCKSELR\_DIVM3}})>>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6116082c7e2d0c981d8a96015fdef12}{RCC\_PLLCKSELR\_DIVM3\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01648}01648\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}.\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a21a36271c6710b44403dbcfb419dc1fb}{PLL3N}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52428cddd23d232709c3229a9a86179}{RCC\_PLL3DIVR\_N3}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02dd090dca3e3e3f35bb364946865be1}{RCC\_PLL3DIVR\_N3\_Pos}})+\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01649}01649\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}.\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a3fd91d26d5651e1adccba173871475f5}{PLL3R}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec1972dcb702e449f9a60d1a3b89acd}{RCC\_PLL3DIVR\_R3}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade95ab4a87d7ea4ba7f367a244078488}{RCC\_PLL3DIVR\_R3\_Pos}})+\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01650}01650\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}.\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_aae5e3f3fa4d08e1167cd4aaad2711f5a}{PLL3P}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f03661d2240aecc7dc92bbea131485}{RCC\_PLL3DIVR\_P3}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f125dca6411d60d43d6d711d75610e}{RCC\_PLL3DIVR\_P3\_Pos}})+\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01651}01651\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}.\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a9dd2986188104a0ef363cbc04c61ad0f}{PLL3Q}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97da48a285b7ec4b828f36b3c8dca6ca}{RCC\_PLL3DIVR\_Q3}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858928cb5f1e49e1034e54ff86562f9a}{RCC\_PLL3DIVR\_Q3\_Pos}})+\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01652}01652\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}.\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a67d78f132dc1414771190177e34165a2}{PLL3RGE}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfa3d0cd97f9cfb1e8d94babadf18d42}{RCC\_PLLCFGR\_PLL3RGE}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0171374a075c49daa75d22180695b5}{RCC\_PLLCFGR\_PLL3RGE\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01653}01653\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a175a36b5867bccd31a4a066da476fd80}{PLL3}}.\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a83f1fbc4b616e3e344c574154ca96402}{PLL3VCOSEL}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d609c550c8b8bdd43f5558608268b86}{RCC\_PLLCFGR\_PLL3VCOSEL}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab1c2db0db02ad76820af493c248d9b}{RCC\_PLLCFGR\_PLL3VCOSEL\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01654}01654\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01655}01655\ \ \ \textcolor{comment}{/*\ Get\ the\ PLL2\ Clock\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01656}01656\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}.\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a83eca8b6efcc48c2201fbe14e08e7422}{PLL2M}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be6ede9f2d1eedf6c81c01fa06e49a1}{RCC\_PLLCKSELR\_DIVM2}})>>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga767ad676ddcc8b72bbcd90a94acd01e8}{RCC\_PLLCKSELR\_DIVM2\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01657}01657\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}.\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a762f17d416d8eb4077efbb4902f6ee0c}{PLL2N}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c44c75e6593d78387415353b47b747b}{RCC\_PLL2DIVR\_N2}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eefa3b1ee14059e86918f48dd772e08}{RCC\_PLL2DIVR\_N2\_Pos}})+\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01658}01658\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}.\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_adf7940e4bf0166ca23933077ab61ce0b}{PLL2R}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c3d96aed272b3afe610b408edf04d1}{RCC\_PLL2DIVR\_R2}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf52b7b3dbf1ff8b5b1a04155cd3c413}{RCC\_PLL2DIVR\_R2\_Pos}})+\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01659}01659\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}.\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_aa92b48cc78194ebefd09891c76d978d9}{PLL2P}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa50fa2745c1e70c30667151fb5c34b8}{RCC\_PLL2DIVR\_P2}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6736391781cb19e755da71d12b1d7e4}{RCC\_PLL2DIVR\_P2\_Pos}})+\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01660}01660\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}.\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a0390228752feb6154d24c930ecc5e77f}{PLL2Q}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0900f30cd7ede7f1be8ded6f31d17aa0}{RCC\_PLL2DIVR\_Q2}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98d947b845fd6a236b37bfa4f539ef07}{RCC\_PLL2DIVR\_Q2\_Pos}})+\ 1U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01661}01661\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}.\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a64e8a8643041abc8f6975b46f5bf23dd}{PLL2RGE}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4567ae4ee2618a3e4fc6c20e4424ea85}{RCC\_PLLCFGR\_PLL2RGE}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0571960ebae22faa3eec3e21f404ecde}{RCC\_PLLCFGR\_PLL2RGE\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01662}01662\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a5342634e61f15982b45ac98bc0754f31}{PLL2}}.\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a31d2b90e692776de4068d1cced9529e9}{PLL2VCOSEL}}\ =\ (uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd50ec4b0700ec174c89e1f9cec6fed4}{RCC\_PLLCFGR\_PLL2VCOSEL}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb155416c545d8e329f46dfd8f37731}{RCC\_PLLCFGR\_PLL2VCOSEL\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01663}01663\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01664}01664\ \ \ \textcolor{comment}{/*\ Get\ the\ USART1\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01665}01665\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aa45c8166ee733dd26bd9278edbb23d23}{Usart16ClockSelection}}\ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad51ff313be41917e24d3b074f56bb0ba}{\_\_HAL\_RCC\_GET\_USART16\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01666}01666\ \ \ \textcolor{comment}{/*\ Get\ the\ USART2/3/4/5/7/8\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01667}01667\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_aedaf6244b914e772dbd8fb5726952c30}{Usart234578ClockSelection}}\ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2de2c847f3e490a5b6ac8b1d13b66883}{\_\_HAL\_RCC\_GET\_USART234578\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01668}01668\ \ \ \textcolor{comment}{/*\ Get\ the\ LPUART1\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01669}01669\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a85cccba6173592abc09b69859459de55}{Lpuart1ClockSelection}}\ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga193015f4df5fb541bd4fbbc20d1e20ae}{\_\_HAL\_RCC\_GET\_LPUART1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01670}01670\ \textcolor{preprocessor}{\#if\ defined(I2C5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01671}01671\ \ \ \textcolor{comment}{/*\ Get\ the\ I2C1/2/3/5\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01672}01672\ \ \ PeriphClkInit-\/>I2c1235ClockSelection\ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gabc9e99366b5dfab7a6c535f8f48af8d3}{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01673}01673\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01674}01674\ \ \ \textcolor{comment}{/*\ Get\ the\ I2C1/2/3\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01675}01675\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a31e95932213f430767f8a3fa71b13c17}{I2c123ClockSelection}}\ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gabc9e99366b5dfab7a6c535f8f48af8d3}{\_\_HAL\_RCC\_GET\_I2C1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01676}01676\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*I2C5*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01677}01677\ \ \ \textcolor{comment}{/*\ Get\ the\ LPTIM1\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01678}01678\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae6bfd4f746dcca2aba6d7b2a72a2bdb3}{Lptim1ClockSelection}}\ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad6688c07a2a8c314df547de8caf378bb}{\_\_HAL\_RCC\_GET\_LPTIM1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01679}01679\ \ \ \textcolor{comment}{/*\ Get\ the\ LPTIM2\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01680}01680\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a417ceec4819ae29f6b0cf9b455d985c4}{Lptim2ClockSelection}}\ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga806f1d6e6a7d741b4d0524aa849f8ed8}{\_\_HAL\_RCC\_GET\_LPTIM2\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01681}01681\ \ \ \textcolor{comment}{/*\ Get\ the\ LPTIM3/4/5\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01682}01682\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a2eb631fb934ebcd2a59e166582ade78c}{Lptim345ClockSelection}}\ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga6b2263ea1e054aee45c85e64dcfeb99f}{\_\_HAL\_RCC\_GET\_LPTIM345\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01683}01683\ \ \ \textcolor{comment}{/*\ Get\ the\ SAI1\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01684}01684\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a7123ff32cc22d9aef2ba9824d27c54ce}{Sai1ClockSelection}}\ \ \ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9af45dae7c2f2f1c8848be68d7bded7e}{\_\_HAL\_RCC\_GET\_SAI1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01685}01685\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01686}01686\ \ \ \textcolor{comment}{/*\ Get\ the\ SAI2/3\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01687}01687\ \ \ PeriphClkInit-\/>Sai23ClockSelection\ \ \ \ \ \ \ \ =\ \_\_HAL\_RCC\_GET\_SAI23\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01688}01688\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*SAI3*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01689}01689\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2ASEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01690}01690\ \ \ \textcolor{comment}{/*\ Get\ the\ SAI2A\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01691}01691\ \ \ PeriphClkInit-\/>Sai2AClockSelection\ \ \ \ \ \ \ \ =\ \_\_HAL\_RCC\_GET\_SAI2A\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01692}01692\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*SAI2A*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01693}01693\ \textcolor{preprocessor}{\#if\ defined(RCC\_CDCCIP1R\_SAI2BSEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01694}01694\ \ \ \textcolor{comment}{/*\ Get\ the\ SAI2B\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01695}01695\ \ \ PeriphClkInit-\/>Sai2BClockSelection\ \ \ \ \ \ \ \ =\ \_\_HAL\_RCC\_GET\_SAI2B\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01696}01696\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*SAI2B*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01697}01697\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01698}01698\ \ \ \textcolor{comment}{/*\ Get\ the\ SAI4A\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01699}01699\ \ \ PeriphClkInit-\/>Sai4AClockSelection\ \ \ \ \ \ \ \ =\ \_\_HAL\_RCC\_GET\_SAI4A\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01700}01700\ \ \ \textcolor{comment}{/*\ Get\ the\ SAI4B\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01701}01701\ \ \ PeriphClkInit-\/>Sai4BClockSelection\ \ \ \ \ \ \ \ =\ \_\_HAL\_RCC\_GET\_SAI4B\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01702}01702\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01703}01703\ \ \ \textcolor{comment}{/*\ Get\ the\ RTC\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01704}01704\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a831cc6023077b77683871743290aa720}{RTCClockSelection}}\ \ \ \ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c___exported___macros_gad40d00ff1c984ebd011ea9f6e7f93c44}{\_\_HAL\_RCC\_GET\_RTC\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01705}01705\ \ \ \textcolor{comment}{/*\ Get\ the\ USB\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01706}01706\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4fc582af08e1d5123cb69df41a412777}{UsbClockSelection}}\ \ \ \ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2b796e523b7f4c4cd7b5f06b7f995315}{\_\_HAL\_RCC\_GET\_USB\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01707}01707\ \ \ \textcolor{comment}{/*\ Get\ the\ SDMMC\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01708}01708\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a174913c08c7f3bcda4f6a97edbe8628b}{SdmmcClockSelection}}\ \ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gacccdca63ee93770444eaab77cd831c75}{\_\_HAL\_RCC\_GET\_SDMMC\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01709}01709\ \ \ \textcolor{comment}{/*\ Get\ the\ RNG\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01710}01710\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ad2ddb2fbd0dbfc86cc5ae6dfab26b195}{RngClockSelection}}\ \ \ \ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad8f27c485f7252991877f8e423b73d46}{\_\_HAL\_RCC\_GET\_RNG\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01711}01711\ \textcolor{preprocessor}{\#if\ defined(HRTIM1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01712}01712\ \ \ \textcolor{comment}{/*\ Get\ the\ HRTIM1\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01713}01713\ \ \ PeriphClkInit-\/>Hrtim1ClockSelection\ \ \ \ \ \ \ =\ \_\_HAL\_RCC\_GET\_HRTIM1\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01714}01714\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HRTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01715}01715\ \ \ \textcolor{comment}{/*\ Get\ the\ ADC\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01716}01716\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a28e358df2e95d000ccf4984cd14250e8}{AdcClockSelection}}\ \ \ \ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2ee9f1838a8450f949b548a06ed3bc58}{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01717}01717\ \ \ \textcolor{comment}{/*\ Get\ the\ SWPMI1\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01718}01718\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae302304bf47f553c65d3618d17f84e3b}{Swpmi1ClockSelection}}\ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga3ddf343654e802758b5e779d81122404}{\_\_HAL\_RCC\_GET\_SWPMI1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01719}01719\ \ \ \textcolor{comment}{/*\ Get\ the\ DFSDM1\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01720}01720\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a76b4f8efa54d7a59d686b8da6aab5e73}{Dfsdm1ClockSelection}}\ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5bd849cb75a56ae9a27a164e7d3c8575}{\_\_HAL\_RCC\_GET\_DFSDM1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01721}01721\ \textcolor{preprocessor}{\#if\ defined(DFSDM2\_BASE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01722}01722\ \ \ \textcolor{comment}{/*\ Get\ the\ DFSDM2\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01723}01723\ \ \ PeriphClkInit-\/>Dfsdm2ClockSelection\ \ \ \ \ \ \ =\ \_\_HAL\_RCC\_GET\_DFSDM2\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01724}01724\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DFSDM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01725}01725\ \ \ \textcolor{comment}{/*\ Get\ the\ SPDIFRX\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01726}01726\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a4d9395629c1c0acaab6e26d27bff767f}{SpdifrxClockSelection}}\ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad3ddc626288e3b401da0b8547f2ac0d3}{\_\_HAL\_RCC\_GET\_SPDIFRX\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01727}01727\ \ \ \textcolor{comment}{/*\ Get\ the\ SPI1/2/3\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01728}01728\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a75f3b81f202c54a91c968759db0ecf6e}{Spi123ClockSelection}}\ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga28d7eae98ab899dc6e1d4e80b8aea33d}{\_\_HAL\_RCC\_GET\_SPI123\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01729}01729\ \ \ \textcolor{comment}{/*\ Get\ the\ SPI4/5\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01730}01730\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_abed3ec857e0ee216ac90a3287741035a}{Spi45ClockSelection}}\ \ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gafdcff08fc3544c712d1f4d2d17994842}{\_\_HAL\_RCC\_GET\_SPI45\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01731}01731\ \ \ \textcolor{comment}{/*\ Get\ the\ SPI6\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01732}01732\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_ae25171683fc9359e790357e8d49fd1b8}{Spi6ClockSelection}}\ \ \ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8e7af9e242f90f474d245e72066e163f}{\_\_HAL\_RCC\_GET\_SPI6\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01733}01733\ \ \ \textcolor{comment}{/*\ Get\ the\ FDCAN\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01734}01734\ \ \ PeriphClkInit-\/>FdcanClockSelection\ \ \ \ \ \ \ \ =\ \_\_HAL\_RCC\_GET\_FDCAN\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01735}01735\ \ \ \textcolor{comment}{/*\ Get\ the\ CEC\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01736}01736\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a6d9e430dc55e4e7875b3f7850a0def3c}{CecClockSelection}}\ \ \ \ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7a636a5c50887bba7270924c3eb6ef2f}{\_\_HAL\_RCC\_GET\_CEC\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01737}01737\ \ \ \textcolor{comment}{/*\ Get\ the\ FMC\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01738}01738\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_add8b46eef0569a1b9af4af413da0b634}{FmcClockSelection}}\ \ \ \ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga48733b3d8faeb67777184a503bbbf2fa}{\_\_HAL\_RCC\_GET\_FMC\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01739}01739\ \textcolor{preprocessor}{\#if\ defined(QUADSPI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01740}01740\ \ \ \textcolor{comment}{/*\ Get\ the\ QSPI\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01741}01741\ \ \ PeriphClkInit-\/>QspiClockSelection\ \ \ \ \ \ \ \ \ =\ \_\_HAL\_RCC\_GET\_QSPI\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01742}01742\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ QUADSPI\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01743}01743\ \textcolor{preprocessor}{\#if\ defined(OCTOSPI1)\ ||\ defined(OCTOSPI2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01744}01744\ \ \ \textcolor{comment}{/*\ Get\ the\ OSPI\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01745}01745\ \ \ PeriphClkInit-\/>OspiClockSelection\ \ \ \ \ \ \ \ \ =\ \_\_HAL\_RCC\_GET\_OSPI\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01746}01746\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ OCTOSPI1\ ||\ OCTOSPI2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01747}01747\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01748}01748\ \textcolor{preprocessor}{\#if\ defined(DSI)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01749}01749\ \ \ \textcolor{comment}{/*\ Get\ the\ DSI\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01750}01750\ \ \ PeriphClkInit-\/>DsiClockSelection\ \ \ \ \ \ \ \ \ \ =\ \_\_HAL\_RCC\_GET\_DSI\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01751}01751\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DSI*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01752}01752\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01753}01753\ \ \ \textcolor{comment}{/*\ Get\ the\ CKPER\ clock\ source\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01754}01754\ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a051738051123d1e7e1e735eaf06d7fba}{CkperClockSelection}}\ \ \ \ \ \ \ \ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5d047265ca753e28b45b09e53c3f50fe}{\_\_HAL\_RCC\_GET\_CLKP\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01755}01755\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01756}01756\ \ \ \textcolor{comment}{/*\ Get\ the\ TIM\ Prescaler\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01757}01757\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6448d5ee420f8cc87b22b1201f5be2}{RCC\_CFGR\_TIMPRE}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01758}01758\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01759}01759\ \ \ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPresSelection}}\ =\ \mbox{\hyperlink{group___r_c_c_ex___t_i_m___prescaler___selection_ga8151264a427f3eec6e6b641b8bbcbafa}{RCC\_TIMPRES\_DESACTIVATED}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01760}01760\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01761}01761\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01762}01762\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01763}01763\ \ \ \ \ PeriphClkInit-\/>\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def_a3ed872be022ac98c5443730c10dfc5c4}{TIMPresSelection}}\ =\ \mbox{\hyperlink{group___r_c_c_ex___t_i_m___prescaler___selection_gae93dc9065111c8aa0e44c30dacc38536}{RCC\_TIMPRES\_ACTIVATED}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01764}01764\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01765}01765\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01766}01766\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01786}01786\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga14acaeb88163a6bb0839470b753ba1bd}{HAL\_RCCEx\_GetPeriphCLKFreq}}(uint32\_t\ PeriphClk)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01787}01787\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01788}01788\ \ \ \mbox{\hyperlink{struct_p_l_l1___clocks_type_def}{PLL1\_ClocksTypeDef}}\ pll1\_clocks;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01789}01789\ \ \ \mbox{\hyperlink{struct_p_l_l2___clocks_type_def}{PLL2\_ClocksTypeDef}}\ pll2\_clocks;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01790}01790\ \ \ \mbox{\hyperlink{struct_p_l_l3___clocks_type_def}{PLL3\_ClocksTypeDef}}\ pll3\_clocks;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01791}01791\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01792}01792\ \ \ \textcolor{comment}{/*\ This\ variable\ is\ used\ to\ store\ the\ clock\ frequency\ (value\ in\ Hz)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01793}01793\ \ \ uint32\_t\ frequency;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01794}01794\ \ \ \textcolor{comment}{/*\ This\ variable\ is\ used\ to\ store\ the\ SAI\ and\ CKP\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01795}01795\ \ \ uint32\_t\ saiclocksource;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01796}01796\ \ \ uint32\_t\ ckpclocksource;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01797}01797\ \ \ uint32\_t\ srcclk;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01798}01798\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01799}01799\ \ \ \textcolor{keywordflow}{if}\ (PeriphClk\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_ga9b5a57e48c326c3b477b8361f6f246b8}{RCC\_PERIPHCLK\_SAI1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01800}01800\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01801}01801\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01802}01802\ \ \ \ \ \ \ saiclocksource=\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9af45dae7c2f2f1c8848be68d7bded7e}{\_\_HAL\_RCC\_GET\_SAI1\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01803}01803\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01804}01804\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (saiclocksource)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01805}01805\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01806}01806\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_gae8340f1b05a35966d08c1e547663b3ec}{RCC\_SAI1CLKSOURCE\_PLL}}:\ \textcolor{comment}{/*\ PLL1\ is\ the\ clock\ source\ for\ SAI1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01807}01807\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01808}01808\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cbfbda9151a0d8953f3460e07a95db}{RCC\_CR\_PLL1RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01809}01809\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01810}01810\ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gab337c3e7337cd51213340dc99aed1307}{HAL\_RCCEx\_GetPLL1ClockFreq}}(\&pll1\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01811}01811\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll1\_clocks.\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a10a577df67784eb604e643e00de75ac9}{PLL1\_Q\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01812}01812\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01813}01813\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01814}01814\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01815}01815\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01816}01816\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01817}01817\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01818}01818\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01819}01819\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga1742f4cc98186bc395ad1a03f2dda0ce}{RCC\_SAI1CLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ the\ clock\ source\ for\ SAI1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01820}01820\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01821}01821\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\_CR\_PLL2RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01822}01822\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01823}01823\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafef61fa6c64f47497900d47b258c609a}{HAL\_RCCEx\_GetPLL2ClockFreq}}(\&pll2\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01824}01824\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll2\_clocks.\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_ad3c6da0c257e094ee41777e7079dd90c}{PLL2\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01825}01825\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01826}01826\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01827}01827\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01828}01828\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01829}01829\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01830}01830\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01831}01831\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01832}01832\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01833}01833\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_gae30dc8fcfbd1d6a20dcd13e224909d85}{RCC\_SAI1CLKSOURCE\_PLL3}}:\ \textcolor{comment}{/*\ PLL3\ is\ the\ clock\ source\ for\ SAI1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01834}01834\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01835}01835\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea07157abac14618b2ac3f2e9bfa9b9}{RCC\_CR\_PLL3RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01836}01836\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01837}01837\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga95d5e7fe6070aa6e9b94d8d6b6aa0f19}{HAL\_RCCEx\_GetPLL3ClockFreq}}(\&pll3\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01838}01838\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll3\_clocks.\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a06be9b7819d4e9009ea78c9ac1a68e9c}{PLL3\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01839}01839\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01840}01840\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01841}01841\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01842}01842\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01843}01843\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01844}01844\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01845}01845\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01846}01846\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01847}01847\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga11b4d76d667085634f428410fc425425}{RCC\_SAI1CLKSOURCE\_CLKP}}:\ \textcolor{comment}{/*\ CKPER\ is\ the\ clock\ source\ for\ SAI1*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01848}01848\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01849}01849\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01850}01850\ \ \ \ \ \ \ \ \ \ \ ckpclocksource=\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5d047265ca753e28b45b09e53c3f50fe}{\_\_HAL\_RCC\_GET\_CLKP\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01851}01851\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01852}01852\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga931812906ad59e0f5ff675063888c2a3}{RCC\_CLKPSOURCE\_HSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01853}01853\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01854}01854\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01855}01855\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ (\mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}()>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01856}01856\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01857}01857\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01858}01858\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d971927bd61ee8d8c607e0c93a82b27}{RCC\_CR\_CSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga7010519d2a24e177d73354af81eff627}{RCC\_CLKPSOURCE\_CSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01859}01859\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01860}01860\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ CSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01861}01861\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01862}01862\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01863}01863\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01864}01864\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_gace3d6bfba43dc6ccd64a1ea3e66a7f1a}{RCC\_CLKPSOURCE\_HSE}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01865}01865\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01866}01866\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSE\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01867}01867\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01868}01868\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01869}01869\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01870}01870\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01871}01871\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01872}01872\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ is\ disabled*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01873}01873\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01874}01874\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01875}01875\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01876}01876\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01877}01877\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01878}01878\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01879}01879\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ (\mbox{\hyperlink{group___r_c_c_ex___s_a_i1___clock___source_ga29ce7333b6f1e3430d2ba46b58513ba9}{RCC\_SAI1CLKSOURCE\_PIN}}):\ \textcolor{comment}{/*\ External\ clock\ is\ the\ clock\ source\ for\ SAI1\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01880}01880\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01881}01881\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01882}01882\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01883}01883\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01884}01884\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01885}01885\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01886}01886\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01887}01887\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01888}01888\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01889}01889\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01890}01890\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01891}01891\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01892}01892\ \textcolor{preprocessor}{\#if\ defined(SAI3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01893}01893\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (PeriphClk\ ==\ RCC\_PERIPHCLK\_SAI23)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01894}01894\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01895}01895\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01896}01896\ \ \ \ \ \ \ saiclocksource=\ \_\_HAL\_RCC\_GET\_SAI23\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01897}01897\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01898}01898\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (saiclocksource)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01899}01899\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01900}01900\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI23CLKSOURCE\_PLL:\ \textcolor{comment}{/*\ PLL1\ is\ the\ clock\ source\ for\ SAI2/3\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01901}01901\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01902}01902\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cbfbda9151a0d8953f3460e07a95db}{RCC\_CR\_PLL1RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01903}01903\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01904}01904\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gab337c3e7337cd51213340dc99aed1307}{HAL\_RCCEx\_GetPLL1ClockFreq}}(\&pll1\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01905}01905\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll1\_clocks.\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a10a577df67784eb604e643e00de75ac9}{PLL1\_Q\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01906}01906\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01907}01907\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01908}01908\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01909}01909\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01910}01910\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01911}01911\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01912}01912\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01913}01913\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI23CLKSOURCE\_PLL2:\ \textcolor{comment}{/*\ PLL2\ is\ the\ clock\ source\ for\ SAI2/3\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01914}01914\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01915}01915\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\_CR\_PLL2RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01916}01916\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01917}01917\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafef61fa6c64f47497900d47b258c609a}{HAL\_RCCEx\_GetPLL2ClockFreq}}(\&pll2\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01918}01918\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll2\_clocks.\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_ad3c6da0c257e094ee41777e7079dd90c}{PLL2\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01919}01919\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01920}01920\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01921}01921\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01922}01922\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01923}01923\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01924}01924\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01925}01925\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01926}01926\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01927}01927\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI23CLKSOURCE\_PLL3:\ \textcolor{comment}{/*\ PLL3\ is\ the\ clock\ source\ for\ SAI2/3\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01928}01928\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01929}01929\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea07157abac14618b2ac3f2e9bfa9b9}{RCC\_CR\_PLL3RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01930}01930\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01931}01931\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga95d5e7fe6070aa6e9b94d8d6b6aa0f19}{HAL\_RCCEx\_GetPLL3ClockFreq}}(\&pll3\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01932}01932\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll3\_clocks.\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a06be9b7819d4e9009ea78c9ac1a68e9c}{PLL3\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01933}01933\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01934}01934\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01935}01935\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01936}01936\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01937}01937\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01938}01938\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01939}01939\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01940}01940\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01941}01941\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI23CLKSOURCE\_CLKP:\ \textcolor{comment}{/*\ CKPER\ is\ the\ clock\ source\ for\ SAI2/3\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01942}01942\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01943}01943\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01944}01944\ \ \ \ \ \ \ \ \ \ \ ckpclocksource=\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5d047265ca753e28b45b09e53c3f50fe}{\_\_HAL\_RCC\_GET\_CLKP\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01945}01945\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01946}01946\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga931812906ad59e0f5ff675063888c2a3}{RCC\_CLKPSOURCE\_HSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01947}01947\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01948}01948\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01949}01949\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ (\mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}()>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01950}01950\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01951}01951\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01952}01952\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d971927bd61ee8d8c607e0c93a82b27}{RCC\_CR\_CSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga7010519d2a24e177d73354af81eff627}{RCC\_CLKPSOURCE\_CSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01953}01953\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01954}01954\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ CSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01955}01955\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01956}01956\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01957}01957\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01958}01958\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_gace3d6bfba43dc6ccd64a1ea3e66a7f1a}{RCC\_CLKPSOURCE\_HSE}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01959}01959\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01960}01960\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSE\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01961}01961\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01962}01962\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01963}01963\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01964}01964\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01965}01965\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01966}01966\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ is\ disabled*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01967}01967\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01968}01968\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01969}01969\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01970}01970\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01971}01971\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01972}01972\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01973}01973\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ (RCC\_SAI23CLKSOURCE\_PIN):\ \textcolor{comment}{/*\ External\ clock\ is\ the\ clock\ source\ for\ SAI2/3\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01974}01974\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01975}01975\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01976}01976\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01977}01977\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01978}01978\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01979}01979\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01980}01980\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01981}01981\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01982}01982\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01983}01983\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01984}01984\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01985}01985\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SAI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01986}01986\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01987}01987\ \textcolor{preprocessor}{\#if\ \ defined(RCC\_CDCCIP1R\_SAI2ASEL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01988}01988\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01989}01989\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (PeriphClk\ ==\ RCC\_PERIPHCLK\_SAI2A)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01990}01990\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01991}01991\ \ \ \ \ \ \ saiclocksource=\ \_\_HAL\_RCC\_GET\_SAI2A\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01992}01992\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01993}01993\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (saiclocksource)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01994}01994\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01995}01995\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2ACLKSOURCE\_PLL:\ \textcolor{comment}{/*\ PLL1\ is\ the\ clock\ source\ for\ SAI2A\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01996}01996\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01997}01997\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cbfbda9151a0d8953f3460e07a95db}{RCC\_CR\_PLL1RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01998}01998\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l01999}01999\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gab337c3e7337cd51213340dc99aed1307}{HAL\_RCCEx\_GetPLL1ClockFreq}}(\&pll1\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02000}02000\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll1\_clocks.\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a10a577df67784eb604e643e00de75ac9}{PLL1\_Q\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02001}02001\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02002}02002\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02003}02003\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02004}02004\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02005}02005\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02006}02006\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02007}02007\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02008}02008\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2ACLKSOURCE\_PLL2:\ \textcolor{comment}{/*\ PLLI2\ is\ the\ clock\ source\ for\ SAI2A\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02009}02009\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02010}02010\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\_CR\_PLL2RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02011}02011\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02012}02012\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafef61fa6c64f47497900d47b258c609a}{HAL\_RCCEx\_GetPLL2ClockFreq}}(\&pll2\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02013}02013\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll2\_clocks.\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_ad3c6da0c257e094ee41777e7079dd90c}{PLL2\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02014}02014\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02015}02015\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02016}02016\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02017}02017\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02018}02018\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02019}02019\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02020}02020\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02021}02021\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02022}02022\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2ACLKSOURCE\_PLL3:\ \textcolor{comment}{/*\ PLLI3\ is\ the\ clock\ source\ for\ SAI2A\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02023}02023\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02024}02024\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea07157abac14618b2ac3f2e9bfa9b9}{RCC\_CR\_PLL3RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02025}02025\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02026}02026\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga95d5e7fe6070aa6e9b94d8d6b6aa0f19}{HAL\_RCCEx\_GetPLL3ClockFreq}}(\&pll3\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02027}02027\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll3\_clocks.\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a06be9b7819d4e9009ea78c9ac1a68e9c}{PLL3\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02028}02028\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02029}02029\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02030}02030\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02031}02031\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02032}02032\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02033}02033\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02034}02034\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02035}02035\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02036}02036\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2ACLKSOURCE\_CLKP:\ \textcolor{comment}{/*\ CKPER\ is\ the\ clock\ source\ for\ SAI2A\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02037}02037\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02038}02038\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02039}02039\ \ \ \ \ \ \ \ \ \ \ ckpclocksource=\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5d047265ca753e28b45b09e53c3f50fe}{\_\_HAL\_RCC\_GET\_CLKP\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02040}02040\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02041}02041\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga931812906ad59e0f5ff675063888c2a3}{RCC\_CLKPSOURCE\_HSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02042}02042\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02043}02043\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02044}02044\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ (\mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}()>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02045}02045\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02046}02046\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02047}02047\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d971927bd61ee8d8c607e0c93a82b27}{RCC\_CR\_CSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga7010519d2a24e177d73354af81eff627}{RCC\_CLKPSOURCE\_CSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02048}02048\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02049}02049\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ CSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02050}02050\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02051}02051\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02052}02052\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02053}02053\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_gace3d6bfba43dc6ccd64a1ea3e66a7f1a}{RCC\_CLKPSOURCE\_HSE}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02054}02054\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02055}02055\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSE\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02056}02056\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02057}02057\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02058}02058\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02059}02059\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02060}02060\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02061}02061\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ is\ disabled*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02062}02062\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02063}02063\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02064}02064\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02065}02065\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02066}02066\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02067}02067\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02068}02068\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ (RCC\_SAI2ACLKSOURCE\_PIN):\ \textcolor{comment}{/*\ External\ clock\ is\ the\ clock\ source\ for\ SAI2A\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02069}02069\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02070}02070\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02071}02071\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02072}02072\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02073}02073\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02074}02074\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02075}02075\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02076}02076\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02077}02077\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02078}02078\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02079}02079\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02080}02080\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02081}02081\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02082}02082\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02083}02083\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02084}02084\ \textcolor{preprocessor}{\#if\ \ defined(RCC\_CDCCIP1R\_SAI2BSEL\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02085}02085\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (PeriphClk\ ==\ RCC\_PERIPHCLK\_SAI2B)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02086}02086\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02087}02087\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02088}02088\ \ \ \ \ \ \ saiclocksource=\ \_\_HAL\_RCC\_GET\_SAI2B\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02089}02089\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02090}02090\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (saiclocksource)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02091}02091\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02092}02092\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2BCLKSOURCE\_PLL:\ \textcolor{comment}{/*\ PLL1\ is\ the\ clock\ source\ for\ SAI2B\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02093}02093\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02094}02094\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cbfbda9151a0d8953f3460e07a95db}{RCC\_CR\_PLL1RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02095}02095\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02096}02096\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gab337c3e7337cd51213340dc99aed1307}{HAL\_RCCEx\_GetPLL1ClockFreq}}(\&pll1\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02097}02097\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll1\_clocks.\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a10a577df67784eb604e643e00de75ac9}{PLL1\_Q\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02098}02098\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02099}02099\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02100}02100\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02101}02101\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02102}02102\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02103}02103\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02104}02104\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02105}02105\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2BCLKSOURCE\_PLL2:\ \textcolor{comment}{/*\ PLLI2\ is\ the\ clock\ source\ for\ SAI2B\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02106}02106\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02107}02107\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\_CR\_PLL2RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02108}02108\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02109}02109\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafef61fa6c64f47497900d47b258c609a}{HAL\_RCCEx\_GetPLL2ClockFreq}}(\&pll2\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02110}02110\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll2\_clocks.\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_ad3c6da0c257e094ee41777e7079dd90c}{PLL2\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02111}02111\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02112}02112\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02113}02113\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02114}02114\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02115}02115\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02116}02116\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02117}02117\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02118}02118\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02119}02119\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2BCLKSOURCE\_PLL3:\ \textcolor{comment}{/*\ PLLI3\ is\ the\ clock\ source\ for\ SAI2B\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02120}02120\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02121}02121\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea07157abac14618b2ac3f2e9bfa9b9}{RCC\_CR\_PLL3RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02122}02122\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02123}02123\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga95d5e7fe6070aa6e9b94d8d6b6aa0f19}{HAL\_RCCEx\_GetPLL3ClockFreq}}(\&pll3\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02124}02124\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll3\_clocks.\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a06be9b7819d4e9009ea78c9ac1a68e9c}{PLL3\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02125}02125\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02126}02126\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02127}02127\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02128}02128\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02129}02129\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02130}02130\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02131}02131\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02132}02132\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02133}02133\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI2BCLKSOURCE\_CLKP:\ \textcolor{comment}{/*\ CKPER\ is\ the\ clock\ source\ for\ SAI2B*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02134}02134\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02135}02135\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02136}02136\ \ \ \ \ \ \ \ \ \ \ ckpclocksource=\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5d047265ca753e28b45b09e53c3f50fe}{\_\_HAL\_RCC\_GET\_CLKP\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02137}02137\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02138}02138\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga931812906ad59e0f5ff675063888c2a3}{RCC\_CLKPSOURCE\_HSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02139}02139\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02140}02140\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02141}02141\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ (\mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}()>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02142}02142\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02143}02143\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02144}02144\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d971927bd61ee8d8c607e0c93a82b27}{RCC\_CR\_CSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga7010519d2a24e177d73354af81eff627}{RCC\_CLKPSOURCE\_CSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02145}02145\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02146}02146\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ CSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02147}02147\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02148}02148\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02149}02149\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02150}02150\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_gace3d6bfba43dc6ccd64a1ea3e66a7f1a}{RCC\_CLKPSOURCE\_HSE}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02151}02151\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02152}02152\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSE\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02153}02153\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02154}02154\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02155}02155\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02156}02156\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02157}02157\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02158}02158\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ is\ disabled*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02159}02159\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02160}02160\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02161}02161\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02162}02162\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02163}02163\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02164}02164\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ (RCC\_SAI2BCLKSOURCE\_PIN):\ \textcolor{comment}{/*\ External\ clock\ is\ the\ clock\ source\ for\ SAI2B\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02165}02165\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02166}02166\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02167}02167\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02168}02168\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02169}02169\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02170}02170\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02171}02171\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02172}02172\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02173}02173\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02174}02174\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02175}02175\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02176}02176\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02177}02177\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02178}02178\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02179}02179\ \textcolor{preprocessor}{\#if\ defined(SAI4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02180}02180\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (PeriphClk\ ==\ RCC\_PERIPHCLK\_SAI4A)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02181}02181\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02182}02182\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02183}02183\ \ \ \ \ \ \ saiclocksource=\ \_\_HAL\_RCC\_GET\_SAI4A\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02184}02184\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02185}02185\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (saiclocksource)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02186}02186\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02187}02187\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4ACLKSOURCE\_PLL:\ \textcolor{comment}{/*\ PLL1\ is\ the\ clock\ source\ for\ SAI4A\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02188}02188\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02189}02189\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cbfbda9151a0d8953f3460e07a95db}{RCC\_CR\_PLL1RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02190}02190\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02191}02191\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gab337c3e7337cd51213340dc99aed1307}{HAL\_RCCEx\_GetPLL1ClockFreq}}(\&pll1\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02192}02192\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll1\_clocks.\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a10a577df67784eb604e643e00de75ac9}{PLL1\_Q\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02193}02193\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02194}02194\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02195}02195\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02196}02196\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02197}02197\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02198}02198\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02199}02199\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02200}02200\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4ACLKSOURCE\_PLL2:\ \textcolor{comment}{/*\ PLLI2\ is\ the\ clock\ source\ for\ SAI4A\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02201}02201\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02202}02202\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\_CR\_PLL2RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02203}02203\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02204}02204\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafef61fa6c64f47497900d47b258c609a}{HAL\_RCCEx\_GetPLL2ClockFreq}}(\&pll2\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02205}02205\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll2\_clocks.\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_ad3c6da0c257e094ee41777e7079dd90c}{PLL2\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02206}02206\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02207}02207\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02208}02208\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02209}02209\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02210}02210\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02211}02211\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02212}02212\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02213}02213\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02214}02214\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4ACLKSOURCE\_PLL3:\ \textcolor{comment}{/*\ PLLI3\ is\ the\ clock\ source\ for\ SAI4A\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02215}02215\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02216}02216\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea07157abac14618b2ac3f2e9bfa9b9}{RCC\_CR\_PLL3RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02217}02217\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02218}02218\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga95d5e7fe6070aa6e9b94d8d6b6aa0f19}{HAL\_RCCEx\_GetPLL3ClockFreq}}(\&pll3\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02219}02219\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll3\_clocks.\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a06be9b7819d4e9009ea78c9ac1a68e9c}{PLL3\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02220}02220\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02221}02221\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02222}02222\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02223}02223\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02224}02224\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02225}02225\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02226}02226\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02227}02227\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02228}02228\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4ACLKSOURCE\_CLKP:\ \textcolor{comment}{/*\ CKPER\ is\ the\ clock\ source\ for\ SAI4A*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02229}02229\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02230}02230\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02231}02231\ \ \ \ \ \ \ \ \ \ \ ckpclocksource=\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5d047265ca753e28b45b09e53c3f50fe}{\_\_HAL\_RCC\_GET\_CLKP\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02232}02232\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02233}02233\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga931812906ad59e0f5ff675063888c2a3}{RCC\_CLKPSOURCE\_HSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02234}02234\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02235}02235\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02236}02236\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ (\mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}()>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02237}02237\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02238}02238\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02239}02239\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d971927bd61ee8d8c607e0c93a82b27}{RCC\_CR\_CSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga7010519d2a24e177d73354af81eff627}{RCC\_CLKPSOURCE\_CSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02240}02240\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02241}02241\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ CSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02242}02242\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02243}02243\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02244}02244\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02245}02245\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_gace3d6bfba43dc6ccd64a1ea3e66a7f1a}{RCC\_CLKPSOURCE\_HSE}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02246}02246\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02247}02247\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSE\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02248}02248\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02249}02249\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02250}02250\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02251}02251\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02252}02252\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02253}02253\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ is\ disabled*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02254}02254\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02255}02255\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02256}02256\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02257}02257\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02258}02258\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02259}02259\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02260}02260\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4ACLKSOURCE\_PIN:\ \textcolor{comment}{/*\ External\ clock\ is\ the\ clock\ source\ for\ SAI4A\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02261}02261\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02262}02262\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02263}02263\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02264}02264\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02265}02265\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02266}02266\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02267}02267\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02268}02268\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02269}02269\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02270}02270\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02271}02271\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02272}02272\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02273}02273\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02274}02274\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (PeriphClk\ ==\ RCC\_PERIPHCLK\_SAI4B)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02275}02275\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02276}02276\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02277}02277\ \ \ \ \ \ \ saiclocksource=\ \_\_HAL\_RCC\_GET\_SAI4B\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02278}02278\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02279}02279\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (saiclocksource)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02280}02280\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02281}02281\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4BCLKSOURCE\_PLL:\ \textcolor{comment}{/*\ PLL1\ is\ the\ clock\ source\ for\ SAI4B\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02282}02282\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02283}02283\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cbfbda9151a0d8953f3460e07a95db}{RCC\_CR\_PLL1RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02284}02284\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02285}02285\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gab337c3e7337cd51213340dc99aed1307}{HAL\_RCCEx\_GetPLL1ClockFreq}}(\&pll1\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02286}02286\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll1\_clocks.\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a10a577df67784eb604e643e00de75ac9}{PLL1\_Q\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02287}02287\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02288}02288\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02289}02289\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02290}02290\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02291}02291\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02292}02292\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02293}02293\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02294}02294\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4BCLKSOURCE\_PLL2:\ \textcolor{comment}{/*\ PLLI2\ is\ the\ clock\ source\ for\ SAI4B\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02295}02295\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02296}02296\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\_CR\_PLL2RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02297}02297\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02298}02298\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafef61fa6c64f47497900d47b258c609a}{HAL\_RCCEx\_GetPLL2ClockFreq}}(\&pll2\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02299}02299\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll2\_clocks.\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_ad3c6da0c257e094ee41777e7079dd90c}{PLL2\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02300}02300\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02301}02301\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02302}02302\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02303}02303\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02304}02304\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02305}02305\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02306}02306\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02307}02307\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02308}02308\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4BCLKSOURCE\_PLL3:\ \textcolor{comment}{/*\ PLLI3\ is\ the\ clock\ source\ for\ SAI4B\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02309}02309\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02310}02310\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea07157abac14618b2ac3f2e9bfa9b9}{RCC\_CR\_PLL3RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02311}02311\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02312}02312\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga95d5e7fe6070aa6e9b94d8d6b6aa0f19}{HAL\_RCCEx\_GetPLL3ClockFreq}}(\&pll3\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02313}02313\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll3\_clocks.\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a06be9b7819d4e9009ea78c9ac1a68e9c}{PLL3\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02314}02314\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02315}02315\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02316}02316\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02317}02317\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02318}02318\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02319}02319\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02320}02320\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02321}02321\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02322}02322\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4BCLKSOURCE\_CLKP:\ \textcolor{comment}{/*\ CKPER\ is\ the\ clock\ source\ for\ SAI4B*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02323}02323\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02324}02324\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02325}02325\ \ \ \ \ \ \ \ \ \ \ ckpclocksource=\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5d047265ca753e28b45b09e53c3f50fe}{\_\_HAL\_RCC\_GET\_CLKP\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02326}02326\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02327}02327\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga931812906ad59e0f5ff675063888c2a3}{RCC\_CLKPSOURCE\_HSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02328}02328\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02329}02329\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02330}02330\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ (\mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}()>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02331}02331\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02332}02332\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02333}02333\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d971927bd61ee8d8c607e0c93a82b27}{RCC\_CR\_CSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga7010519d2a24e177d73354af81eff627}{RCC\_CLKPSOURCE\_CSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02334}02334\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02335}02335\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ CSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02336}02336\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02337}02337\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02338}02338\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02339}02339\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_gace3d6bfba43dc6ccd64a1ea3e66a7f1a}{RCC\_CLKPSOURCE\_HSE}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02340}02340\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02341}02341\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSE\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02342}02342\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02343}02343\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02344}02344\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02345}02345\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02346}02346\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02347}02347\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ is\ disabled*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02348}02348\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02349}02349\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02350}02350\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02351}02351\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02352}02352\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02353}02353\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02354}02354\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_SAI4BCLKSOURCE\_PIN:\ \textcolor{comment}{/*\ External\ clock\ is\ the\ clock\ source\ for\ SAI4B\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02355}02355\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02356}02356\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02357}02357\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02358}02358\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02359}02359\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02360}02360\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02361}02361\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02362}02362\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02363}02363\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02364}02364\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02365}02365\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02366}02366\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02367}02367\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*SAI4*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02368}02368\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (PeriphClk\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf8c4aab56fe7efe14ef559cb6625daa3}{RCC\_PERIPHCLK\_SPI123}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02369}02369\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02370}02370\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ SPI1/2/3\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02371}02371\ \ \ \ \ \ \ srcclk=\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga28d7eae98ab899dc6e1d4e80b8aea33d}{\_\_HAL\_RCC\_GET\_SPI123\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02372}02372\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02373}02373\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (srcclk)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02374}02374\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02375}02375\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i123___clock___source_gae3bfafad4e86b1af48ed38cdd697e5c9}{RCC\_SPI123CLKSOURCE\_PLL}}:\ \textcolor{comment}{/*\ PLL1\ is\ the\ clock\ source\ for\ SPI123\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02376}02376\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02377}02377\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cbfbda9151a0d8953f3460e07a95db}{RCC\_CR\_PLL1RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02378}02378\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02379}02379\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gab337c3e7337cd51213340dc99aed1307}{HAL\_RCCEx\_GetPLL1ClockFreq}}(\&pll1\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02380}02380\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll1\_clocks.\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a10a577df67784eb604e643e00de75ac9}{PLL1\_Q\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02381}02381\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02382}02382\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02383}02383\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02384}02384\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02385}02385\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02386}02386\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02387}02387\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02388}02388\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i123___clock___source_gaf60b7d0ea15db9a37238dc94ab87f184}{RCC\_SPI123CLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ the\ clock\ source\ for\ SPI123\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02389}02389\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02390}02390\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\_CR\_PLL2RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02391}02391\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02392}02392\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafef61fa6c64f47497900d47b258c609a}{HAL\_RCCEx\_GetPLL2ClockFreq}}(\&pll2\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02393}02393\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll2\_clocks.\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_ad3c6da0c257e094ee41777e7079dd90c}{PLL2\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02394}02394\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02395}02395\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02396}02396\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02397}02397\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02398}02398\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02399}02399\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02400}02400\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02401}02401\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02402}02402\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i123___clock___source_gacbadc35126113cb8f1b53c6cc30e58ee}{RCC\_SPI123CLKSOURCE\_PLL3}}:\ \textcolor{comment}{/*\ PLL3\ is\ the\ clock\ source\ for\ SPI123\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02403}02403\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02404}02404\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea07157abac14618b2ac3f2e9bfa9b9}{RCC\_CR\_PLL3RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02405}02405\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02406}02406\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga95d5e7fe6070aa6e9b94d8d6b6aa0f19}{HAL\_RCCEx\_GetPLL3ClockFreq}}(\&pll3\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02407}02407\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll3\_clocks.\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a06be9b7819d4e9009ea78c9ac1a68e9c}{PLL3\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02408}02408\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02409}02409\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02410}02410\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02411}02411\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02412}02412\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02413}02413\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02414}02414\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02415}02415\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02416}02416\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i123___clock___source_ga9eef1a3aa0b1e399cbee0a25402aff88}{RCC\_SPI123CLKSOURCE\_CLKP}}:\ \textcolor{comment}{/*\ CKPER\ is\ the\ clock\ source\ for\ SPI123\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02417}02417\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02418}02418\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02419}02419\ \ \ \ \ \ \ \ \ \ \ ckpclocksource=\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5d047265ca753e28b45b09e53c3f50fe}{\_\_HAL\_RCC\_GET\_CLKP\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02420}02420\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02421}02421\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga931812906ad59e0f5ff675063888c2a3}{RCC\_CLKPSOURCE\_HSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02422}02422\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02423}02423\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02424}02424\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ (\mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}()>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02425}02425\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02426}02426\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02427}02427\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d971927bd61ee8d8c607e0c93a82b27}{RCC\_CR\_CSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga7010519d2a24e177d73354af81eff627}{RCC\_CLKPSOURCE\_CSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02428}02428\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02429}02429\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ CSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02430}02430\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02431}02431\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02432}02432\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02433}02433\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_gace3d6bfba43dc6ccd64a1ea3e66a7f1a}{RCC\_CLKPSOURCE\_HSE}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02434}02434\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02435}02435\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSE\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02436}02436\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02437}02437\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02438}02438\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02439}02439\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02440}02440\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02441}02441\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ is\ disabled*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02442}02442\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02443}02443\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02444}02444\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02445}02445\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02446}02446\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02447}02447\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02448}02448\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ (\mbox{\hyperlink{group___r_c_c_ex___s_p_i123___clock___source_ga0982b4a41a154d3e258fa248223d9747}{RCC\_SPI123CLKSOURCE\_PIN}}):\ \textcolor{comment}{/*\ External\ clock\ is\ the\ clock\ source\ for\ I2S\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02449}02449\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02450}02450\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02451}02451\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02452}02452\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02453}02453\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02454}02454\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02455}02455\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02456}02456\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02457}02457\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02458}02458\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02459}02459\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02460}02460\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (PeriphClk\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaa234e496ace2f188b106dc15a95ed6bc}{RCC\_PERIPHCLK\_ADC}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02461}02461\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02462}02462\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ ADC\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02463}02463\ \ \ \ \ \ \ srcclk=\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga2ee9f1838a8450f949b548a06ed3bc58}{\_\_HAL\_RCC\_GET\_ADC\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02464}02464\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02465}02465\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (srcclk)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02466}02466\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02467}02467\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_gaac8951308d2abaed9daa4f596d092dd5}{RCC\_ADCCLKSOURCE\_PLL2}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02468}02468\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02469}02469\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\_CR\_PLL2RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02470}02470\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02471}02471\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafef61fa6c64f47497900d47b258c609a}{HAL\_RCCEx\_GetPLL2ClockFreq}}(\&pll2\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02472}02472\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll2\_clocks.\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_ad3c6da0c257e094ee41777e7079dd90c}{PLL2\_P\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02473}02473\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02474}02474\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02475}02475\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02476}02476\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02477}02477\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02478}02478\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02479}02479\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02480}02480\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_gad05173624318bceb82c54ccc3698dbf8}{RCC\_ADCCLKSOURCE\_PLL3}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02481}02481\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02482}02482\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea07157abac14618b2ac3f2e9bfa9b9}{RCC\_CR\_PLL3RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02483}02483\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02484}02484\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga95d5e7fe6070aa6e9b94d8d6b6aa0f19}{HAL\_RCCEx\_GetPLL3ClockFreq}}(\&pll3\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02485}02485\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll3\_clocks.\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a854763e028dd249fc4041e682fbdba11}{PLL3\_R\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02486}02486\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02487}02487\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02488}02488\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02489}02489\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02490}02490\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02491}02491\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02492}02492\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02493}02493\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02494}02494\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___a_d_c___clock___source_ga1ba73db5320d6e04b2cc4e3e9bfa6553}{RCC\_ADCCLKSOURCE\_CLKP}}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02495}02495\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02496}02496\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02497}02497\ \ \ \ \ \ \ \ \ \ \ ckpclocksource=\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5d047265ca753e28b45b09e53c3f50fe}{\_\_HAL\_RCC\_GET\_CLKP\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02498}02498\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02499}02499\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga931812906ad59e0f5ff675063888c2a3}{RCC\_CLKPSOURCE\_HSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02500}02500\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02501}02501\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02502}02502\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ (\mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}()>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02503}02503\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02504}02504\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02505}02505\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d971927bd61ee8d8c607e0c93a82b27}{RCC\_CR\_CSIRDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_ga7010519d2a24e177d73354af81eff627}{RCC\_CLKPSOURCE\_CSI}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02506}02506\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02507}02507\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ CSI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02508}02508\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02509}02509\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02510}02510\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02511}02511\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}))\ \&\&\ (ckpclocksource\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_l_k_p___clock___source_gace3d6bfba43dc6ccd64a1ea3e66a7f1a}{RCC\_CLKPSOURCE\_HSE}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02512}02512\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02513}02513\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ Source\ is\ HSE\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02514}02514\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02515}02515\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02516}02516\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02517}02517\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02518}02518\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02519}02519\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ In\ Case\ the\ CKPER\ is\ disabled*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02520}02520\ \ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02521}02521\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02522}02522\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02523}02523\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02524}02524\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02525}02525\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02526}02526\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02527}02527\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02528}02528\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02529}02529\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02530}02530\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02531}02531\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02532}02532\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02533}02533\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (PeriphClk\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf0fd9e547da2fba4a071a4ad6153d24a}{RCC\_PERIPHCLK\_SDMMC}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02534}02534\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02535}02535\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ SDMMC\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02536}02536\ \ \ \ \ \ \ srcclk=\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gacccdca63ee93770444eaab77cd831c75}{\_\_HAL\_RCC\_GET\_SDMMC\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02537}02537\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02538}02538\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (srcclk)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02539}02539\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02540}02540\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_d_m_m_c___clock___source_gaaab8c67bd3171f5720a48e29e1ce333f}{RCC\_SDMMCCLKSOURCE\_PLL}}:\ \textcolor{comment}{/*\ PLL1\ is\ the\ clock\ source\ for\ SDMMC\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02541}02541\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02542}02542\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cbfbda9151a0d8953f3460e07a95db}{RCC\_CR\_PLL1RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02543}02543\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02544}02544\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gab337c3e7337cd51213340dc99aed1307}{HAL\_RCCEx\_GetPLL1ClockFreq}}(\&pll1\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02545}02545\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll1\_clocks.\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a10a577df67784eb604e643e00de75ac9}{PLL1\_Q\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02546}02546\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02547}02547\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02548}02548\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02549}02549\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02550}02550\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02551}02551\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02552}02552\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02553}02553\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_d_m_m_c___clock___source_gabe4c50e2db93d96799b205aedf8a9725}{RCC\_SDMMCCLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ the\ clock\ source\ for\ SDMMC\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02554}02554\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02555}02555\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\_CR\_PLL2RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02556}02556\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02557}02557\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafef61fa6c64f47497900d47b258c609a}{HAL\_RCCEx\_GetPLL2ClockFreq}}(\&pll2\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02558}02558\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll2\_clocks.\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_a20fe0e2c3e8e970013dc8ac261196a83}{PLL2\_R\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02559}02559\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02560}02560\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02561}02561\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02562}02562\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02563}02563\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02564}02564\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02565}02565\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02566}02566\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02567}02567\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02568}02568\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02569}02569\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02570}02570\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02571}02571\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02572}02572\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02573}02573\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02574}02574\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (PeriphClk\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaa9c7d698e69f5a590a9e6a2153859b0c}{RCC\_PERIPHCLK\_SPI6}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02575}02575\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02576}02576\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ SPI6\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02577}02577\ \ \ \ \ \ \ srcclk=\ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga8e7af9e242f90f474d245e72066e163f}{\_\_HAL\_RCC\_GET\_SPI6\_SOURCE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02578}02578\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02579}02579\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (srcclk)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02580}02580\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02581}02581\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gae7a778f5d8451b232aab8e5f0c6b760d}{RCC\_SPI6CLKSOURCE\_D3PCLK1}}:\ \textcolor{comment}{/*\ D3PCLK1\ (PCLK4)\ is\ the\ clock\ source\ for\ SPI6\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02582}02582\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02583}02583\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga2d01123c5ecc1b82fcc44b231650c287}{HAL\_RCCEx\_GetD3PCLK1Freq}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02584}02584\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02585}02585\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02586}02586\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga94283b1603f36abfb1280636d56bdb1d}{RCC\_SPI6CLKSOURCE\_PLL2}}:\ \textcolor{comment}{/*\ PLL2\ is\ the\ clock\ source\ for\ SPI6\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02587}02587\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02588}02588\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\_CR\_PLL2RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02589}02589\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02590}02590\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafef61fa6c64f47497900d47b258c609a}{HAL\_RCCEx\_GetPLL2ClockFreq}}(\&pll2\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02591}02591\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll2\_clocks.\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_a8d593d9adc8448a4912e52322f9db3bb}{PLL2\_Q\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02592}02592\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02593}02593\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02594}02594\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02595}02595\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02596}02596\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02597}02597\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02598}02598\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02599}02599\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga45e773e678525438afb65511204e138b}{RCC\_SPI6CLKSOURCE\_PLL3}}:\ \textcolor{comment}{/*\ PLL3\ is\ the\ clock\ source\ for\ SPI6\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02600}02600\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02601}02601\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea07157abac14618b2ac3f2e9bfa9b9}{RCC\_CR\_PLL3RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02602}02602\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02603}02603\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga95d5e7fe6070aa6e9b94d8d6b6aa0f19}{HAL\_RCCEx\_GetPLL3ClockFreq}}(\&pll3\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02604}02604\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll3\_clocks.\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_af27ca591d9171cf662708ed99a172f1b}{PLL3\_Q\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02605}02605\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02606}02606\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02607}02607\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02608}02608\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02609}02609\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02610}02610\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02611}02611\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02612}02612\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_gad5f6da243f5ea158b13d4b271cba58e3}{RCC\_SPI6CLKSOURCE\_HSI}}:\ \textcolor{comment}{/*\ HSI\ is\ the\ clock\ source\ for\ SPI6\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02613}02613\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02614}02614\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02615}02615\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02616}02616\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ (\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ (\mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}()>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02617}02617\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02618}02618\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02619}02619\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02620}02620\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02621}02621\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02622}02622\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02623}02623\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02624}02624\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga4ce32f7d2f56ac96d6809f18761f16eb}{RCC\_SPI6CLKSOURCE\_CSI}}:\ \textcolor{comment}{/*\ CSI\ is\ the\ clock\ source\ for\ SPI6\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02625}02625\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02626}02626\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d971927bd61ee8d8c607e0c93a82b27}{RCC\_CR\_CSIRDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02627}02627\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02628}02628\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02629}02629\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02630}02630\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02631}02631\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02632}02632\ \ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02633}02633\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02634}02634\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02635}02635\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02636}02636\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga4b4a6f2025575d875f99c8277f8d918d}{RCC\_SPI6CLKSOURCE\_HSE}}:\ \textcolor{comment}{/*\ HSE\ is\ the\ clock\ source\ for\ SPI6\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02637}02637\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02638}02638\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02639}02639\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02640}02640\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02641}02641\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02642}02642\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02643}02643\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02644}02644\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02645}02645\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02646}02646\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02647}02647\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02648}02648\ \textcolor{preprocessor}{\#if\ defined(RCC\_SPI6CLKSOURCE\_PIN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02649}02649\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c_ex___s_p_i6___clock___source_ga0817fa9a51cc40c402b007dbd28f9716}{RCC\_SPI6CLKSOURCE\_PIN}}:\ \textcolor{comment}{/*\ External\ clock\ is\ the\ clock\ source\ for\ SPI6\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02650}02650\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02651}02651\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\_CLOCK\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02652}02652\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02653}02653\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02654}02654\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_SPI6CLKSOURCE\_PIN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02655}02655\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02656}02656\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02657}02657\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02658}02658\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02659}02659\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02660}02660\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02661}02661\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02662}02662\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (PeriphClk\ ==\ \mbox{\hyperlink{group___r_c_c_ex___periph___clock___selection_gaf3b7c71407e825f89f9c0b0ac1bf20fc}{RCC\_PERIPHCLK\_FDCAN}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02663}02663\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02664}02664\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ FDCAN\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02665}02665\ \ \ \ \ \ \ srcclk=\ \_\_HAL\_RCC\_GET\_FDCAN\_SOURCE();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02666}02666\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02667}02667\ \ \ \ \ \ \ \textcolor{keywordflow}{switch}\ (srcclk)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02668}02668\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02669}02669\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_FDCANCLKSOURCE\_HSE:\ \textcolor{comment}{/*\ HSE\ is\ the\ clock\ source\ for\ FDCAN\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02670}02670\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02671}02671\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02672}02672\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02673}02673\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02674}02674\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02675}02675\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02676}02676\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02677}02677\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02678}02678\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02679}02679\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02680}02680\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02681}02681\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_FDCANCLKSOURCE\_PLL:\ \textcolor{comment}{/*\ PLL\ is\ the\ clock\ source\ for\ FDCAN\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02682}02682\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02683}02683\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cbfbda9151a0d8953f3460e07a95db}{RCC\_CR\_PLL1RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02684}02684\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02685}02685\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gab337c3e7337cd51213340dc99aed1307}{HAL\_RCCEx\_GetPLL1ClockFreq}}(\&pll1\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02686}02686\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll1\_clocks.\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a10a577df67784eb604e643e00de75ac9}{PLL1\_Q\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02687}02687\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02688}02688\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02689}02689\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02690}02690\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02691}02691\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02692}02692\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02693}02693\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02694}02694\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ RCC\_FDCANCLKSOURCE\_PLL2:\ \textcolor{comment}{/*\ PLL2\ is\ the\ clock\ source\ for\ FDCAN\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02695}02695\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02696}02696\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32h7xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\_CR\_PLL2RDY}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02697}02697\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02698}02698\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafef61fa6c64f47497900d47b258c609a}{HAL\_RCCEx\_GetPLL2ClockFreq}}(\&pll2\_clocks);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02699}02699\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ pll2\_clocks.\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_a8d593d9adc8448a4912e52322f9db3bb}{PLL2\_Q\_Frequency}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02700}02700\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02701}02701\ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02702}02702\ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02703}02703\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02704}02704\ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02705}02705\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02706}02706\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02707}02707\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02708}02708\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02709}02709\ \ \ \ \ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02710}02710\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02711}02711\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02712}02712\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02713}02713\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02714}02714\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02715}02715\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02716}02716\ \ \ \ \ \ \ frequency\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02717}02717\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02718}02718\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02719}02719\ \ \ \textcolor{keywordflow}{return}\ frequency;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02720}02720\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02721}02721\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02722}02722\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02729}02729\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga8f57272fd5ec28bfff6cd591e69fafa8}{HAL\_RCCEx\_GetD1PCLK1Freq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02730}02730\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02731}02731\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CFGR\_D1PPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02732}02732\ \ \ \textcolor{comment}{/*\ Get\ HCLK\ source\ and\ Compute\ D1PCLK1\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02733}02733\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}()\ >>\ (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156ad49f4491b54e9c1bd6029814a03d}{RCC\_D1CFGR\_D1PPRE}})>>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12ee7750507095c6817ff334c736e151}{RCC\_D1CFGR\_D1PPRE\_Pos}}]\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02734}02734\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02735}02735\ \textcolor{comment}{/*\ Get\ HCLK\ source\ and\ Compute\ D1PCLK1\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02736}02736\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}()\ >>\ (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_CDPPRE)>>\ RCC\_CDCFGR1\_CDPPRE\_Pos]\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02737}02737\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02738}02738\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02739}02739\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02746}02746\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga2d01123c5ecc1b82fcc44b231650c287}{HAL\_RCCEx\_GetD3PCLK1Freq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02747}02747\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02748}02748\ \textcolor{preprocessor}{\#if\ defined(RCC\_D3CFGR\_D3PPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02749}02749\ \ \ \textcolor{comment}{/*\ Get\ HCLK\ source\ and\ Compute\ D3PCLK1\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02750}02750\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}()\ >>\ (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D3CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c6b1922986a9444c5835cb0f9de4be5}{RCC\_D3CFGR\_D3PPRE}})>>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92df8385a7e296303680e6428e28fd0}{RCC\_D3CFGR\_D3PPRE\_Pos}}]\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02751}02751\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02752}02752\ \ \ \textcolor{comment}{/*\ Get\ HCLK\ source\ and\ Compute\ D3PCLK1\ frequency\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02753}02753\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga38d6c5c7a5d8758849912c9aa0a2156d}{HAL\_RCC\_GetHCLKFreq}}()\ >>\ (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>SRDCFGR\ \&\ RCC\_SRDCFGR\_SRDPPRE)>>\ RCC\_SRDCFGR\_SRDPPRE\_Pos]\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02754}02754\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02755}02755\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02770}02770\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gafef61fa6c64f47497900d47b258c609a}{HAL\_RCCEx\_GetPLL2ClockFreq}}(\mbox{\hyperlink{struct_p_l_l2___clocks_type_def}{PLL2\_ClocksTypeDef}}*\ PLL2\_Clocks)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02771}02771\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02772}02772\ \ \ uint32\_t\ \ pllsource,\ pll2m,\ \ pll2fracen,\ hsivalue;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02773}02773\ \ \ float\_t\ fracn2,\ pll2vco;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02774}02774\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02775}02775\ \ \ \textcolor{comment}{/*\ PLL\_VCO\ =\ (HSE\_VALUE\ or\ HSI\_VALUE\ or\ CSI\_VALUE/\ PLL2M)\ *\ PLL2N}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02776}02776\ \textcolor{comment}{\ \ \ \ \ PLL2xCLK\ =\ PLL2\_VCO\ /\ PLL2x}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02777}02777\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02778}02778\ \ \ pllsource\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575ca1449a059bb26ab0b0b55db24311}{RCC\_PLLCKSELR\_PLLSRC}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02779}02779\ \ \ pll2m\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be6ede9f2d1eedf6c81c01fa06e49a1}{RCC\_PLLCKSELR\_DIVM2}})>>\ 12);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02780}02780\ \ \ pll2fracen\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d5186fd3b0b265fe835aaddd986f705}{RCC\_PLLCFGR\_PLL2FRACEN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5feaf27fedc905c1bfff5894b1cb745f}{RCC\_PLLCFGR\_PLL2FRACEN\_Pos}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02781}02781\ \ \ fracn2\ =(float\_t)(uint32\_t)(pll2fracen*\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2FRACR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf5891746ebb55af2cb0b5224964dff}{RCC\_PLL2FRACR\_FRACN2}})>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02782}02782\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02783}02783\ \ \ \textcolor{keywordflow}{if}\ (pll2m\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02784}02784\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02785}02785\ \ \ \ \ \textcolor{keywordflow}{switch}\ (pllsource)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02786}02786\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02787}02787\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02788}02788\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}}:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02789}02789\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02790}02790\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga6e292483906a4b87c6edefa8c53366ea}{RCC\_FLAG\_HSIDIV}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02791}02791\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02792}02792\ \ \ \ \ \ \ \ \ hsivalue\ =\ (\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ (\mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}()>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02793}02793\ \ \ \ \ \ \ \ \ pll2vco\ =\ (\ (float\_t)hsivalue\ /\ (float\_t)pll2m)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c44c75e6593d78387415353b47b747b}{RCC\_PLL2DIVR\_N2}})\ +\ (fracn2/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02794}02794\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02795}02795\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02796}02796\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02797}02797\ \ \ \ \ \ \ \ \ pll2vco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (float\_t)pll2m)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c44c75e6593d78387415353b47b747b}{RCC\_PLL2DIVR\_N2}})\ +\ (fracn2/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02798}02798\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02799}02799\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02800}02800\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02801}02801\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_gaa89dc859b01ab8b7d925976e684c9057}{RCC\_PLLSOURCE\_CSI}}:\ \ \textcolor{comment}{/*\ CSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02802}02802\ \ \ \ \ \ \ pll2vco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}}\ /\ (float\_t)pll2m)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c44c75e6593d78387415353b47b747b}{RCC\_PLL2DIVR\_N2}})\ +\ (fracn2/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02803}02803\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02804}02804\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02805}02805\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}}:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02806}02806\ \ \ \ \ \ \ pll2vco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (float\_t)pll2m)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c44c75e6593d78387415353b47b747b}{RCC\_PLL2DIVR\_N2}})\ +\ (fracn2/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02807}02807\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02808}02808\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02809}02809\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02810}02810\ \ \ \ \ \ \ pll2vco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}}\ /\ (float\_t)pll2m)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c44c75e6593d78387415353b47b747b}{RCC\_PLL2DIVR\_N2}})\ +\ (fracn2/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02811}02811\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02812}02812\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02813}02813\ \ \ \ \ PLL2\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_ad3c6da0c257e094ee41777e7079dd90c}{PLL2\_P\_Frequency}}\ =\ (uint32\_t)(float\_t)(pll2vco/((float\_t)(uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa50fa2745c1e70c30667151fb5c34b8}{RCC\_PLL2DIVR\_P2}})\ >>9)\ \ +\ (float\_t)1\ ))\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02814}02814\ \ \ \ \ PLL2\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_a8d593d9adc8448a4912e52322f9db3bb}{PLL2\_Q\_Frequency}}\ =\ (uint32\_t)(float\_t)(pll2vco/((float\_t)(uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0900f30cd7ede7f1be8ded6f31d17aa0}{RCC\_PLL2DIVR\_Q2}})\ >>16)\ +\ (float\_t)1\ ))\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02815}02815\ \ \ \ \ PLL2\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_a20fe0e2c3e8e970013dc8ac261196a83}{PLL2\_R\_Frequency}}\ =\ (uint32\_t)(float\_t)(pll2vco/((float\_t)(uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL2DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c3d96aed272b3afe610b408edf04d1}{RCC\_PLL2DIVR\_R2}})\ >>24)\ +\ (float\_t)1\ ))\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02816}02816\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02817}02817\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02818}02818\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02819}02819\ \ \ \ \ PLL2\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_ad3c6da0c257e094ee41777e7079dd90c}{PLL2\_P\_Frequency}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02820}02820\ \ \ \ \ PLL2\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_a8d593d9adc8448a4912e52322f9db3bb}{PLL2\_Q\_Frequency}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02821}02821\ \ \ \ \ PLL2\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l2___clocks_type_def_a20fe0e2c3e8e970013dc8ac261196a83}{PLL2\_R\_Frequency}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02822}02822\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02823}02823\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02824}02824\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02839}02839\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_ga95d5e7fe6070aa6e9b94d8d6b6aa0f19}{HAL\_RCCEx\_GetPLL3ClockFreq}}(\mbox{\hyperlink{struct_p_l_l3___clocks_type_def}{PLL3\_ClocksTypeDef}}*\ PLL3\_Clocks)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02840}02840\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02841}02841\ \ \ uint32\_t\ pllsource,\ pll3m,\ pll3fracen,\ hsivalue;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02842}02842\ \ \ float\_t\ fracn3,\ pll3vco;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02843}02843\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02844}02844\ \ \ \textcolor{comment}{/*\ PLL3\_VCO\ =\ (HSE\_VALUE\ or\ HSI\_VALUE\ or\ CSI\_VALUE/\ PLL3M)\ *\ PLL3N}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02845}02845\ \textcolor{comment}{\ \ \ \ \ PLL3xCLK\ =\ PLL3\_VCO\ /\ PLLxR}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02846}02846\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02847}02847\ \ \ pllsource\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575ca1449a059bb26ab0b0b55db24311}{RCC\_PLLCKSELR\_PLLSRC}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02848}02848\ \ \ pll3m\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d759fc82747523a2117e8e46901153e}{RCC\_PLLCKSELR\_DIVM3}})>>\ 20)\ \ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02849}02849\ \ \ pll3fracen\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcac18a560fdc03476989c1a684543be}{RCC\_PLLCFGR\_PLL3FRACEN}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad042ad14ae22c34e1c1261f773951e12}{RCC\_PLLCFGR\_PLL3FRACEN\_Pos}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02850}02850\ \ \ fracn3\ =\ (float\_t)(uint32\_t)(pll3fracen*\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3FRACR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f9be7a9e752cfeedd30f2cc8872e5e}{RCC\_PLL3FRACR\_FRACN3}})>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02851}02851\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02852}02852\ \ \ \textcolor{keywordflow}{if}\ (pll3m\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02853}02853\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02854}02854\ \ \ \ \ \textcolor{keywordflow}{switch}\ (pllsource)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02855}02855\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02856}02856\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}}:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02857}02857\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02858}02858\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga6e292483906a4b87c6edefa8c53366ea}{RCC\_FLAG\_HSIDIV}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02859}02859\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02860}02860\ \ \ \ \ \ \ \ \ hsivalue\ =\ (\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ (\mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}()>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02861}02861\ \ \ \ \ \ \ \ \ pll3vco\ =\ ((float\_t)hsivalue\ /\ (float\_t)pll3m)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52428cddd23d232709c3229a9a86179}{RCC\_PLL3DIVR\_N3}})\ +\ (fracn3/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02862}02862\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02863}02863\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02864}02864\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02865}02865\ \ \ \ \ \ \ \ \ pll3vco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (float\_t)pll3m)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52428cddd23d232709c3229a9a86179}{RCC\_PLL3DIVR\_N3}})\ +\ (fracn3/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02866}02866\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02867}02867\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02868}02868\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_gaa89dc859b01ab8b7d925976e684c9057}{RCC\_PLLSOURCE\_CSI}}:\ \ \textcolor{comment}{/*\ CSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02869}02869\ \ \ \ \ \ \ pll3vco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}}\ /\ (float\_t)pll3m)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52428cddd23d232709c3229a9a86179}{RCC\_PLL3DIVR\_N3}})\ +\ (fracn3/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02870}02870\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02871}02871\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02872}02872\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}}:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02873}02873\ \ \ \ \ \ \ pll3vco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (float\_t)pll3m)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52428cddd23d232709c3229a9a86179}{RCC\_PLL3DIVR\_N3}})\ +\ (fracn3/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02874}02874\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02875}02875\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02876}02876\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02877}02877\ \ \ \ \ \ \ pll3vco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}}\ /\ (float\_t)pll3m)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa52428cddd23d232709c3229a9a86179}{RCC\_PLL3DIVR\_N3}})\ +\ (fracn3/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02878}02878\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02879}02879\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02880}02880\ \ \ \ \ PLL3\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a06be9b7819d4e9009ea78c9ac1a68e9c}{PLL3\_P\_Frequency}}\ =\ (uint32\_t)(float\_t)(pll3vco/((float\_t)(uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f03661d2240aecc7dc92bbea131485}{RCC\_PLL3DIVR\_P3}})\ >>9)\ \ +\ (float\_t)1\ ))\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02881}02881\ \ \ \ \ PLL3\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_af27ca591d9171cf662708ed99a172f1b}{PLL3\_Q\_Frequency}}\ =\ (uint32\_t)(float\_t)(pll3vco/((float\_t)(uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97da48a285b7ec4b828f36b3c8dca6ca}{RCC\_PLL3DIVR\_Q3}})\ >>16)\ +\ (float\_t)1\ ))\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02882}02882\ \ \ \ \ PLL3\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a854763e028dd249fc4041e682fbdba11}{PLL3\_R\_Frequency}}\ =\ (uint32\_t)(float\_t)(pll3vco/((float\_t)(uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL3DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec1972dcb702e449f9a60d1a3b89acd}{RCC\_PLL3DIVR\_R3}})\ >>24)\ +\ (float\_t)1\ ))\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02883}02883\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02884}02884\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02885}02885\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02886}02886\ \ \ \ \ PLL3\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a06be9b7819d4e9009ea78c9ac1a68e9c}{PLL3\_P\_Frequency}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02887}02887\ \ \ \ \ PLL3\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_af27ca591d9171cf662708ed99a172f1b}{PLL3\_Q\_Frequency}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02888}02888\ \ \ \ \ PLL3\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l3___clocks_type_def_a854763e028dd249fc4041e682fbdba11}{PLL3\_R\_Frequency}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02889}02889\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02890}02890\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02891}02891\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02892}02892\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02907}02907\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gab337c3e7337cd51213340dc99aed1307}{HAL\_RCCEx\_GetPLL1ClockFreq}}(\mbox{\hyperlink{struct_p_l_l1___clocks_type_def}{PLL1\_ClocksTypeDef}}*\ PLL1\_Clocks)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02908}02908\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02909}02909\ \ \ uint32\_t\ pllsource,\ pll1m,\ pll1fracen,\ hsivalue;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02910}02910\ \ \ float\_t\ fracn1,\ pll1vco;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02911}02911\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02912}02912\ \ \ pllsource\ =\ (\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575ca1449a059bb26ab0b0b55db24311}{RCC\_PLLCKSELR\_PLLSRC}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02913}02913\ \ \ pll1m\ =\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCKSELR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d7520bd8319bbd736bdce7fcd14abd}{RCC\_PLLCKSELR\_DIVM1}})>>\ 4);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02914}02914\ \ \ pll1fracen\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLLCFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccc906cb3df07252188f3f032dab36a}{RCC\_PLLCFGR\_PLL1FRACEN}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02915}02915\ \ \ fracn1\ =\ (float\_t)(uint32\_t)(pll1fracen\ *\ ((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1FRACR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffe166d187ebffffc8a3d6cbee864ea}{RCC\_PLL1FRACR\_FRACN1}})>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02916}02916\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02917}02917\ \ \ \textcolor{keywordflow}{if}\ (pll1m\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02918}02918\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02919}02919\ \ \ \ \ \textcolor{keywordflow}{switch}\ (pllsource)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02920}02920\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02921}02921\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02922}02922\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\_PLLSOURCE\_HSI}}:\ \ \textcolor{comment}{/*\ HSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02923}02923\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02924}02924\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga6e292483906a4b87c6edefa8c53366ea}{RCC\_FLAG\_HSIDIV}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02925}02925\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02926}02926\ \ \ \ \ \ \ \ \ hsivalue\ =\ (\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ >>\ (\mbox{\hyperlink{group___r_c_c___exported___macros_ga8850afc9537ef7183af070aa77e26481}{\_\_HAL\_RCC\_GET\_HSI\_DIVIDER}}()>>\ 3));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02927}02927\ \ \ \ \ \ \ \ \ pll1vco\ =\ ((float\_t)hsivalue\ /\ (float\_t)pll1m)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ +\ (fracn1/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02928}02928\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02929}02929\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02930}02930\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02931}02931\ \ \ \ \ \ \ \ \ pll1vco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (float\_t)pll1m)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ +\ (fracn1/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02932}02932\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02933}02933\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02934}02934\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_gaa89dc859b01ab8b7d925976e684c9057}{RCC\_PLLSOURCE\_CSI}}:\ \ \textcolor{comment}{/*\ CSI\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02935}02935\ \ \ \ \ \ \ pll1vco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\_VALUE}}\ /\ (float\_t)pll1m)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ +\ (fracn1/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02936}02936\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02937}02937\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02938}02938\ \ \ \ \ \textcolor{keywordflow}{case}\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\_PLLSOURCE\_HSE}}:\ \ \textcolor{comment}{/*\ HSE\ used\ as\ PLL\ clock\ source\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02939}02939\ \ \ \ \ \ \ pll1vco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\_VALUE}}\ /\ (float\_t)pll1m)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ +\ (fracn1/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02940}02940\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02941}02941\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02942}02942\ \ \ \ \ \textcolor{keywordflow}{default}:}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02943}02943\ \ \ \ \ \ \ pll1vco\ =\ ((float\_t)\mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\_VALUE}}\ /\ (float\_t)pll1m)\ *\ ((float\_t)(uint32\_t)(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0e0b8eb91ca44747c20f77808c2bb3}{RCC\_PLL1DIVR\_N1}})\ +\ (fracn1/(float\_t)0x2000)\ +(float\_t)1\ );}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02944}02944\ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02945}02945\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02946}02946\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02947}02947\ \ \ \ \ PLL1\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a16fe5a250c66c30c2036962b5282c9ca}{PLL1\_P\_Frequency}}\ =\ (uint32\_t)(float\_t)(pll1vco/((float\_t)(uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284e67aeb169d8333cb135a1a9a22672}{RCC\_PLL1DIVR\_P1}})\ >>9)\ \ +\ (float\_t)1\ ))\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02948}02948\ \ \ \ \ PLL1\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a10a577df67784eb604e643e00de75ac9}{PLL1\_Q\_Frequency}}\ =\ (uint32\_t)(float\_t)(pll1vco/((float\_t)(uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6965c5f2e17323730cd19e0f6aed913}{RCC\_PLL1DIVR\_Q1}})\ >>16)\ +\ (float\_t)1\ ))\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02949}02949\ \ \ \ \ PLL1\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a63951bf9b7bfc4f1a651f85e7aeae8f6}{PLL1\_R\_Frequency}}\ =\ (uint32\_t)(float\_t)(pll1vco/((float\_t)(uint32\_t)((\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>PLL1DIVR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb12b765200d5379ce6c31533bd7467}{RCC\_PLL1DIVR\_R1}})\ >>24)\ +\ (float\_t)1\ ))\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02950}02950\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02951}02951\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02952}02952\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02953}02953\ \ \ \ \ PLL1\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a16fe5a250c66c30c2036962b5282c9ca}{PLL1\_P\_Frequency}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02954}02954\ \ \ \ \ PLL1\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a10a577df67784eb604e643e00de75ac9}{PLL1\_Q\_Frequency}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02955}02955\ \ \ \ \ PLL1\_Clocks-\/>\mbox{\hyperlink{struct_p_l_l1___clocks_type_def_a63951bf9b7bfc4f1a651f85e7aeae8f6}{PLL1\_R\_Frequency}}\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02956}02956\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02957}02957\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02958}02958\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02959}02959\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02968}02968\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group1_gaf9d7b3f29992e92239629830c35492f1}{HAL\_RCCEx\_GetD1SysClockFreq}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02969}02969\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02970}02970\ uint32\_t\ common\_system\_clock;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02971}02971\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02972}02972\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CFGR\_D1CPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02973}02973\ \ \ common\_system\_clock\ =\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}()\ >>\ (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3540a30f12c991c09836c93c80f4162c}{RCC\_D1CFGR\_D1CPRE}})>>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf075091ec4a9333ce9b1f9e0ae70f157}{RCC\_D1CFGR\_D1CPRE\_Pos}}]\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02974}02974\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02975}02975\ \ \ common\_system\_clock\ =\ \mbox{\hyperlink{group___r_c_c___exported___functions___group2_ga887cafe88b21a059061b077a1e3fa7d8}{HAL\_RCC\_GetSysClockFreq}}()\ >>\ (\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_CDCPRE)>>\ RCC\_CDCFGR1\_CDCPRE\_Pos]\ \&\ 0x1FU);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02976}02976\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02977}02977\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02978}02978\ \ \ \textcolor{comment}{/*\ Update\ the\ SystemD2Clock\ global\ variable\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02979}02979\ \textcolor{preprocessor}{\#if\ defined(RCC\_D1CFGR\_HPRE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02980}02980\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{SystemD2Clock}}\ =\ (common\_system\_clock\ >>\ ((\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>D1CFGR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960b9d04afa68703b8bca77c5c02b4df}{RCC\_D1CFGR\_HPRE}})>>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf921ff3e34351696bdd78d5302c47f02}{RCC\_D1CFGR\_HPRE\_Pos}}])\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02981}02981\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02982}02982\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{SystemD2Clock}}\ =\ (common\_system\_clock\ >>\ ((\mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gac0142b24f5548d68accaf0d9b795c9e1}{D1CorePrescTable}}[(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>CDCFGR1\ \&\ RCC\_CDCFGR1\_HPRE)>>\ RCC\_CDCFGR1\_HPRE\_Pos])\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02983}02983\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02984}02984\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02985}02985\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)\ \&\&\ defined(CORE\_CM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02986}02986\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3016e42a01e5655e438fcf76e4ba5b0}{SystemD2Clock}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02987}02987\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02988}02988\ \ \ \mbox{\hyperlink{group___s_t_m32_h7xx___system___private___variables_gaa3cd3e43291e81e795d642b79b6088e6}{SystemCoreClock}}\ =\ common\_system\_clock;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02989}02989\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ \&\&\ CORE\_CM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02990}02990\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02991}02991\ \ \ \textcolor{keywordflow}{return}\ common\_system\_clock;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l02992}02992\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03008}03008\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga7d237da5647613e86a997794b864f0fa}{HAL\_RCCEx\_EnableLSECSS}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03009}03009\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03010}03010\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322dea74a1902218faade21090a3209}{RCC\_BDCR\_LSECSSON}})\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03011}03011\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03012}03012\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03018}03018\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_gae5959cd3a8acfbed2c967f7b2336151c}{HAL\_RCCEx\_DisableLSECSS}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03019}03019\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03020}03020\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322dea74a1902218faade21090a3209}{RCC\_BDCR\_LSECSSON}})\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03021}03021\ \ \ \textcolor{comment}{/*\ Disable\ LSE\ CSS\ IT\ if\ any\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03022}03022\ \ \ \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gafc4df8cd4df0a529d11f18bf1f7e9f50}{\_\_HAL\_RCC\_DISABLE\_IT}}(\mbox{\hyperlink{group___r_c_c___interrupt_gaf3f259914cb56820b1649c9d4413736c}{RCC\_IT\_LSECSS}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03023}03023\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03024}03024\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03030}03030\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga8ddfc54f96412cceafa11f4a6389e261}{HAL\_RCCEx\_EnableLSECSS\_IT}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03031}03031\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03032}03032\ \ \ \textcolor{comment}{/*\ Enable\ LSE\ CSS\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03033}03033\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>BDCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322dea74a1902218faade21090a3209}{RCC\_BDCR\_LSECSSON}})\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03034}03034\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03035}03035\ \ \ \textcolor{comment}{/*\ Enable\ LSE\ CSS\ IT\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03036}03036\ \ \ \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga180fb20a37b31a6e4f7e59213a6c0405}{\_\_HAL\_RCC\_ENABLE\_IT}}(\mbox{\hyperlink{group___r_c_c___interrupt_gaf3f259914cb56820b1649c9d4413736c}{RCC\_IT\_LSECSS}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03037}03037\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03038}03038\ \ \ \textcolor{comment}{/*\ Enable\ IT\ on\ EXTI\ Line\ 18\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03039}03039\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)\ \&\&\ defined(CORE\_CM4)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03040}03040\ \ \ \_\_HAL\_RCC\_C2\_LSECSS\_EXTI\_ENABLE\_IT();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03041}03041\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03042}03042\ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gafca78bb6fbfed8a31ef7ee030d424b50}{\_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_IT}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03043}03043\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ \&\&\ CORE\_CM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03044}03044\ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga14487ed9c109cb494cae4a9762b7c294}{\_\_HAL\_RCC\_LSECSS\_EXTI\_ENABLE\_RISING\_EDGE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03045}03045\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03046}03046\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03057}03057\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_gab5a363cbbf01f48cc19db511919c5a1a}{HAL\_RCCEx\_WakeUpStopCLKConfig}}(uint32\_t\ WakeUpClk)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03058}03058\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03059}03059\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga861e69393015a4ea785b7ddd5c6e3f0c}{IS\_RCC\_STOP\_WAKEUPCLOCK}}(WakeUpClk));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03060}03060\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03061}03061\ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_gada37410b216acbb9cd062f17c585517b}{\_\_HAL\_RCC\_WAKEUPSTOP\_CLK\_CONFIG}}(WakeUpClk);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03062}03062\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03063}03063\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03072}03072\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga0f34a5e49a0da8ce17f1ee14f4c38b99}{HAL\_RCCEx\_KerWakeUpStopCLKConfig}}(uint32\_t\ WakeUpClk)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03073}03073\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03074}03074\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_gad0dc34f195b3b9fdbf30843e3ddceee4}{IS\_RCC\_STOP\_KERWAKEUPCLOCK}}(WakeUpClk));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03075}03075\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03076}03076\ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_gae392379f2184e3e299cfe4f31d603ca3}{\_\_HAL\_RCC\_KERWAKEUPSTOP\_CLK\_CONFIG}}(WakeUpClk);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03077}03077\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03078}03078\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03079}03079\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03090}03090\ \textcolor{keywordtype}{void}\ HAL\_RCCEx\_EnableBootCore(uint32\_t\ RCC\_BootCx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03091}03091\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03092}03092\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_RCC\_BOOT\_CORE(RCC\_BootCx));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03093}03093\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>GCR,\ RCC\_BootCx)\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03094}03094\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03095}03095\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03096}03096\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03097}03097\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03098}03098\ \textcolor{preprocessor}{\#if\ defined(DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03109}03109\ \textcolor{keywordtype}{void}\ HAL\_RCCEx\_WWDGxSysResetConfig(uint32\_t\ RCC\_WWDGx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03110}03110\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03111}03111\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga1b83c1225c7c356e40d6429a2397f3d6}{IS\_RCC\_SCOPE\_WWDG}}(RCC\_WWDGx));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03112}03112\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>GCR,\ RCC\_WWDGx)\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03113}03113\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03114}03114\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03115}03115\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03116}03116\ \textcolor{preprocessor}{\#if\ defined(RCC\_GCR\_WW1RSC)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03126}03126\ \textcolor{keywordtype}{void}\ HAL\_RCCEx\_WWDGxSysResetConfig(uint32\_t\ RCC\_WWDGx)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03127}03127\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03128}03128\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga1b83c1225c7c356e40d6429a2397f3d6}{IS\_RCC\_SCOPE\_WWDG}}(RCC\_WWDGx));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03129}03129\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>GCR,\ RCC\_WWDGx)\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03130}03130\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03131}03131\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03132}03132\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03133}03133\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03207}03207\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_gaf167fbc1ac3357b0d0832d9a6adef16a}{HAL\_RCCEx\_CRSConfig}}(\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def}{RCC\_CRSInitTypeDef}}\ *pInit)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03208}03208\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03209}03209\ \ \ uint32\_t\ value;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03210}03210\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03211}03211\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03212}03212\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaea1219bf86f53408e2fe7f6635af114a}{IS\_RCC\_CRS\_SYNC\_DIV}}(pInit-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_affb82025da5b8d4a06e61f1690460f4d}{Prescaler}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03213}03213\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga2fd1229d31ed8850789d9e4a144f8308}{IS\_RCC\_CRS\_SYNC\_SOURCE}}(pInit-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a8ce78da716e053d4aa5a8c972524f4ad}{Source}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03214}03214\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gab50c54ca7f73196e1ba4d5e57cff4f0c}{IS\_RCC\_CRS\_SYNC\_POLARITY}}(pInit-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_aa8163c013b720459c0e6a92c84d5bef9}{Polarity}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03215}03215\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gadd5287c3fd0e1fbaf6dfe6f49e129c89}{IS\_RCC\_CRS\_RELOADVALUE}}(pInit-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a670045cfad50e7e4b3a31c0119d6e4fd}{ReloadValue}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03216}03216\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac3cf3243c3534e979173808f3aa5242c}{IS\_RCC\_CRS\_ERRORLIMIT}}(pInit-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a70e47ab67aa8deb615b77b4b120c5863}{ErrorLimitValue}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03217}03217\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga2a18f27194a0568a5e4c175aab9ca78a}{IS\_RCC\_CRS\_HSI48CALIBRATION}}(pInit-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a33d4291a43bf4a02c59e67c23d090c32}{HSI48CalibrationValue}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03218}03218\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03219}03219\ \ \ \textcolor{comment}{/*\ CONFIGURATION\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03220}03220\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03221}03221\ \ \ \textcolor{comment}{/*\ Before\ configuration,\ reset\ CRS\ registers\ to\ their\ default\ values*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03222}03222\ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga03a62cae9d5aa34f2809ec31fd0c6e36}{\_\_HAL\_RCC\_CRS\_FORCE\_RESET}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03223}03223\ \ \ \mbox{\hyperlink{group___r_c_c___exported___macros_ga17634ef4587b3247b81e73af7e0b32be}{\_\_HAL\_RCC\_CRS\_RELEASE\_RESET}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03224}03224\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03225}03225\ \ \ \textcolor{comment}{/*\ Set\ the\ SYNCDIV[2:0]\ bits\ according\ to\ Pre-\/scaler\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03226}03226\ \ \ \textcolor{comment}{/*\ Set\ the\ SYNCSRC[1:0]\ bits\ according\ to\ Source\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03227}03227\ \ \ \textcolor{comment}{/*\ Set\ the\ SYNCSPOL\ bit\ according\ to\ Polarity\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03228}03228\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gae051ef9e932404b21f5877c7186406b8}{HAL\_GetREVID}}()\ <=\ \mbox{\hyperlink{group___r_e_v___i_d_ga498b4d7f48050305fc773434d2ccfc96}{REV\_ID\_Y}})\ \&\&\ (pInit-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a8ce78da716e053d4aa5a8c972524f4ad}{Source}}\ ==\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_source_ga427f17635c19200b4aeadb4b5a8040ab}{RCC\_CRS\_SYNC\_SOURCE\_USB2}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03229}03229\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03230}03230\ \ \ \ \ \textcolor{comment}{/*\ Use\ Rev.Y\ value\ of\ USB2\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03231}03231\ \ \ \ \ value\ =\ (pInit-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_affb82025da5b8d4a06e61f1690460f4d}{Prescaler}}\ |\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___synchro_source_ga92286a7b70051d3ad899b3b4cf7c9840}{RCC\_CRS\_SYNC\_SOURCE\_PIN}}\ |\ pInit-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_aa8163c013b720459c0e6a92c84d5bef9}{Polarity}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03232}03232\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03233}03233\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03234}03234\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03235}03235\ \ \ \ \ value\ =\ (pInit-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_affb82025da5b8d4a06e61f1690460f4d}{Prescaler}}\ |\ pInit-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a8ce78da716e053d4aa5a8c972524f4ad}{Source}}\ |\ pInit-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_aa8163c013b720459c0e6a92c84d5bef9}{Polarity}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03236}03236\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03237}03237\ \ \ \textcolor{comment}{/*\ Set\ the\ RELOAD[15:0]\ bits\ according\ to\ ReloadValue\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03238}03238\ \ \ value\ |=\ pInit-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a670045cfad50e7e4b3a31c0119d6e4fd}{ReloadValue}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03239}03239\ \ \ \textcolor{comment}{/*\ Set\ the\ FELIM[7:0]\ bits\ according\ to\ ErrorLimitValue\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03240}03240\ \ \ value\ |=\ (pInit-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a70e47ab67aa8deb615b77b4b120c5863}{ErrorLimitValue}}\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e716be61ad7e9eec068b4dff4a96a7b}{CRS\_CFGR\_FELIM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03241}03241\ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}-\/>CFGR,\ value);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03242}03242\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03243}03243\ \ \ \textcolor{comment}{/*\ Adjust\ HSI48\ oscillator\ smooth\ trimming\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03244}03244\ \ \ \textcolor{comment}{/*\ Set\ the\ TRIM[5:0]\ bits\ according\ to\ RCC\_CRS\_HSI48CalibrationValue\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03245}03245\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga755d695431db14c1b3b15a48ede61c13}{CRS\_CR\_TRIM}},\ (pInit-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_init_type_def_a33d4291a43bf4a02c59e67c23d090c32}{HSI48CalibrationValue}}\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8403e00f9da8b5d82edf71bad235fdfe}{CRS\_CR\_TRIM\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03246}03246\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03247}03247\ \ \ \textcolor{comment}{/*\ START\ AUTOMATIC\ SYNCHRONIZATION*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03248}03248\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03249}03249\ \ \ \textcolor{comment}{/*\ Enable\ Automatic\ trimming\ \&\ Frequency\ error\ counter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03250}03250\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa48432b942f1896e05a2eff91178edd}{CRS\_CR\_AUTOTRIMEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace21476d647129c935f84daf84d91699}{CRS\_CR\_CEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03251}03251\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03252}03252\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03257}03257\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga86396ba393ce7d6f281e05f48cd3ec2b}{HAL\_RCCEx\_CRSSoftwareSynchronizationGenerate}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03258}03258\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03259}03259\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d79706214ba4ee9310e4b678d67e44}{CRS\_CR\_SWSYNC}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03260}03260\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03261}03261\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03267}03267\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_gac754e839322ace8f02877dc1319b34a3}{HAL\_RCCEx\_CRSGetSynchronizationInfo}}(\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def}{RCC\_CRSSynchroInfoTypeDef}}\ *pSynchroInfo)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03268}03268\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03269}03269\ \ \ \textcolor{comment}{/*\ Check\ the\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03270}03270\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(pSynchroInfo\ !=\ (\textcolor{keywordtype}{void}\ *)\mbox{\hyperlink{group___u_s_b___d_e_f___exported___defines_ga070d2ce7b6bb7e5c05602aa8c308d0c4}{NULL}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03271}03271\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03272}03272\ \ \ \textcolor{comment}{/*\ Get\ the\ reload\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03273}03273\ \ \ pSynchroInfo-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a670045cfad50e7e4b3a31c0119d6e4fd}{ReloadValue}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}-\/>CFGR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e54b011ada0eeb4b6ed9cdd24d517f9}{CRS\_CFGR\_RELOAD}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03274}03274\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03275}03275\ \ \ \textcolor{comment}{/*\ Get\ HSI48\ oscillator\ smooth\ trimming\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03276}03276\ \ \ pSynchroInfo-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a33d4291a43bf4a02c59e67c23d090c32}{HSI48CalibrationValue}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga755d695431db14c1b3b15a48ede61c13}{CRS\_CR\_TRIM}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8403e00f9da8b5d82edf71bad235fdfe}{CRS\_CR\_TRIM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03277}03277\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03278}03278\ \ \ \textcolor{comment}{/*\ Get\ Frequency\ error\ capture\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03279}03279\ \ \ pSynchroInfo-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a4daae605939159f7f1dd079c6cfe59a8}{FreqErrorCapture}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}-\/>ISR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b8a9757678f28814b1a0c1baca63e2}{CRS\_ISR\_FECAP}})\ >>\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4fbc555cf26b952581829f83c57764}{CRS\_ISR\_FECAP\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03280}03280\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03281}03281\ \ \ \textcolor{comment}{/*\ Get\ Frequency\ error\ direction\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03282}03282\ \ \ pSynchroInfo-\/>\mbox{\hyperlink{struct_r_c_c___c_r_s_synchro_info_type_def_a25a4c347bbdb1f1c8f6d977fc83a0817}{FreqErrorDirection}}\ =\ (uint32\_t)(\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}-\/>ISR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91196b059d8ff52c4f28bc964c8a446a}{CRS\_ISR\_FEDIR}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03283}03283\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03284}03284\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03300}03300\ uint32\_t\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga623701a0cb366305413543c2c89bef29}{HAL\_RCCEx\_CRSWaitSynchronization}}(uint32\_t\ Timeout)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03301}03301\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03302}03302\ \ \ uint32\_t\ crsstatus\ =\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga2ccbdb370beb2773f46e0b06c9ab648d}{RCC\_CRS\_NONE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03303}03303\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03304}03304\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03305}03305\ \ \ \textcolor{comment}{/*\ Get\ time-\/out\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03306}03306\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03307}03307\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03308}03308\ \ \ \textcolor{comment}{/*\ Wait\ for\ CRS\ flag\ or\ time-\/out\ detection\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03309}03309\ \ \ \textcolor{keywordflow}{do}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03310}03310\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03311}03311\ \ \ \ \ \textcolor{keywordflow}{if}(Timeout\ !=\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_aad28bc64749c50dcedd6bf819fdc6974}{HAL\_MAX\_DELAY}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03312}03312\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03313}03313\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ Timeout)\ ||\ (Timeout\ ==\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03314}03314\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03315}03315\ \ \ \ \ \ \ \ \ crsstatus\ =\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga75d32f733245dcf68f24b0f5eea7d0fc}{RCC\_CRS\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03316}03316\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03317}03317\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03318}03318\ \ \ \ \ \textcolor{comment}{/*\ Check\ CRS\ SYNCOK\ flag\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03319}03319\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad40507a114061cddd85528ecc7555e1b}{\_\_HAL\_RCC\_CRS\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga27e1ae14c7854ca42faf5379bea5ac39}{RCC\_CRS\_FLAG\_SYNCOK}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03320}03320\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03321}03321\ \ \ \ \ \ \ \textcolor{comment}{/*\ CRS\ SYNC\ event\ OK\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03322}03322\ \ \ \ \ \ \ crsstatus\ |=\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga504077e15ea9710a0ae89b4fe45492e6}{RCC\_CRS\_SYNCOK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03323}03323\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03324}03324\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ CRS\ SYNC\ event\ OK\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03325}03325\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaf8b5160a2401847e5b9410c9a01e5922}{\_\_HAL\_RCC\_CRS\_CLEAR\_FLAG}}(\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga27e1ae14c7854ca42faf5379bea5ac39}{RCC\_CRS\_FLAG\_SYNCOK}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03326}03326\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03327}03327\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03328}03328\ \ \ \ \ \textcolor{comment}{/*\ Check\ CRS\ SYNCWARN\ flag\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03329}03329\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad40507a114061cddd85528ecc7555e1b}{\_\_HAL\_RCC\_CRS\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga244c3ca47b8099a79212ab10d8e823c9}{RCC\_CRS\_FLAG\_SYNCWARN}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03330}03330\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03331}03331\ \ \ \ \ \ \ \textcolor{comment}{/*\ CRS\ SYNC\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03332}03332\ \ \ \ \ \ \ crsstatus\ |=\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga1efe7a0a04d56b56f3f5231b8f554258}{RCC\_CRS\_SYNCWARN}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03333}03333\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03334}03334\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ CRS\ SYNCWARN\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03335}03335\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaf8b5160a2401847e5b9410c9a01e5922}{\_\_HAL\_RCC\_CRS\_CLEAR\_FLAG}}(\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga244c3ca47b8099a79212ab10d8e823c9}{RCC\_CRS\_FLAG\_SYNCWARN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03336}03336\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03337}03337\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03338}03338\ \ \ \ \ \textcolor{comment}{/*\ Check\ CRS\ TRIM\ overflow\ flag\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03339}03339\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad40507a114061cddd85528ecc7555e1b}{\_\_HAL\_RCC\_CRS\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga4c4c324494f9c6469e53d225242c73d4}{RCC\_CRS\_FLAG\_TRIMOVF}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03340}03340\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03341}03341\ \ \ \ \ \ \ \textcolor{comment}{/*\ CRS\ SYNC\ Error\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03342}03342\ \ \ \ \ \ \ crsstatus\ |=\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga3b8442b9afa0823a03695ad813c3277c}{RCC\_CRS\_TRIMOVF}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03343}03343\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03344}03344\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ CRS\ Error\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03345}03345\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaf8b5160a2401847e5b9410c9a01e5922}{\_\_HAL\_RCC\_CRS\_CLEAR\_FLAG}}(\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga4c4c324494f9c6469e53d225242c73d4}{RCC\_CRS\_FLAG\_TRIMOVF}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03346}03346\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03347}03347\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03348}03348\ \ \ \ \ \textcolor{comment}{/*\ Check\ CRS\ Error\ flag\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03349}03349\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad40507a114061cddd85528ecc7555e1b}{\_\_HAL\_RCC\_CRS\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_gad49f59e34225920835b69a34f1b4c02b}{RCC\_CRS\_FLAG\_SYNCERR}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03350}03350\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03351}03351\ \ \ \ \ \ \ \textcolor{comment}{/*\ CRS\ SYNC\ Error\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03352}03352\ \ \ \ \ \ \ crsstatus\ |=\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga2768c937149c68dc19d03adcef1afb99}{RCC\_CRS\_SYNCERR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03353}03353\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03354}03354\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ CRS\ Error\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03355}03355\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaf8b5160a2401847e5b9410c9a01e5922}{\_\_HAL\_RCC\_CRS\_CLEAR\_FLAG}}(\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_gad49f59e34225920835b69a34f1b4c02b}{RCC\_CRS\_FLAG\_SYNCERR}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03356}03356\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03357}03357\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03358}03358\ \ \ \ \ \textcolor{comment}{/*\ Check\ CRS\ SYNC\ Missed\ flag\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03359}03359\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad40507a114061cddd85528ecc7555e1b}{\_\_HAL\_RCC\_CRS\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga78549e9f343ad843d6e5d45b4e08433c}{RCC\_CRS\_FLAG\_SYNCMISS}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03360}03360\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03361}03361\ \ \ \ \ \ \ \textcolor{comment}{/*\ CRS\ SYNC\ Missed\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03362}03362\ \ \ \ \ \ \ crsstatus\ |=\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga76117c3ea462c88bf6cd3a0ff37a8c31}{RCC\_CRS\_SYNCMISS}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03363}03363\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03364}03364\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ CRS\ SYNC\ Missed\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03365}03365\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaf8b5160a2401847e5b9410c9a01e5922}{\_\_HAL\_RCC\_CRS\_CLEAR\_FLAG}}(\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga78549e9f343ad843d6e5d45b4e08433c}{RCC\_CRS\_FLAG\_SYNCMISS}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03366}03366\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03367}03367\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03368}03368\ \ \ \ \ \textcolor{comment}{/*\ Check\ CRS\ Expected\ SYNC\ flag\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03369}03369\ \ \ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___r_c_c_ex___exported___macros_gad40507a114061cddd85528ecc7555e1b}{\_\_HAL\_RCC\_CRS\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga10697d7c12b710c52c26db522c11986b}{RCC\_CRS\_FLAG\_ESYNC}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03370}03370\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03371}03371\ \ \ \ \ \ \ \textcolor{comment}{/*\ frequency\ error\ counter\ reached\ a\ zero\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03372}03372\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gaf8b5160a2401847e5b9410c9a01e5922}{\_\_HAL\_RCC\_CRS\_CLEAR\_FLAG}}(\mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga10697d7c12b710c52c26db522c11986b}{RCC\_CRS\_FLAG\_ESYNC}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03373}03373\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03374}03374\ \ \ \}\ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga2ccbdb370beb2773f46e0b06c9ab648d}{RCC\_CRS\_NONE}}\ ==\ crsstatus);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03375}03375\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03376}03376\ \ \ \textcolor{keywordflow}{return}\ crsstatus;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03377}03377\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03378}03378\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03383}03383\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga3710de647aea4827fdbf7905b5ce2924}{HAL\_RCCEx\_CRS\_IRQHandler}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03384}03384\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03385}03385\ \ \ uint32\_t\ crserror\ =\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga2ccbdb370beb2773f46e0b06c9ab648d}{RCC\_CRS\_NONE}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03386}03386\ \ \ \textcolor{comment}{/*\ Get\ current\ IT\ flags\ and\ IT\ sources\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03387}03387\ \ \ uint32\_t\ itflags\ =\ \mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}-\/>ISR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03388}03388\ \ \ uint32\_t\ itsources\ =\ \mbox{\hyperlink{group___exported__macros_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}-\/>CR);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03389}03389\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03390}03390\ \ \ \textcolor{comment}{/*\ Check\ CRS\ SYNCOK\ flag\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03391}03391\ \ \ \textcolor{keywordflow}{if}(((itflags\ \&\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga27e1ae14c7854ca42faf5379bea5ac39}{RCC\_CRS\_FLAG\_SYNCOK}})\ !=\ 0U)\ \&\&\ ((itsources\ \&\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___interrupt___sources_ga772a7eb77eaea0622fb3e3b20275a37f}{RCC\_CRS\_IT\_SYNCOK}})\ !=\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03392}03392\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03393}03393\ \ \ \ \ \textcolor{comment}{/*\ Clear\ CRS\ SYNC\ event\ OK\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03394}03394\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}-\/>ICR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa42110e626aeef3ca9d76c8bda1f08d6}{CRS\_ICR\_SYNCOKC}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03395}03395\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03396}03396\ \ \ \ \ \textcolor{comment}{/*\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03397}03397\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_gaddbb57481193443f55447c286a020bab}{HAL\_RCCEx\_CRS\_SyncOkCallback}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03398}03398\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03399}03399\ \ \ \textcolor{comment}{/*\ Check\ CRS\ SYNCWARN\ flag\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03400}03400\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(((itflags\ \&\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga244c3ca47b8099a79212ab10d8e823c9}{RCC\_CRS\_FLAG\_SYNCWARN}})\ !=\ 0U)\ \&\&\ ((itsources\ \&\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___interrupt___sources_ga8b9e2cbfa3fd8d7c18f81685c24a394f}{RCC\_CRS\_IT\_SYNCWARN}})\ !=\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03401}03401\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03402}03402\ \ \ \ \ \textcolor{comment}{/*\ Clear\ CRS\ SYNCWARN\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03403}03403\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}-\/>ICR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab772d21f8bc42ad5761a270d663be1ce}{CRS\_ICR\_SYNCWARNC}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03404}03404\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03405}03405\ \ \ \ \ \textcolor{comment}{/*\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03406}03406\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga28bef4e082590e1da595636a618b2987}{HAL\_RCCEx\_CRS\_SyncWarnCallback}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03407}03407\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03408}03408\ \ \ \textcolor{comment}{/*\ Check\ CRS\ Expected\ SYNC\ flag\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03409}03409\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(((itflags\ \&\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga10697d7c12b710c52c26db522c11986b}{RCC\_CRS\_FLAG\_ESYNC}})\ !=\ 0U)\ \&\&\ ((itsources\ \&\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___interrupt___sources_gadf2de3907d21dfaea6b2444d66adfe13}{RCC\_CRS\_IT\_ESYNC}})\ !=\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03410}03410\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03411}03411\ \ \ \ \ \textcolor{comment}{/*\ frequency\ error\ counter\ reached\ a\ zero\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03412}03412\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}-\/>ICR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfaa0b3004143ca5b1a7fe5ed23daccf}{CRS\_ICR\_ESYNCC}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03413}03413\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03414}03414\ \ \ \ \ \textcolor{comment}{/*\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03415}03415\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga5d79ff3aaa03c7c75492da2d1f4dda98}{HAL\_RCCEx\_CRS\_ExpectedSyncCallback}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03416}03416\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03417}03417\ \ \ \textcolor{comment}{/*\ Check\ CRS\ Error\ flags\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03418}03418\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03419}03419\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03420}03420\ \ \ \ \ \textcolor{keywordflow}{if}(((itflags\ \&\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga92be7705ece62c427a262355305527fa}{RCC\_CRS\_FLAG\_ERR}})\ !=\ 0U)\ \&\&\ ((itsources\ \&\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___interrupt___sources_ga01a198f277ff33e6fd5a9c2a6ad908b9}{RCC\_CRS\_IT\_ERR}})\ !=\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03421}03421\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03422}03422\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((itflags\ \&\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_gad49f59e34225920835b69a34f1b4c02b}{RCC\_CRS\_FLAG\_SYNCERR}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03423}03423\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03424}03424\ \ \ \ \ \ \ \ \ crserror\ |=\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga2768c937149c68dc19d03adcef1afb99}{RCC\_CRS\_SYNCERR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03425}03425\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03426}03426\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((itflags\ \&\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga78549e9f343ad843d6e5d45b4e08433c}{RCC\_CRS\_FLAG\_SYNCMISS}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03427}03427\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03428}03428\ \ \ \ \ \ \ \ \ crserror\ |=\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga76117c3ea462c88bf6cd3a0ff37a8c31}{RCC\_CRS\_SYNCMISS}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03429}03429\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03430}03430\ \ \ \ \ \ \ \textcolor{keywordflow}{if}((itflags\ \&\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___flags_ga4c4c324494f9c6469e53d225242c73d4}{RCC\_CRS\_FLAG\_TRIMOVF}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03431}03431\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03432}03432\ \ \ \ \ \ \ \ \ crserror\ |=\ \mbox{\hyperlink{group___r_c_c_ex___c_r_s___status_ga3b8442b9afa0823a03695ad813c3277c}{RCC\_CRS\_TRIMOVF}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03433}03433\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03434}03434\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03435}03435\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ CRS\ Error\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03436}03436\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_gad151b2f8dbc243ac0ce1fad0c4306328}{CRS}}-\/>ICR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67dc4a9e576468b0c322902c7c47793}{CRS\_ICR\_ERRC}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03437}03437\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03438}03438\ \ \ \ \ \ \ \textcolor{comment}{/*\ user\ error\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03439}03439\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga5f6495c4f5eb276c52e54a84623f0f88}{HAL\_RCCEx\_CRS\_ErrorCallback}}(crserror);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03440}03440\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03441}03441\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03442}03442\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03443}03443\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03448}03448\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_gaddbb57481193443f55447c286a020bab}{HAL\_RCCEx\_CRS\_SyncOkCallback}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03449}03449\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03450}03450\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03451}03451\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ @ref\ HAL\_RCCEx\_CRS\_SyncOkCallback\ should\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03452}03452\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03453}03453\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03454}03454\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03459}03459\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga28bef4e082590e1da595636a618b2987}{HAL\_RCCEx\_CRS\_SyncWarnCallback}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03460}03460\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03461}03461\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03462}03462\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ @ref\ HAL\_RCCEx\_CRS\_SyncWarnCallback\ should\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03463}03463\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03464}03464\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03465}03465\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03470}03470\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga5d79ff3aaa03c7c75492da2d1f4dda98}{HAL\_RCCEx\_CRS\_ExpectedSyncCallback}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03471}03471\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03472}03472\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03473}03473\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ @ref\ HAL\_RCCEx\_CRS\_ExpectedSyncCallback\ should\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03474}03474\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03475}03475\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03476}03476\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03486}03486\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group3_ga5f6495c4f5eb276c52e54a84623f0f88}{HAL\_RCCEx\_CRS\_ErrorCallback}}(uint32\_t\ Error)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03487}03487\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03488}03488\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03489}03489\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a86d500a34c624c2cae56bc25a31b12f3}{UNUSED}}(Error);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03490}03490\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03491}03491\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03492}03492\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ @ref\ HAL\_RCCEx\_CRS\_ErrorCallback\ should\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03493}03493\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03494}03494\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03495}03495\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03496}03496\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03517}03517\ \textcolor{keyword}{static}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ RCCEx\_PLL2\_Config(\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def}{RCC\_PLL2InitTypeDef}}\ *pll2,\ uint32\_t\ Divider)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03518}03518\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03519}03519\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03520}03520\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03521}03521\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03522}03522\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga73e7fe932b8ca6e414489a527e8e9083}{IS\_RCC\_PLL2M\_VALUE}}(pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a83eca8b6efcc48c2201fbe14e08e7422}{PLL2M}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03523}03523\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaae926b21847d1cd8e2bd90cdd51dee7b}{IS\_RCC\_PLL2N\_VALUE}}(pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a762f17d416d8eb4077efbb4902f6ee0c}{PLL2N}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03524}03524\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga53ac83f3b3ce834a6cf736864cc500ac}{IS\_RCC\_PLL2P\_VALUE}}(pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_aa92b48cc78194ebefd09891c76d978d9}{PLL2P}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03525}03525\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gafec08472ea1a737416ac1c7209a7a091}{IS\_RCC\_PLL2R\_VALUE}}(pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_adf7940e4bf0166ca23933077ab61ce0b}{PLL2R}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03526}03526\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaad640313b88eb83c5da4920f2d1bdf59}{IS\_RCC\_PLL2Q\_VALUE}}(pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a0390228752feb6154d24c930ecc5e77f}{PLL2Q}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03527}03527\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gac83449a89057cd13810a7c63ae51f72b}{IS\_RCC\_PLL2RGE\_VALUE}}(pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a64e8a8643041abc8f6975b46f5bf23dd}{PLL2RGE}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03528}03528\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga7de83381cdcba7ba402b79148c63df0d}{IS\_RCC\_PLL2VCO\_VALUE}}(pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a31d2b90e692776de4068d1cced9529e9}{PLL2VCOSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03529}03529\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga5206be7b66589b81309ee462699c6b11}{IS\_RCC\_PLLFRACN\_VALUE}}(pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_ab2038a39196a31cc9a4c5b70d048c6cc}{PLL2FRACN}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03530}03530\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03531}03531\ \ \ \textcolor{comment}{/*\ Check\ that\ PLL2\ OSC\ clock\ source\ is\ already\ set\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03532}03532\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___r_c_c___exported___macros_ga3ea1390f8124e2b3b8d53e95541d6e53}{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}}()\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga2a440b01eaeb8f3a6282598fc748ef1f}{RCC\_PLLSOURCE\_NONE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03533}03533\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03534}03534\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03535}03535\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03536}03536\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03537}03537\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03538}03538\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03539}03539\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03540}03540\ \ \ \ \ \textcolor{comment}{/*\ Disable\ \ PLL2.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03541}03541\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga1e44121d27a8d6096c170d4a2e7c1981}{\_\_HAL\_RCC\_PLL2\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03542}03542\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03543}03543\ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03544}03544\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03545}03545\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03546}03546\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL\ is\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03547}03547\ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga1a766526379aac32d5c74d4a0f1d4dbd}{RCC\_FLAG\_PLL2RDY}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03548}03548\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03549}03549\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\ (\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ PLL2\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03550}03550\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03551}03551\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03552}03552\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03553}03553\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03554}03554\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03555}03555\ \ \ \ \ \textcolor{comment}{/*\ Configure\ PLL2\ multiplication\ and\ division\ factors.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03556}03556\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga1b17f7d45a505cc6acce76a1a80d9aca}{\_\_HAL\_RCC\_PLL2\_CONFIG}}(pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a83eca8b6efcc48c2201fbe14e08e7422}{PLL2M}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03557}03557\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a762f17d416d8eb4077efbb4902f6ee0c}{PLL2N}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03558}03558\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_aa92b48cc78194ebefd09891c76d978d9}{PLL2P}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03559}03559\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a0390228752feb6154d24c930ecc5e77f}{PLL2Q}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03560}03560\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_adf7940e4bf0166ca23933077ab61ce0b}{PLL2R}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03561}03561\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03562}03562\ \ \ \ \ \textcolor{comment}{/*\ Select\ PLL2\ input\ reference\ frequency\ range:\ VCI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03563}03563\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga88d12a5c64e4a820268b9f7f50d74179}{\_\_HAL\_RCC\_PLL2\_VCIRANGE}}(pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a64e8a8643041abc8f6975b46f5bf23dd}{PLL2RGE}})\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03564}03564\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03565}03565\ \ \ \ \ \textcolor{comment}{/*\ Select\ PLL2\ output\ frequency\ range\ :\ VCO\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03566}03566\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5b448c0dab856525467ba9146db00432}{\_\_HAL\_RCC\_PLL2\_VCORANGE}}(pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_a31d2b90e692776de4068d1cced9529e9}{PLL2VCOSEL}})\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03567}03567\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03568}03568\ \ \ \ \ \textcolor{comment}{/*\ Disable\ PLL2FRACN\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03569}03569\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga320b2becbdbe9830622f1b96526a5d7b}{\_\_HAL\_RCC\_PLL2FRACN\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03570}03570\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03571}03571\ \ \ \ \ \textcolor{comment}{/*\ Configures\ PLL2\ clock\ Fractional\ Part\ Of\ The\ Multiplication\ Factor\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03572}03572\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac2cb75d60618ffea824634490f9d81eb}{\_\_HAL\_RCC\_PLL2FRACN\_CONFIG}}(pll2-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l2_init_type_def_ab2038a39196a31cc9a4c5b70d048c6cc}{PLL2FRACN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03573}03573\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03574}03574\ \ \ \ \ \textcolor{comment}{/*\ Enable\ PLL2FRACN\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03575}03575\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga25e0f4d0ef5f525a3c0c5c0a155d0ac6}{\_\_HAL\_RCC\_PLL2FRACN\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03576}03576\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03577}03577\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLL2\ clock\ output\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03578}03578\ \ \ \ \ \textcolor{keywordflow}{if}(Divider\ ==\ DIVIDER\_P\_UPDATE)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03579}03579\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03580}03580\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gadee20de14af30b0f958fda51d852066b}{\_\_HAL\_RCC\_PLL2CLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l2___clock___output_gad1a8a81a015f275a253b4d399c0016b9}{RCC\_PLL2\_DIVP}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03581}03581\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03582}03582\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(Divider\ ==\ DIVIDER\_Q\_UPDATE)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03583}03583\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03584}03584\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gadee20de14af30b0f958fda51d852066b}{\_\_HAL\_RCC\_PLL2CLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l2___clock___output_ga06627c6c5a9c03fafd82d1bbb8916dd8}{RCC\_PLL2\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03585}03585\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03586}03586\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03587}03587\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03588}03588\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gadee20de14af30b0f958fda51d852066b}{\_\_HAL\_RCC\_PLL2CLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l2___clock___output_ga23a9f811301522d6b81ad0b1cc249d1e}{RCC\_PLL2\_DIVR}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03589}03589\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03590}03590\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03591}03591\ \ \ \ \ \textcolor{comment}{/*\ Enable\ \ PLL2.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03592}03592\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gacc1a8ad328f57e3dcade01e5355e0add}{\_\_HAL\_RCC\_PLL2\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03593}03593\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03594}03594\ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03595}03595\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03596}03596\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03597}03597\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL2\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03598}03598\ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga1a766526379aac32d5c74d4a0f1d4dbd}{RCC\_FLAG\_PLL2RDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03599}03599\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03600}03600\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\ (\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ PLL2\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03601}03601\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03602}03602\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03603}03603\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03604}03604\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03605}03605\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03606}03606\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03607}03607\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03608}03608\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03609}03609\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03610}03610\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03611}03611\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03612}03612\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03622}03622\ \textcolor{keyword}{static}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ RCCEx\_PLL3\_Config(\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def}{RCC\_PLL3InitTypeDef}}\ *pll3,\ uint32\_t\ Divider)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03623}03623\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03624}03624\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03625}03625\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03626}03626\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gae8bc41c01dcd05975b75ad637b7e2012}{IS\_RCC\_PLL3M\_VALUE}}(pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a5587c368ebacdc27205eb832c2f91af6}{PLL3M}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03627}03627\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga4534f3c60b720f3c9046462248f3d0b1}{IS\_RCC\_PLL3N\_VALUE}}(pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a21a36271c6710b44403dbcfb419dc1fb}{PLL3N}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03628}03628\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa74eb7af486ba492518a0a89a7ab2859}{IS\_RCC\_PLL3P\_VALUE}}(pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_aae5e3f3fa4d08e1167cd4aaad2711f5a}{PLL3P}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03629}03629\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga94b3f7650c70dfe268073f1664e36987}{IS\_RCC\_PLL3R\_VALUE}}(pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a3fd91d26d5651e1adccba173871475f5}{PLL3R}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03630}03630\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga4c935f0f4764202c1557b046696a0b52}{IS\_RCC\_PLL3Q\_VALUE}}(pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a9dd2986188104a0ef363cbc04c61ad0f}{PLL3Q}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03631}03631\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_ga31d03c773b60c3efee9da343b8b42a70}{IS\_RCC\_PLL3RGE\_VALUE}}(pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a67d78f132dc1414771190177e34165a2}{PLL3RGE}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03632}03632\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c_ex___i_s___r_c_c___definitions_gaa61565322d743e1b61451cf289e1422f}{IS\_RCC\_PLL3VCO\_VALUE}}(pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a83f1fbc4b616e3e344c574154ca96402}{PLL3VCOSEL}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03633}03633\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___r_c_c___i_s___r_c_c___definitions_ga5206be7b66589b81309ee462699c6b11}{IS\_RCC\_PLLFRACN\_VALUE}}(pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_ab3f92197f68d0959987e610a0e938f7b}{PLL3FRACN}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03634}03634\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03635}03635\ \ \ \textcolor{comment}{/*\ Check\ that\ PLL3\ OSC\ clock\ source\ is\ already\ set\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03636}03636\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___r_c_c___exported___macros_ga3ea1390f8124e2b3b8d53e95541d6e53}{\_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE}}()\ ==\ \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga2a440b01eaeb8f3a6282598fc748ef1f}{RCC\_PLLSOURCE\_NONE}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03637}03637\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03638}03638\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03639}03639\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03640}03640\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03641}03641\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03642}03642\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03643}03643\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03644}03644\ \ \ \ \ \textcolor{comment}{/*\ Disable\ \ PLL3.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03645}03645\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga9eccd5f7fbfd12da15ba7d76d9a21d18}{\_\_HAL\_RCC\_PLL3\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03646}03646\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03647}03647\ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03648}03648\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03649}03649\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL3\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03650}03650\ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga006798ddfe13f33bc0192f169eaf1bd3}{RCC\_FLAG\_PLL3RDY}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03651}03651\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03652}03652\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\ (\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ PLL3\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03653}03653\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03654}03654\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03655}03655\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03656}03656\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03657}03657\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03658}03658\ \ \ \ \ \textcolor{comment}{/*\ Configure\ the\ PLL3\ \ multiplication\ and\ division\ factors.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03659}03659\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac5020a08025c53436a32d77640786d5d}{\_\_HAL\_RCC\_PLL3\_CONFIG}}(pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a5587c368ebacdc27205eb832c2f91af6}{PLL3M}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03660}03660\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a21a36271c6710b44403dbcfb419dc1fb}{PLL3N}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03661}03661\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_aae5e3f3fa4d08e1167cd4aaad2711f5a}{PLL3P}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03662}03662\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a9dd2986188104a0ef363cbc04c61ad0f}{PLL3Q}},}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03663}03663\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a3fd91d26d5651e1adccba173871475f5}{PLL3R}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03664}03664\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03665}03665\ \ \ \ \ \textcolor{comment}{/*\ Select\ PLL3\ input\ reference\ frequency\ range:\ VCI\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03666}03666\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga5825c7707fdbf1432a215fbf3ef4b766}{\_\_HAL\_RCC\_PLL3\_VCIRANGE}}(pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a67d78f132dc1414771190177e34165a2}{PLL3RGE}})\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03667}03667\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03668}03668\ \ \ \ \ \textcolor{comment}{/*\ Select\ PLL3\ output\ frequency\ range\ :\ VCO\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03669}03669\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga7c53c8f29406ecd9c45434db4b2af32d}{\_\_HAL\_RCC\_PLL3\_VCORANGE}}(pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_a83f1fbc4b616e3e344c574154ca96402}{PLL3VCOSEL}})\ ;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03670}03670\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03671}03671\ \ \ \ \ \textcolor{comment}{/*\ Disable\ PLL3FRACN\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03672}03672\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga4a2fb65aefcf9fd35d55a5de8000173e}{\_\_HAL\_RCC\_PLL3FRACN\_DISABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03673}03673\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03674}03674\ \ \ \ \ \textcolor{comment}{/*\ Configures\ PLL3\ clock\ Fractional\ Part\ Of\ The\ Multiplication\ Factor\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03675}03675\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga3c6bb3051b93d8f3051ace7b1611c5c1}{\_\_HAL\_RCC\_PLL3FRACN\_CONFIG}}(pll3-\/>\mbox{\hyperlink{struct_r_c_c___p_l_l3_init_type_def_ab3f92197f68d0959987e610a0e938f7b}{PLL3FRACN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03676}03676\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03677}03677\ \ \ \ \ \textcolor{comment}{/*\ Enable\ PLL3FRACN\ .\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03678}03678\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga35af940f02bf692f69ca9cf2dd598f24}{\_\_HAL\_RCC\_PLL3FRACN\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03679}03679\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03680}03680\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PLL3\ clock\ output\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03681}03681\ \ \ \ \ \textcolor{keywordflow}{if}(Divider\ ==\ DIVIDER\_P\_UPDATE)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03682}03682\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03683}03683\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga44dba3c4e64245e760eb3e780096b4da}{\_\_HAL\_RCC\_PLL3CLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l3___clock___output_ga664df2bf7bbe2f75e073e27c6c8fb40c}{RCC\_PLL3\_DIVP}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03684}03684\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03685}03685\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}(Divider\ ==\ DIVIDER\_Q\_UPDATE)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03686}03686\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03687}03687\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga44dba3c4e64245e760eb3e780096b4da}{\_\_HAL\_RCC\_PLL3CLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l3___clock___output_ga58150c9e8b0085fb5a0e53248b0c7262}{RCC\_PLL3\_DIVQ}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03688}03688\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03689}03689\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03690}03690\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03691}03691\ \ \ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_ga44dba3c4e64245e760eb3e780096b4da}{\_\_HAL\_RCC\_PLL3CLKOUT\_ENABLE}}(\mbox{\hyperlink{group___r_c_c___p_l_l3___clock___output_gacbb8dc9089f9de817a2acc3a18208203}{RCC\_PLL3\_DIVR}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03692}03692\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03693}03693\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03694}03694\ \ \ \ \ \textcolor{comment}{/*\ Enable\ \ PLL3.\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03695}03695\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___macros_gac7c3a26323f470a939b021ad76f29518}{\_\_HAL\_RCC\_PLL3\_ENABLE}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03696}03696\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03697}03697\ \ \ \ \ \textcolor{comment}{/*\ Get\ Start\ Tick*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03698}03698\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03699}03699\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03700}03700\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ PLL3\ is\ ready\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03701}03701\ \ \ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_gae2d7d461630562bf2a2ddb31b1f96449}{\_\_HAL\_RCC\_GET\_FLAG}}(\mbox{\hyperlink{group___r_c_c___flag_ga006798ddfe13f33bc0192f169eaf1bd3}{RCC\_FLAG\_PLL3RDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03702}03702\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03703}03703\ \ \ \ \ \ \ \textcolor{keywordflow}{if}(\ (\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ PLL3\_TIMEOUT\_VALUE)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03704}03704\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03705}03705\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03706}03706\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03707}03707\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03708}03708\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03709}03709\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03710}03710\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03711}03711\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03712}03712\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03713}03713\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03714}03714\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03719}03719\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga88a422344cd65e2eda4107252c1fc749}{HAL\_RCCEx\_LSECSS\_IRQHandler}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03720}03720\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03721}03721\ \ \ \textcolor{comment}{/*\ Check\ RCC\ LSE\ CSSF\ flag\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03722}03722\ \ \ \textcolor{keywordflow}{if}(\mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga134af980b892f362c05ae21922cd828d}{\_\_HAL\_RCC\_GET\_IT}}(\mbox{\hyperlink{group___r_c_c___interrupt_gaf3f259914cb56820b1649c9d4413736c}{RCC\_IT\_LSECSS}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03723}03723\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03724}03724\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03725}03725\ \ \ \ \ \textcolor{comment}{/*\ Clear\ RCC\ LSE\ CSS\ pending\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03726}03726\ \ \ \ \ \mbox{\hyperlink{group___r_c_c___flags___interrupts___management_ga9d8ab157f58045b8daf8136bee54f139}{\_\_HAL\_RCC\_CLEAR\_IT}}(\mbox{\hyperlink{group___r_c_c___interrupt_gaf3f259914cb56820b1649c9d4413736c}{RCC\_IT\_LSECSS}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03727}03727\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03728}03728\ \ \ \ \ \textcolor{comment}{/*\ RCC\ LSE\ Clock\ Security\ System\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03729}03729\ \ \ \ \ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga6a0c850cc08b2788116cf0c2bf993778}{HAL\_RCCEx\_LSECSS\_Callback}}();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03730}03730\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03731}03731\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03732}03732\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03733}03733\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03738}03738\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___r_c_c_ex___exported___functions___group2_ga6a0c850cc08b2788116cf0c2bf993778}{HAL\_RCCEx\_LSECSS\_Callback}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03739}03739\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03740}03740\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03741}03741\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ @ref\ HAL\_RCCEx\_LSECSS\_Callback\ should\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03742}03742\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03743}03743\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03744}03744\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03745}03745\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03746}03746\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03751}03751\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_RCC\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__rcc__ex_8c_source_l03760}03760\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
