Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Feb 17 00:19:24 2026
| Host         : brg-zhang-xcel.ece.cornell.edu running 64-bit Red Hat Enterprise Linux 9.1 (Plow)
| Command      : report_control_sets -verbose -file minitpu_wrapper_control_sets_placed.rpt
| Design       : minitpu_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   470 |
|    Minimum number of control sets                        |   470 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   484 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   470 |
| >= 0 to < 4        |   108 |
| >= 4 to < 6        |    34 |
| >= 6 to < 8        |    26 |
| >= 8 to < 10       |    75 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |    19 |
| >= 14 to < 16      |    10 |
| >= 16              |   185 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             611 |          213 |
| No           | No                    | Yes                    |            1513 |          699 |
| No           | Yes                   | No                     |             683 |          257 |
| Yes          | No                    | No                     |            2265 |          333 |
| Yes          | No                    | Yes                    |            6100 |         1465 |
| Yes          | Yes                   | No                     |            3368 |          644 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                                                                                                                            Enable Signal                                                                                                                           |                                                                                                                       Set/Reset Signal                                                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                 |                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en             | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                     |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                            | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                      |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                      | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                      | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                2 |              2 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                              | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[0]_1[0]                                                                                                                                                             | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                           | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/mem_latency_timer[1]_i_1_n_0                                                                                                                                                                                             | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                         |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                          |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                 |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                               | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                             | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                2 |              2 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                           | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                       | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                               |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                      | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                       | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[0]_1[0]                                                                                                                                                             | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GEN_RESET_FOR_MM2S.mm2s_soft_reset_done_reg                                                                                                                                                                  |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                          |                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                  |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                         | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                          | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/FSM_sequential_state_write[1]_i_1_n_0                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_master_axi_stream_inst/FSM_sequential_mst_exec_state[1]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                           |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/FSM_sequential_state_read[1]_i_1_n_0                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                        |                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                            | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/ld_btt_cntr_reg10                   |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                              |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                       | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                  |                1 |              2 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/FSM_sequential_state[2]_i_1_n_0                                                                                                                                                                            | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                            | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                     | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                2 |              3 |         1.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                     | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                          | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                          | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/start_systolic_reg_0[0]                                                                                                                                                                                       | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                          | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                       | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                               | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                          | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                          | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                2 |              3 |         1.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/start_systolic_reg_0[0]                                                                                                                                                                                       | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_dummy_unit/FSM_sequential_state[2]_i_1__0_n_0                                                                                                                                                                                | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                                                     | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                              |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                               | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/read_en_reg_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/start_systolic_reg_0[0]                                                                                                                                                                                       | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                          | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                     |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                             | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/start_systolic_reg_0[0]                                                                                                                                                                                       | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                 | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                     |                2 |              3 |         1.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                                       |                2 |              3 |         1.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                       |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                         | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                                            |                1 |              3 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |              3 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                                                                                                                                             |                2 |              3 |         1.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                                        |                2 |              3 |         1.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                      | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |              4 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                4 |              4 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                1 |              4 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/state                                                                                                                                                                                                                    | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                2 |              4 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                     | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_master_axi_stream_inst/u_fifo4/wptr0                                                                                                                                                                                                      | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              4 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/axi_awaddr                                                                                                                                                                                                            | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/axi_araddr[5]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                   | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                1 |              4 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                       | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                     | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                             |                2 |              4 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                          |                2 |              4 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                  | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1[0] | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[3]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              4 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              4 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                     | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                      | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                        |                2 |              5 |         2.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                      | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                2 |              5 |         2.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                4 |              5 |         1.25 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                               | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                1 |              5 |         5.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_master_axi_stream_inst/count                                                                                                                                                                                                              |                                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                5 |              5 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                2 |              5 |         2.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                3 |              5 |         1.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                              | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                1 |              5 |         5.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                2 |              6 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | minitpu_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                1 |              6 |         6.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                        |                4 |              6 |         1.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                2 |              6 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                      | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                           |                1 |              6 |         6.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_8                                                                                                                                        |                3 |              6 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                2 |              6 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                          | minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                               | minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                2 |              6 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/p_0_in                                                                                                                                                                                                                   | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                        | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                1 |              6 |         6.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              6 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                2 |              6 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                           | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                1 |              7 |         7.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                                                        | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                             |                1 |              7 |         7.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                        | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                             |                1 |              7 |         7.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                5 |              7 |         1.40 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                5 |              7 |         1.40 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                               |                                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1[0] | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dbc_reg_reg[0]   |                1 |              7 |         7.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                5 |              7 |         1.40 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                7 |              7 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                   | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                   | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                   | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                   | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                   | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                   | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                  | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                         |                5 |              8 |         1.60 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/E[0]                                                                                                                                                                                                       | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/instr_write_en_reg_n_0                                                                                                                                                                                                                        | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              8 |         2.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                            | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                  |                3 |              8 |         2.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                      | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_2[0]                                                                                |                1 |              8 |         8.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                         | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                               | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                3 |              8 |         2.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/p_1_in[31]                                                                                                                                                                                                            | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/p_1_in[23]                                                                                                                                                                                                            | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                |                7 |              8 |         1.14 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/p_1_in[15]                                                                                                                                                                                                            | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/p_1_in[7]                                                                                                                                                                                                             | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                            | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                     |                3 |              8 |         2.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                  | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                               | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                4 |              8 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                   | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/FSM_onehot_state_reg[7][0]                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                5 |              9 |         1.80 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                3 |              9 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                6 |              9 |         1.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                      | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              9 |         4.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                       |                                                                                                                                                                                                                                                              |                3 |              9 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                      |                                                                                                                                                                                                                                                              |                1 |              9 |         9.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                5 |              9 |         1.80 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                            | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              9 |         4.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                            | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              9 |         4.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                  |                                                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |              9 |         1.80 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                        |                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                9 |             10 |         1.11 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/bram_addr[12]_i_1_n_0                                                                                                                                                                                      | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |             10 |         1.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/bram_addr_simd[12]_i_1_n_0                                                                                                                                                                                          | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |             10 |         1.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                               | minitpu_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                      |                                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                          |                                                                                                                                                                                                                                                              |                7 |             10 |         1.43 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                5 |             10 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                           |                4 |             11 |         2.75 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/rf_rd_addr_b[2]_i_1_n_0                                                                                                                                                                                             | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               10 |             11 |         1.10 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                   | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                        | minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                7 |             12 |         1.71 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/FSM_onehot_state[11]_i_1_n_0                                                                                                                                                                                        | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                 | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                         | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                         | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |             12 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                        | minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                    | minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |             12 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                    | minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                  | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                6 |             13 |         2.17 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/phase_counter[3]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                5 |             13 |         2.60 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                       | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                6 |             13 |         2.17 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_dummy_unit/bram_addr_b[12]_i_1_n_0                                                                                                                                                                                           | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                2 |             13 |         6.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                  | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                8 |             13 |         1.62 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_scratchpad/dma_addr[12]_i_1_n_0                                                                                                                                                                                                             | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                2 |             13 |         6.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                6 |             13 |         2.17 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                        | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                4 |             14 |         3.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                  | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                8 |             14 |         1.75 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                      | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                 |                                                                                                                                                                                                                                                              |                7 |             14 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                          | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                2 |             14 |         7.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                              | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                3 |             14 |         4.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                              |                                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]     | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                3 |             15 |         5.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                6 |             15 |         2.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                               | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                2 |             16 |         8.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                  |                                                                                                                                                                                                                                                              |                6 |             16 |         2.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                         |                                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_stream_inst/write_pointer_stream[15]_i_2_n_0                                                                                                                                                                                    | minitpu_i/tpu_0/inst/tpu_slave_axi_stream_inst/write_pointer_stream[15]_i_1_n_0                                                                                                                                                                              |                3 |             16 |         5.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                            |                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                            | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                6 |             16 |         2.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                               | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                4 |             16 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_master_axi_stream_inst/u_fifo4/E[0]                                                                                                                                                                                                       | minitpu_i/tpu_0/inst/tpu_master_axi_stream_inst/read_pointer_stream[15]_i_1_n_0                                                                                                                                                                              |                3 |             16 |         5.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                       |                                                                                                                                                                                                                                                              |                2 |             17 |         8.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                              |                2 |             17 |         8.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                |                                                                                                                                                                                                                                                              |                3 |             17 |         5.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                        |                                                                                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                          | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                6 |             18 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/rf_rd_addr_a                                                                                                                                                                                                        | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               14 |             18 |         1.29 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                 |                                                                                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                          | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                        |                5 |             19 |         3.80 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                  | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                5 |             19 |         3.80 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                            | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                        |                2 |             21 |        10.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                           |                3 |             22 |         7.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                          |                                                                                                                                                                                                                                                              |               10 |             22 |         2.20 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                          |                                                                                                                                                                                                                                                              |                9 |             22 |         2.44 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/saved_addr_a                                                                                                                                                                                                        | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                9 |             23 |         2.56 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                5 |             24 |         4.80 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                        | minitpu_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                           |                                                                                                                                                                                                                                                              |                2 |             24 |        12.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                       | minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                7 |             24 |         3.43 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                        | minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                7 |             24 |         3.43 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                            | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                5 |             24 |         4.80 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                      |                                                                                                                                                                                                                                                              |                3 |             24 |         8.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                                               |               11 |             25 |         2.27 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                           |               10 |             27 |         2.70 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                          | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg |                5 |             28 |         5.60 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |               11 |             28 |         2.55 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                            | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                9 |             30 |         3.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                8 |             31 |         3.88 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe34/E[0]                                                                                                                                                                                                          | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                     | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/E[0]                                                                                                                                                                                                          | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                |                                                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/start_systolic_reg[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/E[0]                                                                                                                                                                                                          | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg_reg_0                                                                                                                                                     | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |               12 |             32 |         2.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe12/pe_valid_out_12                                                                                                                                                                                               | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                              |                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/E[0]                                                                                                                                                                                                          | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                    |                                                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                   | minitpu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                         |               17 |             32 |         1.88 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/pe_valid_out_11                                                                                                                                                                                               | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               23 |             32 |         1.39 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_dummy_unit/i[31]_i_1_n_0                                                                                                                                                                                                     | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                   | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                           |                                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe22/E[0]                                                                                                                                                                                                          | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/pe_valid_out_reg_0[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/pe_valid_out_reg_0[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               14 |             32 |         2.29 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/start_systolic_reg[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_valid_out_reg_2[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_valid_out_reg_1[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe43/pe_valid_out_reg_0[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/start_systolic_reg[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/pe_valid_out_reg_2[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe44/pe_valid_out_reg_1[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/pe_valid_out_reg_0[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/bram_din[31]_i_1_n_0                                                                                                                                                                                       | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               19 |             32 |         1.68 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/a_val                                                                                                                                                                                                      | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_scalar/b_val                                                                                                                                                                                                      | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/sys_switch_in                                                                                                                                                                                                            | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/sys_start_4                                                                                                                                                                                                              | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/sys_start_3                                                                                                                                                                                                              | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/sys_start_2                                                                                                                                                                                                              | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/sys_start_1                                                                                                                                                                                                              | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               24 |             32 |         1.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/sys_valid_out_41                                                                                                                                                                                              | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/pe_valid_out_reg_1[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               13 |             32 |         2.46 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/pe_valid_out_reg_2[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/start_systolic_reg[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               15 |             32 |         2.13 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe42/sys_valid_out_42                                                                                                                                                                                              | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/pe_valid_out_reg_2[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               16 |             32 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe41/pe_valid_out_reg_1[0]                                                                                                                                                                                         | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               11 |             32 |         2.91 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                        | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                8 |             33 |         4.12 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                   |                                                                                                                                                                                                                                                              |                6 |             34 |         5.67 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               15 |             35 |         2.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                          | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                                 |               10 |             35 |         3.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_master_axi_stream_inst/u_fifo4/rd_data[31]_i_1_n_0                                                                                                                                                                                        | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                5 |             36 |         7.20 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][10][strb]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                              |               15 |             36 |         2.40 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                           |                                                                                                                                                                                                                                                              |               14 |             36 |         2.57 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                              | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_7[0]                                                                                                                                     |                9 |             36 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                              |               14 |             36 |         2.57 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                                              |               15 |             36 |         2.40 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                   | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |               11 |             37 |         3.36 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                              |               11 |             37 |         3.36 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                                     | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                           |               13 |             37 |         2.85 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |               11 |             37 |         3.36 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                       | minitpu_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                    |               15 |             38 |         2.53 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/base_addr_out_reg                                                                                                                                                                                                        | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |                6 |             39 |         6.50 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                              |               10 |             40 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                         |                                                                                                                                                                                                                                                              |                3 |             40 |        13.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                 |                                                                                                                                                                                                                                                              |                3 |             40 |        13.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                              |                9 |             40 |         4.44 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |               10 |             40 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_master_axi_stream_inst/u_fifo4/mem_reg_0_7_0_13_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                              |                3 |             40 |        13.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                     |                                                                                                                                                                                                                                                              |                9 |             40 |         4.44 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                              |                8 |             41 |         5.12 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                7 |             41 |         5.86 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                   | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                         |                7 |             41 |         5.86 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                           | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                9 |             41 |         4.56 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                              |                9 |             41 |         4.56 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                               | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |                9 |             41 |         4.56 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                          |                                                                                                                                                                                                                                                              |                9 |             41 |         4.56 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                         |                5 |             43 |         8.60 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                     | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                      |                6 |             43 |         7.17 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                           |               14 |             45 |         3.21 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                         | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                                           |               25 |             47 |         1.88 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                            | minitpu_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                                           |               16 |             47 |         2.94 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |               12 |             48 |         4.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                            | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |               20 |             48 |         2.40 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |               22 |             49 |         2.23 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                           |                                                                                                                                                                                                                                                              |               16 |             51 |         3.19 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                 |                                                                                                                                                                                                                                                              |               15 |             51 |         3.40 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                              |                9 |             54 |         6.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |                9 |             54 |         6.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |                8 |             54 |         6.75 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                              |                8 |             54 |         6.75 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_stream_inst/mst_exec_state_reg_0[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               32 |             64 |         2.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe11/E[0]                                                                                                                                                                                                          | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               27 |             64 |         2.37 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe33/pe_switch_out_reg_0[0]                                                                                                                                                                                        | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               28 |             64 |         2.29 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/tpu_slave_axi_lite_inst/slv_reg0_reg[1]_0[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                              |               21 |             64 |         3.05 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                        | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                      |               23 |             65 |         2.83 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                    | minitpu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                |               23 |             65 |         2.83 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                                            | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                                      |               22 |             66 |         3.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                        |                                                                                                                                                                                                                                                              |               16 |             66 |         4.12 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                              |               17 |             66 |         3.88 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                      |                                                                                                                                                                                                                                                              |               19 |             66 |         3.47 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                        |                                                                                                                                                                                                                                                              |               19 |             66 |         3.47 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                              |               23 |             67 |         2.91 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                8 |             70 |         8.75 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                9 |             77 |         8.56 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                                    |               13 |             83 |         6.38 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                9 |             89 |         9.89 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                8 |             89 |        11.12 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                              |                6 |             96 |        16.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                              |                6 |             96 |        16.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                              |                6 |             96 |        16.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                        |                                                                                                                                                                                                                                                              |                6 |             96 |        16.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe32/pe_switch_out_reg_0[0]                                                                                                                                                                                        | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               45 |             96 |         2.13 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe21/pe_switch_out_reg_0[0]                                                                                                                                                                                        | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               49 |             96 |         1.96 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/sys_accept_w_3                                                                                                                                                                                                           | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               57 |            128 |         2.25 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/sys_accept_w_4                                                                                                                                                                                                           | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               51 |            128 |         2.51 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/array/pe31/pe_switch_out_reg_0[0]                                                                                                                                                                                        | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               49 |            128 |         2.61 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/sys_accept_w_1                                                                                                                                                                                                           | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               54 |            128 |         2.37 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/sys_accept_w_2                                                                                                                                                                                                           | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               52 |            128 |         2.46 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               19 |            131 |         6.89 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |               19 |            131 |         6.89 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                   | minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               12 |            139 |        11.58 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               13 |            143 |        11.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                              |               22 |            145 |         6.59 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                              |               22 |            145 |         6.59 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                   |               25 |            148 |         5.92 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               14 |            151 |        10.79 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               15 |            154 |        10.27 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                              |               10 |            160 |        16.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                              |               11 |            176 |        16.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                              |               11 |            176 |        16.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                              |               12 |            184 |        15.33 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/x_matrix[4][31]_i_1_n_0                                                                                                                                                                                                  | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               92 |            256 |         2.78 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/x_matrix[12][31]_i_1_n_0                                                                                                                                                                                                 | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               93 |            256 |         2.75 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_regfile/regs                                                                                                                                                                                                      | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |              216 |            256 |         1.19 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/weight_matrix[7][31]_i_1_n_0                                                                                                                                                                                             | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               76 |            256 |         3.37 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_mxu/weight_matrix[15][31]_i_1_n_0                                                                                                                                                                                            | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |               79 |            256 |         3.24 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_regfile/regs[1][7][31]_i_1_n_0                                                                                                                                                                                    | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |              214 |            256 |         1.20 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_regfile/regs[0][7][31]_i_1_n_0                                                                                                                                                                                    | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |              212 |            256 |         1.21 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_regfile/regs[2][7][31]_i_1_n_0                                                                                                                                                                                    | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |              211 |            256 |         1.21 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_regfile/regs[3][7][31]_i_1_n_0                                                                                                                                                                                    | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |              213 |            256 |         1.20 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_regfile/regs[4][7][31]_i_1_n_0                                                                                                                                                                                    | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |              212 |            256 |         1.21 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_regfile/regs[5][7][31]_i_1_n_0                                                                                                                                                                                    | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |              214 |            256 |         1.20 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/u_regfile/regs[6][7][31]_i_1_n_0                                                                                                                                                                                    | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |              218 |            256 |         1.17 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/bram_din_simd                                                                                                                                                                                                       | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |              255 |            256 |         1.00 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/load_buf                                                                                                                                                                                                            | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |              173 |            256 |         1.48 |
|  minitpu_i/zynq_ps/inst/pl_clk0 | minitpu_i/tpu_0/inst/u_compute_core/u_vpu_simd/rf_wr_en_i_1_n_0                                                                                                                                                                                                    | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |              190 |            259 |         1.36 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                              |              214 |            613 |         2.86 |
|  minitpu_i/zynq_ps/inst/pl_clk0 |                                                                                                                                                                                                                                                                    | minitpu_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                          |              692 |           1481 |         2.14 |
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


