// Seed: 3749375419
module module_0 (
    input wor id_0,
    input supply1 id_1
);
  wire id_3;
  assign id_3 = id_3;
  wire id_4 = 1, id_5, id_6, id_7 = 1'b0;
endmodule
module module_1 (
    output wand  id_0,
    output wire  id_1,
    input  uwire id_2
);
  id_4(
      1, ^1
  ); module_0(
      id_2, id_2
  );
endmodule
module module_2 (
    input supply0 id_0,
    output uwire id_1,
    input wor id_2,
    output uwire id_3
);
  module_0(
      id_2, id_2
  );
endmodule
module module_3 (
    output tri1 id_0,
    output supply0 id_1,
    input supply0 id_2
    , id_12, id_13,
    input tri1 id_3,
    input wor id_4,
    output tri0 id_5,
    input wor id_6,
    input wor id_7,
    input tri1 id_8,
    input wor id_9,
    output supply1 id_10
);
  wire id_14;
  wor  id_15 = 1;
  module_0(
      id_8, id_6
  ); id_16 :
  assert property (@(negedge id_3) id_7)
  else;
  wire id_17;
  assign id_16 = id_3;
endmodule
