// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
// Date        : Wed Jan  6 10:04:25 2021
// Host        : xhdlc210091 running 64-bit Red Hat Enterprise Linux Workstation release 7.7 (Maipo)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ bd_c2dc_hsc_0_sim_netlist.v
// Design      : bd_c2dc_hsc_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu7ev-ffvc1156-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "bd_c2dc_hsc_0,bd_c2dc_hsc_0_v_hscaler,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "bd_c2dc_hsc_0_v_hscaler,Vivado 2020.2" *) 
(* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_CTRL_AWADDR,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_BRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TVALID,
    m_axis_video_TREADY,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR" *) input [15:0]s_axi_CTRL_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID" *) input s_axi_CTRL_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY" *) output s_axi_CTRL_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA" *) input [31:0]s_axi_CTRL_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB" *) input [3:0]s_axi_CTRL_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID" *) input s_axi_CTRL_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY" *) output s_axi_CTRL_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP" *) output [1:0]s_axi_CTRL_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID" *) output s_axi_CTRL_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY" *) input s_axi_CTRL_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR" *) input [15:0]s_axi_CTRL_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID" *) input s_axi_CTRL_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY" *) output s_axi_CTRL_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA" *) output [31:0]s_axi_CTRL_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP" *) output [1:0]s_axi_CTRL_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID" *) output s_axi_CTRL_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 16, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 300000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_clk_wiz_1_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_CTRL_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_clk_wiz_1_0_clk_out1, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TVALID" *) input s_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TREADY" *) output s_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDATA" *) input [47:0]s_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TKEEP" *) input [5:0]s_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TSTRB" *) input [5:0]s_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TUSER" *) input [0:0]s_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TLAST" *) input [0:0]s_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TID" *) input [0:0]s_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 300000000, PHASE 0.0, CLK_DOMAIN bd_clk_wiz_1_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) input [0:0]s_axis_video_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TVALID" *) output m_axis_video_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TREADY" *) input m_axis_video_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDATA" *) output [47:0]m_axis_video_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TKEEP" *) output [5:0]m_axis_video_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TSTRB" *) output [5:0]m_axis_video_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TUSER" *) output [0:0]m_axis_video_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TLAST" *) output [0:0]m_axis_video_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TID" *) output [0:0]m_axis_video_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_video TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 300000000, PHASE 0.0, CLK_DOMAIN bd_clk_wiz_1_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0" *) output [0:0]m_axis_video_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [47:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire [15:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [15:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [47:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire [0:0]NLW_inst_m_axis_video_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_video_TID_UNCONNECTED;
  wire [5:0]NLW_inst_m_axis_video_TKEEP_UNCONNECTED;
  wire [5:0]NLW_inst_m_axis_video_TSTRB_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[5] = \<const1> ;
  assign m_axis_video_TKEEP[4] = \<const1> ;
  assign m_axis_video_TKEEP[3] = \<const1> ;
  assign m_axis_video_TKEEP[2] = \<const1> ;
  assign m_axis_video_TKEEP[1] = \<const1> ;
  assign m_axis_video_TKEEP[0] = \<const1> ;
  assign m_axis_video_TSTRB[5] = \<const0> ;
  assign m_axis_video_TSTRB[4] = \<const0> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_ADDR_WIDTH = "16" *) 
  (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_hscaler inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TDEST(NLW_inst_m_axis_video_TDEST_UNCONNECTED[0]),
        .m_axis_video_TID(NLW_inst_m_axis_video_TID_UNCONNECTED[0]),
        .m_axis_video_TKEEP(NLW_inst_m_axis_video_TKEEP_UNCONNECTED[5:0]),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TSTRB(NLW_inst_m_axis_video_TSTRB_UNCONNECTED[5:0]),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .m_axis_video_TVALID(m_axis_video_TVALID),
        .s_axi_CTRL_ARADDR({1'b0,s_axi_CTRL_ARADDR[14:0]}),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR({1'b0,s_axi_CTRL_AWADDR[14:0]}),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BRESP(NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RRESP(NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED[1:0]),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TDEST(1'b0),
        .s_axis_video_TID(1'b0),
        .s_axis_video_TKEEP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TREADY(s_axis_video_TREADY),
        .s_axis_video_TSTRB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_AXIvideo2MultiPixStream
   (\B_V_data_1_state_reg[1] ,
    Q,
    AXIvideo2MultiPixStream_U0_ColorMode_read,
    AXIvideo2MultiPixStream_U0_stream_in_write,
    \icmp_ln1219_reg_614_reg[0]_0 ,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[4]_1 ,
    \ap_CS_fsm_reg[0]_0 ,
    \i_reg_202_reg[4]_0 ,
    \i_reg_202_reg[11]_0 ,
    \j_reg_251_reg[10]_0 ,
    start_once_reg_reg,
    \ap_CS_fsm_reg[3]_0 ,
    shiftReg_ce,
    if_din,
    SS,
    ap_clk,
    s_axis_video_TVALID,
    ap_rst_n,
    ap_enable_reg_pp1_iter1_reg_0,
    stream_in_full_n,
    AXIvideo2MultiPixStream_U0_ap_start,
    ColorMode_c20_empty_n,
    \j_reg_251_reg[10]_1 ,
    \ap_CS_fsm[0]_i_2 ,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    start_once_reg,
    ap_start,
    \mOutPtr_reg[1] ,
    start_for_AXIvideo2MultiPixStream_U0_full_n,
    start_for_Block_split12_proc_U0_full_n,
    D,
    s_axis_video_TDATA,
    E);
  output \B_V_data_1_state_reg[1] ;
  output [5:0]Q;
  output AXIvideo2MultiPixStream_U0_ColorMode_read;
  output AXIvideo2MultiPixStream_U0_stream_in_write;
  output \icmp_ln1219_reg_614_reg[0]_0 ;
  output \ap_CS_fsm_reg[4]_0 ;
  output \ap_CS_fsm_reg[4]_1 ;
  output [0:0]\ap_CS_fsm_reg[0]_0 ;
  output \i_reg_202_reg[4]_0 ;
  output \i_reg_202_reg[11]_0 ;
  output [10:0]\j_reg_251_reg[10]_0 ;
  output start_once_reg_reg;
  output \ap_CS_fsm_reg[3]_0 ;
  output shiftReg_ce;
  output [47:0]if_din;
  input [0:0]SS;
  input ap_clk;
  input s_axis_video_TVALID;
  input ap_rst_n;
  input ap_enable_reg_pp1_iter1_reg_0;
  input stream_in_full_n;
  input AXIvideo2MultiPixStream_U0_ap_start;
  input ColorMode_c20_empty_n;
  input \j_reg_251_reg[10]_1 ;
  input [5:0]\ap_CS_fsm[0]_i_2 ;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input start_once_reg;
  input ap_start;
  input \mOutPtr_reg[1] ;
  input start_for_AXIvideo2MultiPixStream_U0_full_n;
  input start_for_Block_split12_proc_U0_full_n;
  input [7:0]D;
  input [47:0]s_axis_video_TDATA;
  input [0:0]E;

  wire AXIvideo2MultiPixStream_U0_ColorMode_read;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire AXIvideo2MultiPixStream_U0_stream_in_write;
  wire B_V_data_1_sel0;
  wire \B_V_data_1_state_reg[1] ;
  wire ColorMode_c20_empty_n;
  wire [7:0]ColorMode_read_reg_552;
  wire [7:0]D;
  wire [0:0]E;
  wire [5:0]Q;
  wire [0:0]SS;
  wire [5:0]\ap_CS_fsm[0]_i_2 ;
  wire ap_CS_fsm_pp1_stage0;
  wire [0:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_n_4;
  wire ap_rst_n;
  wire ap_start;
  wire [47:0]axi_data_V_2_reg_240;
  wire \axi_data_V_2_reg_240[0]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[10]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[11]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[12]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[13]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[14]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[15]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[16]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[17]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[18]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[19]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[1]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[20]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[21]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[22]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[23]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[24]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[25]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[26]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[27]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[28]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[29]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[2]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[30]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[31]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[32]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[33]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[34]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[35]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[36]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[37]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[38]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[39]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[3]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[40]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[41]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[42]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[43]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[44]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[45]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[46]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[47]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[4]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[5]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[6]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[7]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[8]_i_1_n_4 ;
  wire \axi_data_V_2_reg_240[9]_i_1_n_4 ;
  wire [47:0]axi_data_V_3_reg_295;
  wire \axi_data_V_3_reg_295[0]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[10]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[11]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[12]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[13]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[14]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[15]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[16]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[17]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[18]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[19]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[1]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[20]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[21]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[22]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[23]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[24]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[25]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[26]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[27]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[28]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[29]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[2]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[30]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[31]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[32]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[33]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[34]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[35]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[36]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[37]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[38]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[39]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[3]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[40]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[41]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[42]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[43]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[44]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[45]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[46]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[47]_i_2_n_4 ;
  wire \axi_data_V_3_reg_295[4]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[5]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[6]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[7]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[8]_i_1_n_4 ;
  wire \axi_data_V_3_reg_295[9]_i_1_n_4 ;
  wire [47:0]axi_data_V_4_reg_331;
  wire [47:0]axi_data_V_8_reg_306;
  wire \axi_data_V_8_reg_306[47]_i_5_n_4 ;
  wire [47:0]axi_data_V_reg_167;
  wire axi_last_V_2_reg_227;
  wire axi_last_V_3_reg_285;
  wire \axi_last_V_3_reg_285[0]_i_1_n_4 ;
  wire \axi_last_V_8_reg_318_reg_n_4_[0] ;
  wire axi_last_V_9_reg_343;
  wire axi_last_V_reg_179;
  wire eol_reg_262;
  wire [11:0]i_3_fu_396_p2;
  wire [11:0]i_3_reg_600;
  wire \i_3_reg_600_reg[11]_i_1_n_10 ;
  wire \i_3_reg_600_reg[11]_i_1_n_11 ;
  wire \i_3_reg_600_reg[8]_i_1_n_10 ;
  wire \i_3_reg_600_reg[8]_i_1_n_11 ;
  wire \i_3_reg_600_reg[8]_i_1_n_4 ;
  wire \i_3_reg_600_reg[8]_i_1_n_5 ;
  wire \i_3_reg_600_reg[8]_i_1_n_6 ;
  wire \i_3_reg_600_reg[8]_i_1_n_7 ;
  wire \i_3_reg_600_reg[8]_i_1_n_8 ;
  wire \i_3_reg_600_reg[8]_i_1_n_9 ;
  wire i_reg_202;
  wire \i_reg_202_reg[11]_0 ;
  wire \i_reg_202_reg[4]_0 ;
  wire \i_reg_202_reg_n_4_[10] ;
  wire \i_reg_202_reg_n_4_[11] ;
  wire \i_reg_202_reg_n_4_[3] ;
  wire \i_reg_202_reg_n_4_[4] ;
  wire \i_reg_202_reg_n_4_[5] ;
  wire \i_reg_202_reg_n_4_[9] ;
  wire \icmp_ln1219_reg_614_reg[0]_0 ;
  wire \icmp_ln1219_reg_614_reg_n_4_[0] ;
  wire \icmp_ln1244_1_reg_590[0]_i_1_n_4 ;
  wire \icmp_ln1244_1_reg_590[0]_i_2_n_4 ;
  wire \icmp_ln1244_1_reg_590[0]_i_3_n_4 ;
  wire \icmp_ln1244_1_reg_590_reg_n_4_[0] ;
  wire \icmp_ln1244_reg_583[0]_i_1_n_4 ;
  wire \icmp_ln1244_reg_583_reg_n_4_[0] ;
  wire [47:0]if_din;
  wire [10:0]j_2_fu_407_p2;
  wire \j_reg_251[10]_i_4_n_4 ;
  wire [10:0]\j_reg_251_reg[10]_0 ;
  wire \j_reg_251_reg[10]_1 ;
  wire \mOutPtr_reg[1] ;
  wire p_0_in6_in;
  wire p_17_in;
  wire [47:0]p_1_in;
  wire [7:0]pix_val_V_0_2_fu_438_p3;
  wire pix_val_V_0_2_reg_6220;
  wire \pix_val_V_0_2_reg_622[7]_i_5_n_4 ;
  wire [7:0]pix_val_V_1_2_fu_455_p3;
  wire [7:0]pix_val_V_2_4_fu_462_p3;
  wire [7:0]pix_val_V_3_4_fu_496_p3;
  wire [7:0]pix_val_V_4_3_fu_520_p3;
  wire [7:0]pix_val_V_5_6_fu_534_p3;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_100;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_101;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_102;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_103;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_104;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_105;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_106;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_107;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_108;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_109;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_110;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_111;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_112;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_113;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_114;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_115;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_116;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_117;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_118;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_119;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_120;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_121;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_122;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_123;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_124;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_125;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_158;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_207;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_208;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_210;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_211;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_212;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_214;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_78;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_79;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_8;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_80;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_81;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_82;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_83;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_84;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_85;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_86;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_87;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_88;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_89;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_90;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_91;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_92;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_93;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_94;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_95;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_96;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_97;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_98;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_99;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_4;
  wire regslice_both_AXI_video_strm_V_last_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_user_V_U_n_4;
  wire [47:0]s_axis_video_TDATA;
  wire [47:0]s_axis_video_TDATA_int_regslice;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire shiftReg_ce;
  wire sof_4_reg_213;
  wire sof_5_reg_274;
  wire sof_reg_191;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_Block_split12_proc_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire stream_in_full_n;
  wire [7:2]\NLW_i_3_reg_600_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_i_3_reg_600_reg[11]_i_1_O_UNCONNECTED ;

  FDRE \ColorMode_read_reg_552_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[0]),
        .Q(ColorMode_read_reg_552[0]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_552_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[1]),
        .Q(ColorMode_read_reg_552[1]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_552_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[2]),
        .Q(ColorMode_read_reg_552[2]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_552_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[3]),
        .Q(ColorMode_read_reg_552[3]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_552_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[4]),
        .Q(ColorMode_read_reg_552[4]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_552_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[5]),
        .Q(ColorMode_read_reg_552[5]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_552_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[6]),
        .Q(ColorMode_read_reg_552[6]),
        .R(1'b0));
  FDRE \ColorMode_read_reg_552_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[0]_0 ),
        .D(D[7]),
        .Q(ColorMode_read_reg_552[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(ap_CS_fsm_state4),
        .I1(\j_reg_251_reg[10]_1 ),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .I3(ColorMode_c20_empty_n),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[0]_i_4 
       (.I0(\i_reg_202_reg_n_4_[11] ),
        .I1(\ap_CS_fsm[0]_i_2 [5]),
        .I2(\i_reg_202_reg_n_4_[10] ),
        .I3(\ap_CS_fsm[0]_i_2 [4]),
        .I4(\ap_CS_fsm[0]_i_2 [3]),
        .I5(\i_reg_202_reg_n_4_[9] ),
        .O(\i_reg_202_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[0]_i_6 
       (.I0(\i_reg_202_reg_n_4_[4] ),
        .I1(\ap_CS_fsm[0]_i_2 [1]),
        .I2(\i_reg_202_reg_n_4_[5] ),
        .I3(\ap_CS_fsm[0]_i_2 [2]),
        .I4(\ap_CS_fsm[0]_i_2 [0]),
        .I5(\i_reg_202_reg_n_4_[3] ),
        .O(\i_reg_202_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hF4444444)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(sof_reg_191),
        .I1(ap_CS_fsm_state2),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .I3(ColorMode_c20_empty_n),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(sof_reg_191),
        .I1(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state9),
        .I1(ap_CS_fsm_state3),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(axi_last_V_9_reg_343),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(axi_last_V_9_reg_343),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[0]_0 ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_210),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_211),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_212),
        .Q(ap_enable_reg_pp1_iter1_reg_n_4),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[0]_i_1 
       (.I0(axi_data_V_4_reg_331[0]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[0]),
        .O(\axi_data_V_2_reg_240[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[10]_i_1 
       (.I0(axi_data_V_4_reg_331[10]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[10]),
        .O(\axi_data_V_2_reg_240[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[11]_i_1 
       (.I0(axi_data_V_4_reg_331[11]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[11]),
        .O(\axi_data_V_2_reg_240[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[12]_i_1 
       (.I0(axi_data_V_4_reg_331[12]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[12]),
        .O(\axi_data_V_2_reg_240[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[13]_i_1 
       (.I0(axi_data_V_4_reg_331[13]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[13]),
        .O(\axi_data_V_2_reg_240[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[14]_i_1 
       (.I0(axi_data_V_4_reg_331[14]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[14]),
        .O(\axi_data_V_2_reg_240[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[15]_i_1 
       (.I0(axi_data_V_4_reg_331[15]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[15]),
        .O(\axi_data_V_2_reg_240[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[16]_i_1 
       (.I0(axi_data_V_4_reg_331[16]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[16]),
        .O(\axi_data_V_2_reg_240[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[17]_i_1 
       (.I0(axi_data_V_4_reg_331[17]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[17]),
        .O(\axi_data_V_2_reg_240[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[18]_i_1 
       (.I0(axi_data_V_4_reg_331[18]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[18]),
        .O(\axi_data_V_2_reg_240[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[19]_i_1 
       (.I0(axi_data_V_4_reg_331[19]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[19]),
        .O(\axi_data_V_2_reg_240[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[1]_i_1 
       (.I0(axi_data_V_4_reg_331[1]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[1]),
        .O(\axi_data_V_2_reg_240[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[20]_i_1 
       (.I0(axi_data_V_4_reg_331[20]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[20]),
        .O(\axi_data_V_2_reg_240[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[21]_i_1 
       (.I0(axi_data_V_4_reg_331[21]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[21]),
        .O(\axi_data_V_2_reg_240[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[22]_i_1 
       (.I0(axi_data_V_4_reg_331[22]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[22]),
        .O(\axi_data_V_2_reg_240[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[23]_i_1 
       (.I0(axi_data_V_4_reg_331[23]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[23]),
        .O(\axi_data_V_2_reg_240[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[24]_i_1 
       (.I0(axi_data_V_4_reg_331[24]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[24]),
        .O(\axi_data_V_2_reg_240[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[25]_i_1 
       (.I0(axi_data_V_4_reg_331[25]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[25]),
        .O(\axi_data_V_2_reg_240[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[26]_i_1 
       (.I0(axi_data_V_4_reg_331[26]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[26]),
        .O(\axi_data_V_2_reg_240[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[27]_i_1 
       (.I0(axi_data_V_4_reg_331[27]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[27]),
        .O(\axi_data_V_2_reg_240[27]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[28]_i_1 
       (.I0(axi_data_V_4_reg_331[28]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[28]),
        .O(\axi_data_V_2_reg_240[28]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[29]_i_1 
       (.I0(axi_data_V_4_reg_331[29]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[29]),
        .O(\axi_data_V_2_reg_240[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[2]_i_1 
       (.I0(axi_data_V_4_reg_331[2]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[2]),
        .O(\axi_data_V_2_reg_240[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[30]_i_1 
       (.I0(axi_data_V_4_reg_331[30]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[30]),
        .O(\axi_data_V_2_reg_240[30]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[31]_i_1 
       (.I0(axi_data_V_4_reg_331[31]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[31]),
        .O(\axi_data_V_2_reg_240[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[32]_i_1 
       (.I0(axi_data_V_4_reg_331[32]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[32]),
        .O(\axi_data_V_2_reg_240[32]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[33]_i_1 
       (.I0(axi_data_V_4_reg_331[33]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[33]),
        .O(\axi_data_V_2_reg_240[33]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[34]_i_1 
       (.I0(axi_data_V_4_reg_331[34]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[34]),
        .O(\axi_data_V_2_reg_240[34]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[35]_i_1 
       (.I0(axi_data_V_4_reg_331[35]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[35]),
        .O(\axi_data_V_2_reg_240[35]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[36]_i_1 
       (.I0(axi_data_V_4_reg_331[36]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[36]),
        .O(\axi_data_V_2_reg_240[36]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[37]_i_1 
       (.I0(axi_data_V_4_reg_331[37]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[37]),
        .O(\axi_data_V_2_reg_240[37]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[38]_i_1 
       (.I0(axi_data_V_4_reg_331[38]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[38]),
        .O(\axi_data_V_2_reg_240[38]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[39]_i_1 
       (.I0(axi_data_V_4_reg_331[39]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[39]),
        .O(\axi_data_V_2_reg_240[39]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[3]_i_1 
       (.I0(axi_data_V_4_reg_331[3]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[3]),
        .O(\axi_data_V_2_reg_240[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[40]_i_1 
       (.I0(axi_data_V_4_reg_331[40]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[40]),
        .O(\axi_data_V_2_reg_240[40]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[41]_i_1 
       (.I0(axi_data_V_4_reg_331[41]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[41]),
        .O(\axi_data_V_2_reg_240[41]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[42]_i_1 
       (.I0(axi_data_V_4_reg_331[42]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[42]),
        .O(\axi_data_V_2_reg_240[42]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[43]_i_1 
       (.I0(axi_data_V_4_reg_331[43]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[43]),
        .O(\axi_data_V_2_reg_240[43]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[44]_i_1 
       (.I0(axi_data_V_4_reg_331[44]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[44]),
        .O(\axi_data_V_2_reg_240[44]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[45]_i_1 
       (.I0(axi_data_V_4_reg_331[45]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[45]),
        .O(\axi_data_V_2_reg_240[45]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[46]_i_1 
       (.I0(axi_data_V_4_reg_331[46]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[46]),
        .O(\axi_data_V_2_reg_240[46]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[47]_i_1 
       (.I0(axi_data_V_4_reg_331[47]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[47]),
        .O(\axi_data_V_2_reg_240[47]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[4]_i_1 
       (.I0(axi_data_V_4_reg_331[4]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[4]),
        .O(\axi_data_V_2_reg_240[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[5]_i_1 
       (.I0(axi_data_V_4_reg_331[5]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[5]),
        .O(\axi_data_V_2_reg_240[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[6]_i_1 
       (.I0(axi_data_V_4_reg_331[6]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[6]),
        .O(\axi_data_V_2_reg_240[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[7]_i_1 
       (.I0(axi_data_V_4_reg_331[7]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[7]),
        .O(\axi_data_V_2_reg_240[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[8]_i_1 
       (.I0(axi_data_V_4_reg_331[8]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[8]),
        .O(\axi_data_V_2_reg_240[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_2_reg_240[9]_i_1 
       (.I0(axi_data_V_4_reg_331[9]),
        .I1(ap_CS_fsm_state9),
        .I2(axi_data_V_reg_167[9]),
        .O(\axi_data_V_2_reg_240[9]_i_1_n_4 ));
  FDRE \axi_data_V_2_reg_240_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[0]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[0]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[10]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[10]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[11]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[11]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[12]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[12]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[13]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[13]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[14]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[14]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[15]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[15]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[16]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[16]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[17]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[17]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[18]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[18]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[19]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[19]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[1]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[1]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[20]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[20]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[21]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[21]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[22]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[22]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[23]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[23]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[24]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[24]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[25]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[25]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[26]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[26]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[27]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[27]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[28]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[28]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[29]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[29]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[2]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[2]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[30]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[30]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[31]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[31]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[32] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[32]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[32]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[33] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[33]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[33]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[34] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[34]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[34]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[35] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[35]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[35]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[36] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[36]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[36]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[37] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[37]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[37]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[38] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[38]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[38]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[39] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[39]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[39]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[3]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[3]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[40] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[40]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[40]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[41] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[41]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[41]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[42] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[42]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[42]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[43] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[43]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[43]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[44] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[44]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[44]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[45] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[45]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[45]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[46] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[46]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[46]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[47] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[47]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[47]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[4]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[4]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[5]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[5]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[6]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[6]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[7]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[7]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[8]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[8]),
        .R(1'b0));
  FDRE \axi_data_V_2_reg_240_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V_2_reg_240[9]_i_1_n_4 ),
        .Q(axi_data_V_2_reg_240[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[0]_i_1 
       (.I0(axi_data_V_2_reg_240[0]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[0]),
        .O(\axi_data_V_3_reg_295[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[10]_i_1 
       (.I0(axi_data_V_2_reg_240[10]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[10]),
        .O(\axi_data_V_3_reg_295[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[11]_i_1 
       (.I0(axi_data_V_2_reg_240[11]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[11]),
        .O(\axi_data_V_3_reg_295[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[12]_i_1 
       (.I0(axi_data_V_2_reg_240[12]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[12]),
        .O(\axi_data_V_3_reg_295[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[13]_i_1 
       (.I0(axi_data_V_2_reg_240[13]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[13]),
        .O(\axi_data_V_3_reg_295[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[14]_i_1 
       (.I0(axi_data_V_2_reg_240[14]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[14]),
        .O(\axi_data_V_3_reg_295[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[15]_i_1 
       (.I0(axi_data_V_2_reg_240[15]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[15]),
        .O(\axi_data_V_3_reg_295[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[16]_i_1 
       (.I0(axi_data_V_2_reg_240[16]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[16]),
        .O(\axi_data_V_3_reg_295[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[17]_i_1 
       (.I0(axi_data_V_2_reg_240[17]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[17]),
        .O(\axi_data_V_3_reg_295[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[18]_i_1 
       (.I0(axi_data_V_2_reg_240[18]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[18]),
        .O(\axi_data_V_3_reg_295[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[19]_i_1 
       (.I0(axi_data_V_2_reg_240[19]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[19]),
        .O(\axi_data_V_3_reg_295[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[1]_i_1 
       (.I0(axi_data_V_2_reg_240[1]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[1]),
        .O(\axi_data_V_3_reg_295[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[20]_i_1 
       (.I0(axi_data_V_2_reg_240[20]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[20]),
        .O(\axi_data_V_3_reg_295[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[21]_i_1 
       (.I0(axi_data_V_2_reg_240[21]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[21]),
        .O(\axi_data_V_3_reg_295[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[22]_i_1 
       (.I0(axi_data_V_2_reg_240[22]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[22]),
        .O(\axi_data_V_3_reg_295[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[23]_i_1 
       (.I0(axi_data_V_2_reg_240[23]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[23]),
        .O(\axi_data_V_3_reg_295[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[24]_i_1 
       (.I0(axi_data_V_2_reg_240[24]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[24]),
        .O(\axi_data_V_3_reg_295[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[25]_i_1 
       (.I0(axi_data_V_2_reg_240[25]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[25]),
        .O(\axi_data_V_3_reg_295[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[26]_i_1 
       (.I0(axi_data_V_2_reg_240[26]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[26]),
        .O(\axi_data_V_3_reg_295[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[27]_i_1 
       (.I0(axi_data_V_2_reg_240[27]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[27]),
        .O(\axi_data_V_3_reg_295[27]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[28]_i_1 
       (.I0(axi_data_V_2_reg_240[28]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[28]),
        .O(\axi_data_V_3_reg_295[28]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[29]_i_1 
       (.I0(axi_data_V_2_reg_240[29]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[29]),
        .O(\axi_data_V_3_reg_295[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[2]_i_1 
       (.I0(axi_data_V_2_reg_240[2]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[2]),
        .O(\axi_data_V_3_reg_295[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[30]_i_1 
       (.I0(axi_data_V_2_reg_240[30]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[30]),
        .O(\axi_data_V_3_reg_295[30]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[31]_i_1 
       (.I0(axi_data_V_2_reg_240[31]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[31]),
        .O(\axi_data_V_3_reg_295[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[32]_i_1 
       (.I0(axi_data_V_2_reg_240[32]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[32]),
        .O(\axi_data_V_3_reg_295[32]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[33]_i_1 
       (.I0(axi_data_V_2_reg_240[33]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[33]),
        .O(\axi_data_V_3_reg_295[33]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[34]_i_1 
       (.I0(axi_data_V_2_reg_240[34]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[34]),
        .O(\axi_data_V_3_reg_295[34]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[35]_i_1 
       (.I0(axi_data_V_2_reg_240[35]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[35]),
        .O(\axi_data_V_3_reg_295[35]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[36]_i_1 
       (.I0(axi_data_V_2_reg_240[36]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[36]),
        .O(\axi_data_V_3_reg_295[36]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[37]_i_1 
       (.I0(axi_data_V_2_reg_240[37]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[37]),
        .O(\axi_data_V_3_reg_295[37]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[38]_i_1 
       (.I0(axi_data_V_2_reg_240[38]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[38]),
        .O(\axi_data_V_3_reg_295[38]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[39]_i_1 
       (.I0(axi_data_V_2_reg_240[39]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[39]),
        .O(\axi_data_V_3_reg_295[39]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[3]_i_1 
       (.I0(axi_data_V_2_reg_240[3]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[3]),
        .O(\axi_data_V_3_reg_295[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[40]_i_1 
       (.I0(axi_data_V_2_reg_240[40]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[40]),
        .O(\axi_data_V_3_reg_295[40]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[41]_i_1 
       (.I0(axi_data_V_2_reg_240[41]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[41]),
        .O(\axi_data_V_3_reg_295[41]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[42]_i_1 
       (.I0(axi_data_V_2_reg_240[42]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[42]),
        .O(\axi_data_V_3_reg_295[42]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[43]_i_1 
       (.I0(axi_data_V_2_reg_240[43]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[43]),
        .O(\axi_data_V_3_reg_295[43]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[44]_i_1 
       (.I0(axi_data_V_2_reg_240[44]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[44]),
        .O(\axi_data_V_3_reg_295[44]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[45]_i_1 
       (.I0(axi_data_V_2_reg_240[45]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[45]),
        .O(\axi_data_V_3_reg_295[45]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[46]_i_1 
       (.I0(axi_data_V_2_reg_240[46]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[46]),
        .O(\axi_data_V_3_reg_295[46]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[47]_i_2 
       (.I0(axi_data_V_2_reg_240[47]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[47]),
        .O(\axi_data_V_3_reg_295[47]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[4]_i_1 
       (.I0(axi_data_V_2_reg_240[4]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[4]),
        .O(\axi_data_V_3_reg_295[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[5]_i_1 
       (.I0(axi_data_V_2_reg_240[5]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[5]),
        .O(\axi_data_V_3_reg_295[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[6]_i_1 
       (.I0(axi_data_V_2_reg_240[6]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[6]),
        .O(\axi_data_V_3_reg_295[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[7]_i_1 
       (.I0(axi_data_V_2_reg_240[7]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[7]),
        .O(\axi_data_V_3_reg_295[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[8]_i_1 
       (.I0(axi_data_V_2_reg_240[8]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[8]),
        .O(\axi_data_V_3_reg_295[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_3_reg_295[9]_i_1 
       (.I0(axi_data_V_2_reg_240[9]),
        .I1(p_0_in6_in),
        .I2(axi_data_V_8_reg_306[9]),
        .O(\axi_data_V_3_reg_295[9]_i_1_n_4 ));
  FDRE \axi_data_V_3_reg_295_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[0]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[10]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[11]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[12]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[13]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[14]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[15]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[16]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[17]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[18]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[19]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[1]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[20]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[21]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[22]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[23]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[24] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[24]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[24]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[25] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[25]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[25]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[26] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[26]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[26]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[27] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[27]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[27]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[28] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[28]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[28]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[29] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[29]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[29]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[2]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[30] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[30]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[30]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[31] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[31]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[31]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[32] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[32]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[32]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[33] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[33]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[33]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[34] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[34]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[34]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[35] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[35]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[35]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[36] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[36]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[36]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[37] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[37]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[37]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[38] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[38]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[38]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[39] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[39]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[39]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[3]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[40] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[40]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[40]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[41] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[41]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[41]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[42] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[42]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[42]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[43] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[43]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[43]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[44] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[44]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[44]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[45] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[45]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[45]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[46] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[46]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[46]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[47] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[47]_i_2_n_4 ),
        .Q(axi_data_V_3_reg_295[47]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[4]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[5]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[6]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[7]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[8]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_reg_295_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_data_V_3_reg_295[9]_i_1_n_4 ),
        .Q(axi_data_V_3_reg_295[9]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[0]),
        .Q(axi_data_V_4_reg_331[0]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[10]),
        .Q(axi_data_V_4_reg_331[10]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[11]),
        .Q(axi_data_V_4_reg_331[11]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[12]),
        .Q(axi_data_V_4_reg_331[12]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[13]),
        .Q(axi_data_V_4_reg_331[13]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[14]),
        .Q(axi_data_V_4_reg_331[14]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[15]),
        .Q(axi_data_V_4_reg_331[15]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[16]),
        .Q(axi_data_V_4_reg_331[16]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[17]),
        .Q(axi_data_V_4_reg_331[17]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[18]),
        .Q(axi_data_V_4_reg_331[18]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[19]),
        .Q(axi_data_V_4_reg_331[19]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[1]),
        .Q(axi_data_V_4_reg_331[1]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[20]),
        .Q(axi_data_V_4_reg_331[20]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[21]),
        .Q(axi_data_V_4_reg_331[21]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[22]),
        .Q(axi_data_V_4_reg_331[22]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[23]),
        .Q(axi_data_V_4_reg_331[23]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[24] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[24]),
        .Q(axi_data_V_4_reg_331[24]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[25] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[25]),
        .Q(axi_data_V_4_reg_331[25]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[26] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[26]),
        .Q(axi_data_V_4_reg_331[26]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[27] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[27]),
        .Q(axi_data_V_4_reg_331[27]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[28] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[28]),
        .Q(axi_data_V_4_reg_331[28]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[29] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[29]),
        .Q(axi_data_V_4_reg_331[29]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[2]),
        .Q(axi_data_V_4_reg_331[2]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[30] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[30]),
        .Q(axi_data_V_4_reg_331[30]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[31] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[31]),
        .Q(axi_data_V_4_reg_331[31]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[32] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[32]),
        .Q(axi_data_V_4_reg_331[32]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[33] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[33]),
        .Q(axi_data_V_4_reg_331[33]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[34] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[34]),
        .Q(axi_data_V_4_reg_331[34]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[35] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[35]),
        .Q(axi_data_V_4_reg_331[35]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[36] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[36]),
        .Q(axi_data_V_4_reg_331[36]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[37] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[37]),
        .Q(axi_data_V_4_reg_331[37]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[38] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[38]),
        .Q(axi_data_V_4_reg_331[38]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[39] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[39]),
        .Q(axi_data_V_4_reg_331[39]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[3]),
        .Q(axi_data_V_4_reg_331[3]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[40] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[40]),
        .Q(axi_data_V_4_reg_331[40]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[41] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[41]),
        .Q(axi_data_V_4_reg_331[41]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[42] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[42]),
        .Q(axi_data_V_4_reg_331[42]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[43] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[43]),
        .Q(axi_data_V_4_reg_331[43]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[44] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[44]),
        .Q(axi_data_V_4_reg_331[44]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[45] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[45]),
        .Q(axi_data_V_4_reg_331[45]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[46] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[46]),
        .Q(axi_data_V_4_reg_331[46]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[47] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[47]),
        .Q(axi_data_V_4_reg_331[47]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[4]),
        .Q(axi_data_V_4_reg_331[4]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[5]),
        .Q(axi_data_V_4_reg_331[5]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[6]),
        .Q(axi_data_V_4_reg_331[6]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[7]),
        .Q(axi_data_V_4_reg_331[7]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[8]),
        .Q(axi_data_V_4_reg_331[8]),
        .R(1'b0));
  FDRE \axi_data_V_4_reg_331_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(p_1_in[9]),
        .Q(axi_data_V_4_reg_331[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA2A2A280)) 
    \axi_data_V_8_reg_306[47]_i_5 
       (.I0(ap_enable_reg_pp1_iter1_reg_0),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_last_V_8_reg_318_reg_n_4_[0] ),
        .I3(sof_5_reg_274),
        .I4(eol_reg_262),
        .O(\axi_data_V_8_reg_306[47]_i_5_n_4 ));
  FDRE \axi_data_V_8_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_125),
        .Q(axi_data_V_8_reg_306[0]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[10] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_115),
        .Q(axi_data_V_8_reg_306[10]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[11] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_114),
        .Q(axi_data_V_8_reg_306[11]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[12] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_113),
        .Q(axi_data_V_8_reg_306[12]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[13] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_112),
        .Q(axi_data_V_8_reg_306[13]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[14] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_111),
        .Q(axi_data_V_8_reg_306[14]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[15] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_110),
        .Q(axi_data_V_8_reg_306[15]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[16] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_109),
        .Q(axi_data_V_8_reg_306[16]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[17] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_108),
        .Q(axi_data_V_8_reg_306[17]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[18] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_107),
        .Q(axi_data_V_8_reg_306[18]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[19] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_106),
        .Q(axi_data_V_8_reg_306[19]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[1] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_124),
        .Q(axi_data_V_8_reg_306[1]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[20] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_105),
        .Q(axi_data_V_8_reg_306[20]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[21] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_104),
        .Q(axi_data_V_8_reg_306[21]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[22] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_103),
        .Q(axi_data_V_8_reg_306[22]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[23] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_102),
        .Q(axi_data_V_8_reg_306[23]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[24] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_101),
        .Q(axi_data_V_8_reg_306[24]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[25] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_100),
        .Q(axi_data_V_8_reg_306[25]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[26] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_99),
        .Q(axi_data_V_8_reg_306[26]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[27] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_98),
        .Q(axi_data_V_8_reg_306[27]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[28] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_97),
        .Q(axi_data_V_8_reg_306[28]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[29] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_96),
        .Q(axi_data_V_8_reg_306[29]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[2] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_123),
        .Q(axi_data_V_8_reg_306[2]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[30] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_95),
        .Q(axi_data_V_8_reg_306[30]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[31] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_94),
        .Q(axi_data_V_8_reg_306[31]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[32] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_93),
        .Q(axi_data_V_8_reg_306[32]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[33] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_92),
        .Q(axi_data_V_8_reg_306[33]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[34] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_91),
        .Q(axi_data_V_8_reg_306[34]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[35] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_90),
        .Q(axi_data_V_8_reg_306[35]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[36] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_89),
        .Q(axi_data_V_8_reg_306[36]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[37] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_88),
        .Q(axi_data_V_8_reg_306[37]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[38] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_87),
        .Q(axi_data_V_8_reg_306[38]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[39] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_86),
        .Q(axi_data_V_8_reg_306[39]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[3] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_122),
        .Q(axi_data_V_8_reg_306[3]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[40] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_85),
        .Q(axi_data_V_8_reg_306[40]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[41] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_84),
        .Q(axi_data_V_8_reg_306[41]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[42] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_83),
        .Q(axi_data_V_8_reg_306[42]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[43] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_82),
        .Q(axi_data_V_8_reg_306[43]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[44] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_81),
        .Q(axi_data_V_8_reg_306[44]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[45] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_80),
        .Q(axi_data_V_8_reg_306[45]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[46] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_79),
        .Q(axi_data_V_8_reg_306[46]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[47] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_78),
        .Q(axi_data_V_8_reg_306[47]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[4] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_121),
        .Q(axi_data_V_8_reg_306[4]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[5] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_120),
        .Q(axi_data_V_8_reg_306[5]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[6] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_119),
        .Q(axi_data_V_8_reg_306[6]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[7] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_118),
        .Q(axi_data_V_8_reg_306[7]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[8] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_117),
        .Q(axi_data_V_8_reg_306[8]),
        .R(1'b0));
  FDRE \axi_data_V_8_reg_306_reg[9] 
       (.C(ap_clk),
        .CE(p_17_in),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_116),
        .Q(axi_data_V_8_reg_306[9]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[0]),
        .Q(axi_data_V_reg_167[0]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[10]),
        .Q(axi_data_V_reg_167[10]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[11]),
        .Q(axi_data_V_reg_167[11]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[12] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[12]),
        .Q(axi_data_V_reg_167[12]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[13] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[13]),
        .Q(axi_data_V_reg_167[13]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[14] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[14]),
        .Q(axi_data_V_reg_167[14]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[15] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[15]),
        .Q(axi_data_V_reg_167[15]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[16] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[16]),
        .Q(axi_data_V_reg_167[16]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[17] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[17]),
        .Q(axi_data_V_reg_167[17]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[18] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[18]),
        .Q(axi_data_V_reg_167[18]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[19] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[19]),
        .Q(axi_data_V_reg_167[19]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[1]),
        .Q(axi_data_V_reg_167[1]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[20] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[20]),
        .Q(axi_data_V_reg_167[20]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[21] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[21]),
        .Q(axi_data_V_reg_167[21]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[22] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[22]),
        .Q(axi_data_V_reg_167[22]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[23] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[23]),
        .Q(axi_data_V_reg_167[23]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[24] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[24]),
        .Q(axi_data_V_reg_167[24]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[25] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[25]),
        .Q(axi_data_V_reg_167[25]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[26] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[26]),
        .Q(axi_data_V_reg_167[26]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[27] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[27]),
        .Q(axi_data_V_reg_167[27]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[28] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[28]),
        .Q(axi_data_V_reg_167[28]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[29] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[29]),
        .Q(axi_data_V_reg_167[29]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[2]),
        .Q(axi_data_V_reg_167[2]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[30] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[30]),
        .Q(axi_data_V_reg_167[30]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[31] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[31]),
        .Q(axi_data_V_reg_167[31]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[32] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[32]),
        .Q(axi_data_V_reg_167[32]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[33] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[33]),
        .Q(axi_data_V_reg_167[33]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[34] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[34]),
        .Q(axi_data_V_reg_167[34]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[35] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[35]),
        .Q(axi_data_V_reg_167[35]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[36] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[36]),
        .Q(axi_data_V_reg_167[36]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[37] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[37]),
        .Q(axi_data_V_reg_167[37]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[38] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[38]),
        .Q(axi_data_V_reg_167[38]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[39] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[39]),
        .Q(axi_data_V_reg_167[39]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[3]),
        .Q(axi_data_V_reg_167[3]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[40] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[40]),
        .Q(axi_data_V_reg_167[40]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[41] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[41]),
        .Q(axi_data_V_reg_167[41]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[42] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[42]),
        .Q(axi_data_V_reg_167[42]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[43] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[43]),
        .Q(axi_data_V_reg_167[43]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[44] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[44]),
        .Q(axi_data_V_reg_167[44]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[45] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[45]),
        .Q(axi_data_V_reg_167[45]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[46] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[46]),
        .Q(axi_data_V_reg_167[46]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[47] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[47]),
        .Q(axi_data_V_reg_167[47]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[4]),
        .Q(axi_data_V_reg_167[4]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[5]),
        .Q(axi_data_V_reg_167[5]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[6]),
        .Q(axi_data_V_reg_167[6]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[7]),
        .Q(axi_data_V_reg_167[7]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[8]),
        .Q(axi_data_V_reg_167[8]),
        .R(1'b0));
  FDRE \axi_data_V_reg_167_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TDATA_int_regslice[9]),
        .Q(axi_data_V_reg_167[9]),
        .R(1'b0));
  FDSE \axi_last_V_2_reg_227_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(axi_last_V_reg_179),
        .Q(axi_last_V_2_reg_227),
        .S(ap_CS_fsm_state9));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_3_reg_285[0]_i_1 
       (.I0(axi_last_V_2_reg_227),
        .I1(p_0_in6_in),
        .I2(\axi_last_V_8_reg_318_reg_n_4_[0] ),
        .O(\axi_last_V_3_reg_285[0]_i_1_n_4 ));
  FDRE \axi_last_V_3_reg_285_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .D(\axi_last_V_3_reg_285[0]_i_1_n_4 ),
        .Q(axi_last_V_3_reg_285),
        .R(1'b0));
  FDRE \axi_last_V_8_reg_318_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .Q(\axi_last_V_8_reg_318_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \axi_last_V_9_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .D(regslice_both_AXI_video_strm_V_last_V_U_n_4),
        .Q(axi_last_V_9_reg_343),
        .R(1'b0));
  FDRE \axi_last_V_reg_179_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .D(s_axis_video_TLAST_int_regslice),
        .Q(axi_last_V_reg_179),
        .R(1'b0));
  FDRE \eol_reg_262_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_208),
        .Q(eol_reg_262),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_3_reg_600[0]_i_1 
       (.I0(Q[0]),
        .O(i_3_fu_396_p2[0]));
  FDRE \i_3_reg_600_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_3_fu_396_p2[0]),
        .Q(i_3_reg_600[0]),
        .R(1'b0));
  FDRE \i_3_reg_600_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_3_fu_396_p2[10]),
        .Q(i_3_reg_600[10]),
        .R(1'b0));
  FDRE \i_3_reg_600_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_3_fu_396_p2[11]),
        .Q(i_3_reg_600[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_3_reg_600_reg[11]_i_1 
       (.CI(\i_3_reg_600_reg[8]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_3_reg_600_reg[11]_i_1_CO_UNCONNECTED [7:2],\i_3_reg_600_reg[11]_i_1_n_10 ,\i_3_reg_600_reg[11]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_3_reg_600_reg[11]_i_1_O_UNCONNECTED [7:3],i_3_fu_396_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\i_reg_202_reg_n_4_[11] ,\i_reg_202_reg_n_4_[10] ,\i_reg_202_reg_n_4_[9] }));
  FDRE \i_3_reg_600_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_3_fu_396_p2[1]),
        .Q(i_3_reg_600[1]),
        .R(1'b0));
  FDRE \i_3_reg_600_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_3_fu_396_p2[2]),
        .Q(i_3_reg_600[2]),
        .R(1'b0));
  FDRE \i_3_reg_600_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_3_fu_396_p2[3]),
        .Q(i_3_reg_600[3]),
        .R(1'b0));
  FDRE \i_3_reg_600_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_3_fu_396_p2[4]),
        .Q(i_3_reg_600[4]),
        .R(1'b0));
  FDRE \i_3_reg_600_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_3_fu_396_p2[5]),
        .Q(i_3_reg_600[5]),
        .R(1'b0));
  FDRE \i_3_reg_600_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_3_fu_396_p2[6]),
        .Q(i_3_reg_600[6]),
        .R(1'b0));
  FDRE \i_3_reg_600_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_3_fu_396_p2[7]),
        .Q(i_3_reg_600[7]),
        .R(1'b0));
  FDRE \i_3_reg_600_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_3_fu_396_p2[8]),
        .Q(i_3_reg_600[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_3_reg_600_reg[8]_i_1 
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({\i_3_reg_600_reg[8]_i_1_n_4 ,\i_3_reg_600_reg[8]_i_1_n_5 ,\i_3_reg_600_reg[8]_i_1_n_6 ,\i_3_reg_600_reg[8]_i_1_n_7 ,\i_3_reg_600_reg[8]_i_1_n_8 ,\i_3_reg_600_reg[8]_i_1_n_9 ,\i_3_reg_600_reg[8]_i_1_n_10 ,\i_3_reg_600_reg[8]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(i_3_fu_396_p2[8:1]),
        .S({Q[5:3],\i_reg_202_reg_n_4_[5] ,\i_reg_202_reg_n_4_[4] ,\i_reg_202_reg_n_4_[3] ,Q[2:1]}));
  FDRE \i_3_reg_600_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_3_fu_396_p2[9]),
        .Q(i_3_reg_600[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_reg_202[11]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(i_reg_202));
  FDRE \i_reg_202_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_600[0]),
        .Q(Q[0]),
        .R(i_reg_202));
  FDRE \i_reg_202_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_600[10]),
        .Q(\i_reg_202_reg_n_4_[10] ),
        .R(i_reg_202));
  FDRE \i_reg_202_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_600[11]),
        .Q(\i_reg_202_reg_n_4_[11] ),
        .R(i_reg_202));
  FDRE \i_reg_202_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_600[1]),
        .Q(Q[1]),
        .R(i_reg_202));
  FDRE \i_reg_202_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_600[2]),
        .Q(Q[2]),
        .R(i_reg_202));
  FDRE \i_reg_202_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_600[3]),
        .Q(\i_reg_202_reg_n_4_[3] ),
        .R(i_reg_202));
  FDRE \i_reg_202_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_600[4]),
        .Q(\i_reg_202_reg_n_4_[4] ),
        .R(i_reg_202));
  FDRE \i_reg_202_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_600[5]),
        .Q(\i_reg_202_reg_n_4_[5] ),
        .R(i_reg_202));
  FDRE \i_reg_202_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_600[6]),
        .Q(Q[3]),
        .R(i_reg_202));
  FDRE \i_reg_202_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_600[7]),
        .Q(Q[4]),
        .R(i_reg_202));
  FDRE \i_reg_202_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_600[8]),
        .Q(Q[5]),
        .R(i_reg_202));
  FDRE \i_reg_202_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_3_reg_600[9]),
        .Q(\i_reg_202_reg_n_4_[9] ),
        .R(i_reg_202));
  FDRE \icmp_ln1219_reg_614_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_207),
        .Q(\icmp_ln1219_reg_614_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h444F)) 
    \icmp_ln1244_1_reg_590[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\icmp_ln1244_1_reg_590_reg_n_4_[0] ),
        .I2(\icmp_ln1244_1_reg_590[0]_i_2_n_4 ),
        .I3(ColorMode_read_reg_552[0]),
        .O(\icmp_ln1244_1_reg_590[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln1244_1_reg_590[0]_i_2 
       (.I0(ColorMode_read_reg_552[2]),
        .I1(ColorMode_read_reg_552[1]),
        .I2(ColorMode_read_reg_552[4]),
        .I3(ColorMode_read_reg_552[5]),
        .I4(\icmp_ln1244_1_reg_590[0]_i_3_n_4 ),
        .O(\icmp_ln1244_1_reg_590[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \icmp_ln1244_1_reg_590[0]_i_3 
       (.I0(ColorMode_read_reg_552[6]),
        .I1(ColorMode_read_reg_552[7]),
        .I2(ap_CS_fsm_state3),
        .I3(ColorMode_read_reg_552[3]),
        .O(\icmp_ln1244_1_reg_590[0]_i_3_n_4 ));
  FDRE \icmp_ln1244_1_reg_590_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1244_1_reg_590[0]_i_1_n_4 ),
        .Q(\icmp_ln1244_1_reg_590_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h4F44)) 
    \icmp_ln1244_reg_583[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\icmp_ln1244_reg_583_reg_n_4_[0] ),
        .I2(\icmp_ln1244_1_reg_590[0]_i_2_n_4 ),
        .I3(ColorMode_read_reg_552[0]),
        .O(\icmp_ln1244_reg_583[0]_i_1_n_4 ));
  FDRE \icmp_ln1244_reg_583_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1244_reg_583[0]_i_1_n_4 ),
        .Q(\icmp_ln1244_reg_583_reg_n_4_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_251[0]_i_1 
       (.I0(\j_reg_251_reg[10]_0 [0]),
        .O(j_2_fu_407_p2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_251[10]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(\j_reg_251_reg[10]_1 ),
        .O(p_0_in6_in));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_reg_251[10]_i_3 
       (.I0(\j_reg_251_reg[10]_0 [10]),
        .I1(\j_reg_251_reg[10]_0 [8]),
        .I2(\j_reg_251_reg[10]_0 [6]),
        .I3(\j_reg_251[10]_i_4_n_4 ),
        .I4(\j_reg_251_reg[10]_0 [7]),
        .I5(\j_reg_251_reg[10]_0 [9]),
        .O(j_2_fu_407_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_reg_251[10]_i_4 
       (.I0(\j_reg_251_reg[10]_0 [5]),
        .I1(\j_reg_251_reg[10]_0 [3]),
        .I2(\j_reg_251_reg[10]_0 [0]),
        .I3(\j_reg_251_reg[10]_0 [1]),
        .I4(\j_reg_251_reg[10]_0 [2]),
        .I5(\j_reg_251_reg[10]_0 [4]),
        .O(\j_reg_251[10]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_251[1]_i_1 
       (.I0(\j_reg_251_reg[10]_0 [0]),
        .I1(\j_reg_251_reg[10]_0 [1]),
        .O(j_2_fu_407_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_251[2]_i_1 
       (.I0(\j_reg_251_reg[10]_0 [2]),
        .I1(\j_reg_251_reg[10]_0 [1]),
        .I2(\j_reg_251_reg[10]_0 [0]),
        .O(j_2_fu_407_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_251[3]_i_1 
       (.I0(\j_reg_251_reg[10]_0 [3]),
        .I1(\j_reg_251_reg[10]_0 [0]),
        .I2(\j_reg_251_reg[10]_0 [1]),
        .I3(\j_reg_251_reg[10]_0 [2]),
        .O(j_2_fu_407_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_251[4]_i_1 
       (.I0(\j_reg_251_reg[10]_0 [4]),
        .I1(\j_reg_251_reg[10]_0 [2]),
        .I2(\j_reg_251_reg[10]_0 [1]),
        .I3(\j_reg_251_reg[10]_0 [0]),
        .I4(\j_reg_251_reg[10]_0 [3]),
        .O(j_2_fu_407_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \j_reg_251[5]_i_1 
       (.I0(\j_reg_251_reg[10]_0 [5]),
        .I1(\j_reg_251_reg[10]_0 [3]),
        .I2(\j_reg_251_reg[10]_0 [0]),
        .I3(\j_reg_251_reg[10]_0 [1]),
        .I4(\j_reg_251_reg[10]_0 [2]),
        .I5(\j_reg_251_reg[10]_0 [4]),
        .O(j_2_fu_407_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_251[6]_i_1 
       (.I0(\j_reg_251_reg[10]_0 [6]),
        .I1(\j_reg_251[10]_i_4_n_4 ),
        .O(j_2_fu_407_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_251[7]_i_1 
       (.I0(\j_reg_251_reg[10]_0 [7]),
        .I1(\j_reg_251[10]_i_4_n_4 ),
        .I2(\j_reg_251_reg[10]_0 [6]),
        .O(j_2_fu_407_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \j_reg_251[8]_i_1 
       (.I0(\j_reg_251_reg[10]_0 [8]),
        .I1(\j_reg_251_reg[10]_0 [6]),
        .I2(\j_reg_251[10]_i_4_n_4 ),
        .I3(\j_reg_251_reg[10]_0 [7]),
        .O(j_2_fu_407_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_251[9]_i_1 
       (.I0(\j_reg_251_reg[10]_0 [9]),
        .I1(\j_reg_251_reg[10]_0 [7]),
        .I2(\j_reg_251[10]_i_4_n_4 ),
        .I3(\j_reg_251_reg[10]_0 [6]),
        .I4(\j_reg_251_reg[10]_0 [8]),
        .O(j_2_fu_407_p2[9]));
  FDRE \j_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_407_p2[0]),
        .Q(\j_reg_251_reg[10]_0 [0]),
        .R(p_0_in6_in));
  FDRE \j_reg_251_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_407_p2[10]),
        .Q(\j_reg_251_reg[10]_0 [10]),
        .R(p_0_in6_in));
  FDRE \j_reg_251_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_407_p2[1]),
        .Q(\j_reg_251_reg[10]_0 [1]),
        .R(p_0_in6_in));
  FDRE \j_reg_251_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_407_p2[2]),
        .Q(\j_reg_251_reg[10]_0 [2]),
        .R(p_0_in6_in));
  FDRE \j_reg_251_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_407_p2[3]),
        .Q(\j_reg_251_reg[10]_0 [3]),
        .R(p_0_in6_in));
  FDRE \j_reg_251_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_407_p2[4]),
        .Q(\j_reg_251_reg[10]_0 [4]),
        .R(p_0_in6_in));
  FDRE \j_reg_251_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_407_p2[5]),
        .Q(\j_reg_251_reg[10]_0 [5]),
        .R(p_0_in6_in));
  FDRE \j_reg_251_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_407_p2[6]),
        .Q(\j_reg_251_reg[10]_0 [6]),
        .R(p_0_in6_in));
  FDRE \j_reg_251_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_407_p2[7]),
        .Q(\j_reg_251_reg[10]_0 [7]),
        .R(p_0_in6_in));
  FDRE \j_reg_251_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_407_p2[8]),
        .Q(\j_reg_251_reg[10]_0 [8]),
        .R(p_0_in6_in));
  FDRE \j_reg_251_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_407_p2[9]),
        .Q(\j_reg_251_reg[10]_0 [9]),
        .R(p_0_in6_in));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \mOutPtr[1]_i_3__7 
       (.I0(ap_CS_fsm_state4),
        .I1(\j_reg_251_reg[10]_1 ),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAABAAAAAAAAAAAAA)) 
    \mOutPtr[1]_i_4 
       (.I0(\ap_CS_fsm_reg[3]_0 ),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(\mOutPtr_reg[1] ),
        .I4(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I5(start_for_Block_split12_proc_U0_full_n),
        .O(start_once_reg_reg));
  LUT6 #(
    .INIT(64'hEEEEEEEEF0EEEEEE)) 
    \pix_val_V_0_2_reg_622[7]_i_5 
       (.I0(eol_reg_262),
        .I1(sof_5_reg_274),
        .I2(\axi_last_V_8_reg_318_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter1_reg_n_4),
        .I5(\icmp_ln1219_reg_614_reg_n_4_[0] ),
        .O(\pix_val_V_0_2_reg_622[7]_i_5_n_4 ));
  FDRE \pix_val_V_0_2_reg_622_reg[0] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_0_2_fu_438_p3[0]),
        .Q(if_din[0]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_622_reg[1] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_0_2_fu_438_p3[1]),
        .Q(if_din[1]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_622_reg[2] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_0_2_fu_438_p3[2]),
        .Q(if_din[2]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_622_reg[3] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_0_2_fu_438_p3[3]),
        .Q(if_din[3]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_622_reg[4] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_0_2_fu_438_p3[4]),
        .Q(if_din[4]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_622_reg[5] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_0_2_fu_438_p3[5]),
        .Q(if_din[5]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_622_reg[6] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_0_2_fu_438_p3[6]),
        .Q(if_din[6]),
        .R(1'b0));
  FDRE \pix_val_V_0_2_reg_622_reg[7] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_0_2_fu_438_p3[7]),
        .Q(if_din[7]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_627_reg[0] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_1_2_fu_455_p3[0]),
        .Q(if_din[8]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_627_reg[1] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_1_2_fu_455_p3[1]),
        .Q(if_din[9]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_627_reg[2] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_1_2_fu_455_p3[2]),
        .Q(if_din[10]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_627_reg[3] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_1_2_fu_455_p3[3]),
        .Q(if_din[11]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_627_reg[4] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_1_2_fu_455_p3[4]),
        .Q(if_din[12]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_627_reg[5] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_1_2_fu_455_p3[5]),
        .Q(if_din[13]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_627_reg[6] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_1_2_fu_455_p3[6]),
        .Q(if_din[14]),
        .R(1'b0));
  FDRE \pix_val_V_1_2_reg_627_reg[7] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_1_2_fu_455_p3[7]),
        .Q(if_din[15]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_632_reg[0] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_2_4_fu_462_p3[0]),
        .Q(if_din[16]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_632_reg[1] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_2_4_fu_462_p3[1]),
        .Q(if_din[17]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_632_reg[2] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_2_4_fu_462_p3[2]),
        .Q(if_din[18]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_632_reg[3] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_2_4_fu_462_p3[3]),
        .Q(if_din[19]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_632_reg[4] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_2_4_fu_462_p3[4]),
        .Q(if_din[20]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_632_reg[5] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_2_4_fu_462_p3[5]),
        .Q(if_din[21]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_632_reg[6] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_2_4_fu_462_p3[6]),
        .Q(if_din[22]),
        .R(1'b0));
  FDRE \pix_val_V_2_4_reg_632_reg[7] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_2_4_fu_462_p3[7]),
        .Q(if_din[23]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_637_reg[0] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_3_4_fu_496_p3[0]),
        .Q(if_din[24]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_637_reg[1] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_3_4_fu_496_p3[1]),
        .Q(if_din[25]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_637_reg[2] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_3_4_fu_496_p3[2]),
        .Q(if_din[26]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_637_reg[3] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_3_4_fu_496_p3[3]),
        .Q(if_din[27]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_637_reg[4] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_3_4_fu_496_p3[4]),
        .Q(if_din[28]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_637_reg[5] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_3_4_fu_496_p3[5]),
        .Q(if_din[29]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_637_reg[6] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_3_4_fu_496_p3[6]),
        .Q(if_din[30]),
        .R(1'b0));
  FDRE \pix_val_V_3_4_reg_637_reg[7] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_3_4_fu_496_p3[7]),
        .Q(if_din[31]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_642_reg[0] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_4_3_fu_520_p3[0]),
        .Q(if_din[32]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_642_reg[1] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_4_3_fu_520_p3[1]),
        .Q(if_din[33]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_642_reg[2] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_4_3_fu_520_p3[2]),
        .Q(if_din[34]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_642_reg[3] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_4_3_fu_520_p3[3]),
        .Q(if_din[35]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_642_reg[4] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_4_3_fu_520_p3[4]),
        .Q(if_din[36]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_642_reg[5] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_4_3_fu_520_p3[5]),
        .Q(if_din[37]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_642_reg[6] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_4_3_fu_520_p3[6]),
        .Q(if_din[38]),
        .R(1'b0));
  FDRE \pix_val_V_4_3_reg_642_reg[7] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_4_3_fu_520_p3[7]),
        .Q(if_din[39]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_647_reg[0] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_5_6_fu_534_p3[0]),
        .Q(if_din[40]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_647_reg[1] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_5_6_fu_534_p3[1]),
        .Q(if_din[41]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_647_reg[2] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_5_6_fu_534_p3[2]),
        .Q(if_din[42]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_647_reg[3] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_5_6_fu_534_p3[3]),
        .Q(if_din[43]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_647_reg[4] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_5_6_fu_534_p3[4]),
        .Q(if_din[44]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_647_reg[5] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_5_6_fu_534_p3[5]),
        .Q(if_din[45]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_647_reg[6] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_5_6_fu_534_p3[6]),
        .Q(if_din[46]),
        .R(1'b0));
  FDRE \pix_val_V_5_6_reg_647_reg[7] 
       (.C(ap_clk),
        .CE(pix_val_V_0_2_reg_6220),
        .D(pix_val_V_5_6_fu_534_p3[7]),
        .Q(if_din[47]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_regslice_both_113 regslice_both_AXI_video_strm_V_data_V_U
       (.AXIvideo2MultiPixStream_U0_stream_in_write(AXIvideo2MultiPixStream_U0_stream_in_write),
        .\B_V_data_1_payload_B_reg[47]_0 (s_axis_video_TDATA_int_regslice),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D(pix_val_V_1_2_fu_455_p3),
        .E(p_17_in),
        .Q({ap_CS_fsm_state8,ap_CS_fsm_state7,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state2}),
        .SS(SS),
        .\ap_CS_fsm_reg[4] (\ap_CS_fsm_reg[4]_0 ),
        .\ap_CS_fsm_reg[4]_0 (pix_val_V_0_2_reg_6220),
        .\ap_CS_fsm_reg[4]_1 (\ap_CS_fsm_reg[4]_1 ),
        .\ap_CS_fsm_reg[4]_2 (regslice_both_AXI_video_strm_V_data_V_U_n_211),
        .\ap_CS_fsm_reg[5] (regslice_both_AXI_video_strm_V_data_V_U_n_158),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg({ap_NS_fsm[5],regslice_both_AXI_video_strm_V_data_V_U_n_210}),
        .ap_enable_reg_pp1_iter1_reg(regslice_both_AXI_video_strm_V_data_V_U_n_212),
        .ap_enable_reg_pp1_iter1_reg_0(ap_enable_reg_pp1_iter1_reg_0),
        .ap_enable_reg_pp1_iter1_reg_1(ap_enable_reg_pp1_iter1_reg_n_4),
        .ap_rst_n(ap_rst_n),
        .\axi_data_V_3_reg_295_reg[47] (p_1_in),
        .\axi_data_V_8_reg_306_reg[0] (\axi_data_V_8_reg_306[47]_i_5_n_4 ),
        .\axi_data_V_8_reg_306_reg[47] ({regslice_both_AXI_video_strm_V_data_V_U_n_78,regslice_both_AXI_video_strm_V_data_V_U_n_79,regslice_both_AXI_video_strm_V_data_V_U_n_80,regslice_both_AXI_video_strm_V_data_V_U_n_81,regslice_both_AXI_video_strm_V_data_V_U_n_82,regslice_both_AXI_video_strm_V_data_V_U_n_83,regslice_both_AXI_video_strm_V_data_V_U_n_84,regslice_both_AXI_video_strm_V_data_V_U_n_85,regslice_both_AXI_video_strm_V_data_V_U_n_86,regslice_both_AXI_video_strm_V_data_V_U_n_87,regslice_both_AXI_video_strm_V_data_V_U_n_88,regslice_both_AXI_video_strm_V_data_V_U_n_89,regslice_both_AXI_video_strm_V_data_V_U_n_90,regslice_both_AXI_video_strm_V_data_V_U_n_91,regslice_both_AXI_video_strm_V_data_V_U_n_92,regslice_both_AXI_video_strm_V_data_V_U_n_93,regslice_both_AXI_video_strm_V_data_V_U_n_94,regslice_both_AXI_video_strm_V_data_V_U_n_95,regslice_both_AXI_video_strm_V_data_V_U_n_96,regslice_both_AXI_video_strm_V_data_V_U_n_97,regslice_both_AXI_video_strm_V_data_V_U_n_98,regslice_both_AXI_video_strm_V_data_V_U_n_99,regslice_both_AXI_video_strm_V_data_V_U_n_100,regslice_both_AXI_video_strm_V_data_V_U_n_101,regslice_both_AXI_video_strm_V_data_V_U_n_102,regslice_both_AXI_video_strm_V_data_V_U_n_103,regslice_both_AXI_video_strm_V_data_V_U_n_104,regslice_both_AXI_video_strm_V_data_V_U_n_105,regslice_both_AXI_video_strm_V_data_V_U_n_106,regslice_both_AXI_video_strm_V_data_V_U_n_107,regslice_both_AXI_video_strm_V_data_V_U_n_108,regslice_both_AXI_video_strm_V_data_V_U_n_109,regslice_both_AXI_video_strm_V_data_V_U_n_110,regslice_both_AXI_video_strm_V_data_V_U_n_111,regslice_both_AXI_video_strm_V_data_V_U_n_112,regslice_both_AXI_video_strm_V_data_V_U_n_113,regslice_both_AXI_video_strm_V_data_V_U_n_114,regslice_both_AXI_video_strm_V_data_V_U_n_115,regslice_both_AXI_video_strm_V_data_V_U_n_116,regslice_both_AXI_video_strm_V_data_V_U_n_117,regslice_both_AXI_video_strm_V_data_V_U_n_118,regslice_both_AXI_video_strm_V_data_V_U_n_119,regslice_both_AXI_video_strm_V_data_V_U_n_120,regslice_both_AXI_video_strm_V_data_V_U_n_121,regslice_both_AXI_video_strm_V_data_V_U_n_122,regslice_both_AXI_video_strm_V_data_V_U_n_123,regslice_both_AXI_video_strm_V_data_V_U_n_124,regslice_both_AXI_video_strm_V_data_V_U_n_125}),
        .\axi_data_V_8_reg_306_reg[47]_0 (axi_data_V_8_reg_306),
        .\axi_data_V_8_reg_306_reg[47]_1 (axi_data_V_3_reg_295),
        .axi_last_V_9_reg_343(axi_last_V_9_reg_343),
        .eol_reg_262(eol_reg_262),
        .\eol_reg_262_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_208),
        .\eol_reg_262_reg[0]_0 (\axi_last_V_8_reg_318_reg_n_4_[0] ),
        .\icmp_ln1219_reg_614_reg[0] (\icmp_ln1219_reg_614_reg[0]_0 ),
        .\icmp_ln1219_reg_614_reg[0]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_207),
        .\icmp_ln1219_reg_614_reg[0]_1 (regslice_both_AXI_video_strm_V_data_V_U_n_214),
        .\icmp_ln1219_reg_614_reg[0]_2 (\icmp_ln1219_reg_614_reg_n_4_[0] ),
        .\icmp_ln1244_1_reg_590_reg[0] (pix_val_V_0_2_fu_438_p3),
        .\icmp_ln1244_1_reg_590_reg[0]_0 (pix_val_V_2_4_fu_462_p3),
        .\icmp_ln1244_1_reg_590_reg[0]_1 (pix_val_V_3_4_fu_496_p3),
        .\icmp_ln1244_reg_583_reg[0] (pix_val_V_4_3_fu_520_p3),
        .\icmp_ln1244_reg_583_reg[0]_0 (pix_val_V_5_6_fu_534_p3),
        .p_0_in6_in(p_0_in6_in),
        .\pix_val_V_0_2_reg_622_reg[0] (\pix_val_V_0_2_reg_622[7]_i_5_n_4 ),
        .\pix_val_V_1_2_reg_627_reg[0] (\icmp_ln1244_1_reg_590_reg_n_4_[0] ),
        .\pix_val_V_3_4_reg_637_reg[0] (\icmp_ln1244_reg_583_reg_n_4_[0] ),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .shiftReg_ce(shiftReg_ce),
        .sof_4_reg_213(sof_4_reg_213),
        .sof_5_reg_274(sof_5_reg_274),
        .\sof_5_reg_274_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .sof_reg_191(sof_reg_191),
        .\sof_reg_191_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .stream_in_full_n(stream_in_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_regslice_both__parameterized1_114 regslice_both_AXI_video_strm_V_last_V_U
       (.B_V_data_1_sel0(B_V_data_1_sel0),
        .Q(ap_CS_fsm_state7),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_3_reg_285(axi_last_V_3_reg_285),
        .\axi_last_V_3_reg_285_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_6),
        .\axi_last_V_8_reg_318_reg[0] (\ap_CS_fsm_reg[4]_0 ),
        .\axi_last_V_8_reg_318_reg[0]_0 (\axi_data_V_8_reg_306[47]_i_5_n_4 ),
        .\axi_last_V_8_reg_318_reg[0]_1 (\ap_CS_fsm_reg[4]_1 ),
        .\axi_last_V_8_reg_318_reg[0]_2 (\axi_last_V_8_reg_318_reg_n_4_[0] ),
        .eol_reg_262(eol_reg_262),
        .\eol_reg_262_reg[0] (regslice_both_AXI_video_strm_V_last_V_U_n_4),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TLAST_int_regslice(s_axis_video_TLAST_int_regslice),
        .s_axis_video_TVALID(s_axis_video_TVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_regslice_both__parameterized1_115 regslice_both_AXI_video_strm_V_user_V_U
       (.AXIvideo2MultiPixStream_U0_ColorMode_read(AXIvideo2MultiPixStream_U0_ColorMode_read),
        .B_V_data_1_sel0(B_V_data_1_sel0),
        .E(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .sof_reg_191(sof_reg_191),
        .\sof_reg_191_reg[0] (regslice_both_AXI_video_strm_V_user_V_U_n_4));
  FDRE \sof_4_reg_213_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(ap_CS_fsm_state3),
        .Q(sof_4_reg_213),
        .R(ap_CS_fsm_state9));
  FDRE \sof_5_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .Q(sof_5_reg_274),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \sof_reg_191[0]_i_2 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(ColorMode_c20_empty_n),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .O(AXIvideo2MultiPixStream_U0_ColorMode_read));
  FDRE \sof_reg_191_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_user_V_U_n_4),
        .Q(sof_reg_191),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_Block_split12_proc
   (ap_return_0_preg,
    ap_return_1_preg,
    ap_done_reg,
    ap_done_reg_reg_0,
    Block_split12_proc_U0_ColorMode_out_write,
    SS,
    Block_split12_proc_U0_ap_return_0,
    ap_clk,
    ap_return_1_preg0,
    ap_done_reg_reg_1,
    Block_split12_proc_U0_ap_start,
    ColorMode_c_empty_n,
    ColorMode_c21_full_n);
  output ap_return_0_preg;
  output ap_return_1_preg;
  output ap_done_reg;
  output ap_done_reg_reg_0;
  output Block_split12_proc_U0_ColorMode_out_write;
  input [0:0]SS;
  input Block_split12_proc_U0_ap_return_0;
  input ap_clk;
  input ap_return_1_preg0;
  input ap_done_reg_reg_1;
  input Block_split12_proc_U0_ap_start;
  input ColorMode_c_empty_n;
  input ColorMode_c21_full_n;

  wire Block_split12_proc_U0_ColorMode_out_write;
  wire Block_split12_proc_U0_ap_return_0;
  wire Block_split12_proc_U0_ap_start;
  wire ColorMode_c21_full_n;
  wire ColorMode_c_empty_n;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_return_0_preg;
  wire ap_return_1_preg;
  wire ap_return_1_preg0;

  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(ap_done_reg),
        .I1(ColorMode_c21_full_n),
        .I2(ColorMode_c_empty_n),
        .I3(Block_split12_proc_U0_ap_start),
        .O(Block_split12_proc_U0_ColorMode_out_write));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_1),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_split12_proc_U0_ap_return_0),
        .Q(ap_return_0_preg),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_return_1_preg0),
        .Q(ap_return_1_preg),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    ap_sync_reg_channel_write_bPassThruHcr1_i_3
       (.I0(ap_done_reg),
        .I1(Block_split12_proc_U0_ap_start),
        .I2(ColorMode_c_empty_n),
        .I3(ColorMode_c21_full_n),
        .O(ap_done_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_Block_split13_proc
   (start_once_reg,
    start_once_reg_reg_0,
    SS,
    start_once_reg_reg_1,
    ap_clk,
    start_for_v_vcresampler_core_U0_full_n,
    bPassThruVcr_c_full_n,
    bPassThruHcr2_c_full_n,
    bPassThruCsc_c_full_n,
    Block_split13_proc_U0_ap_start);
  output start_once_reg;
  output start_once_reg_reg_0;
  input [0:0]SS;
  input start_once_reg_reg_1;
  input ap_clk;
  input start_for_v_vcresampler_core_U0_full_n;
  input bPassThruVcr_c_full_n;
  input bPassThruHcr2_c_full_n;
  input bPassThruCsc_c_full_n;
  input Block_split13_proc_U0_ap_start;

  wire Block_split13_proc_U0_ap_start;
  wire [0:0]SS;
  wire ap_clk;
  wire bPassThruCsc_c_full_n;
  wire bPassThruHcr2_c_full_n;
  wire bPassThruVcr_c_full_n;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT6 #(
    .INIT(64'h1FFFFFFFFFFFFFFF)) 
    internal_full_n_i_2__13
       (.I0(start_once_reg),
        .I1(start_for_v_vcresampler_core_U0_full_n),
        .I2(bPassThruVcr_c_full_n),
        .I3(bPassThruHcr2_c_full_n),
        .I4(bPassThruCsc_c_full_n),
        .I5(Block_split13_proc_U0_ap_start),
        .O(start_once_reg_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_CTRL_s_axi
   (DOUTADOUT,
    DOUTBDOUT,
    \gen_write[1].mem_reg_0 ,
    \gen_write[1].mem_reg_0_0 ,
    \gen_write[1].mem_reg_1 ,
    \gen_write[1].mem_reg_1_0 ,
    SS,
    \int_hfltCoeff_shift_reg[0]_0 ,
    D,
    ar_hs,
    E,
    \int_WidthIn_reg[10]_0 ,
    Q,
    \int_Height_reg[6]_0 ,
    \int_Height_reg[13]_0 ,
    ap_enable_reg_pp0_iter00,
    CO,
    \int_WidthIn_reg[14]_0 ,
    \int_WidthIn_reg[15]_0 ,
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg,
    ap_start,
    \int_Height_reg[6]_1 ,
    \int_Height_reg[9]_0 ,
    \int_WidthIn_reg[11]_0 ,
    \int_WidthIn_reg[1]_0 ,
    \int_WidthOut_reg[15]_0 ,
    \x_4_reg_2754_reg[11] ,
    \int_WidthOut_reg[1]_0 ,
    \int_WidthIn_reg[3]_0 ,
    \int_WidthIn_reg[5]_0 ,
    \int_WidthOut_reg[11]_0 ,
    start_once_reg_reg,
    v_csc_core_U0_ap_ready,
    \int_WidthOut_reg[15]_1 ,
    \int_WidthOut_reg[15]_2 ,
    \int_Height_reg[15]_0 ,
    ap_NS_fsm117_out,
    \int_Height_reg[15]_1 ,
    \icmp_ln1671_reg_776[0]_i_16_0 ,
    \y_reg_242_reg[14] ,
    sel,
    \int_ColorModeOut_reg[1]_0 ,
    \int_WidthOut_reg[1]_1 ,
    \axi_last_V_reg_765_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0,
    \int_WidthIn_reg[2]_0 ,
    \int_WidthIn_reg[4]_0 ,
    \int_WidthIn_reg[6]_0 ,
    ap_enable_reg_pp0_iter00_0,
    \int_ColorMode_reg[7]_0 ,
    s_axi_CTRL_RDATA,
    hfltCoeff_q0,
    s_axi_CTRL_WREADY,
    interrupt,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_RVALID,
    int_phasesH_ce10,
    int_hfltCoeff_ce10,
    if_din,
    Block_split13_proc_U0_bPassThruHcr2_out_din,
    Block_split13_proc_U0_bPassThruCsc_out_din,
    ap_clk,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    \gen_write[1].mem_reg_0_1 ,
    ap_sync_ready,
    \int_hfltCoeff_shift_reg[0]_1 ,
    \rdata[0]_i_2 ,
    \rdata[0]_i_2_0 ,
    \rdata[1]_i_3 ,
    \rdata[2]_i_2 ,
    \rdata[3]_i_2 ,
    \rdata[4]_i_2 ,
    \rdata[5]_i_2 ,
    \rdata[6]_i_2 ,
    \rdata[7]_i_2 ,
    \rdata[8]_i_3 ,
    \rdata[9]_i_3 ,
    \rdata[10]_i_3 ,
    \rdata[11]_i_3 ,
    \rdata[12]_i_3 ,
    \rdata[13]_i_3 ,
    \rdata[14]_i_3 ,
    \rdata[15]_i_4 ,
    \rdata[16]_i_2 ,
    \rdata[17]_i_2 ,
    \rdata[18]_i_2 ,
    \rdata[19]_i_2 ,
    \rdata[20]_i_2 ,
    \rdata[21]_i_2 ,
    \rdata[22]_i_2 ,
    \rdata[23]_i_2 ,
    \rdata[24]_i_2 ,
    \rdata[25]_i_2 ,
    \rdata[26]_i_2 ,
    \rdata[27]_i_2 ,
    \rdata[28]_i_2 ,
    \rdata[29]_i_2 ,
    \rdata[30]_i_2 ,
    \rdata[31]_i_4 ,
    \d_read_reg_22_reg[17] ,
    \d_read_reg_22_reg[0] ,
    \d_read_reg_22_reg[1] ,
    \d_read_reg_22_reg[2] ,
    \d_read_reg_22_reg[3] ,
    \d_read_reg_22_reg[4] ,
    \d_read_reg_22_reg[5] ,
    \d_read_reg_22_reg[6] ,
    \d_read_reg_22_reg[7] ,
    \d_read_reg_22_reg[8] ,
    \d_read_reg_22_reg[9] ,
    \d_read_reg_22_reg[10] ,
    \d_read_reg_22_reg[11] ,
    \d_read_reg_22_reg[12] ,
    \d_read_reg_22_reg[13] ,
    \d_read_reg_22_reg[14] ,
    \d_read_reg_22_reg[15] ,
    \d_read_reg_22_reg[16] ,
    \d_read_reg_22_reg[17]_0 ,
    s_axi_CTRL_WSTRB,
    MultiPixStream2AXIvideo_U0_ap_done,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    \j_reg_251_reg[10] ,
    \ap_CS_fsm[5]_i_2_0 ,
    \j_reg_251_reg[10]_0 ,
    \j_reg_251_reg[10]_1 ,
    \ap_CS_fsm[0]_i_2_0 ,
    internal_empty_n_reg,
    \icmp_ln1458_reg_839_reg[0] ,
    \ap_CS_fsm_reg[2]_i_2_0 ,
    DI,
    S,
    \icmp_ln1458_reg_839_reg[0]_0 ,
    ap_enable_reg_pp0_iter2_reg,
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready,
    start_for_v_csc_core_U0_full_n,
    start_once_reg_1,
    \x_reg_727[12]_i_3 ,
    \icmp_ln636_reg_2741_reg[0] ,
    ap_phi_mux_x_phi_fu_731_p4,
    \ap_CS_fsm[0]_i_2__2_0 ,
    \x_reg_203[10]_i_4_0 ,
    start_once_reg_2,
    start_for_v_hcresampler_core_U0_full_n,
    v_csc_core_U0_ap_start,
    \icmp_ln1458_reg_1021_reg[0] ,
    \ap_CS_fsm_reg[2]_i_2__0_0 ,
    \icmp_ln1458_reg_1021_reg[0]_0 ,
    ap_enable_reg_pp0_iter2_reg_0,
    cmp24_i_reg_8590,
    \cmp24_i_reg_859_reg[0] ,
    \icmp_ln1671_reg_776_reg[0] ,
    \cmp24_i_reg_859_reg[0]_0 ,
    zext_ln1344_1_fu_337_p1,
    \axi_last_V_reg_765_reg[0]_0 ,
    \axi_last_V_reg_765_reg[0]_1 ,
    p_13_in,
    axi_last_V_reg_765,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    AXIvideo2MultiPixStream_U0_ap_start,
    int_ap_idle_reg_3,
    v_hcresampler_core15_U0_ap_start,
    int_ap_idle_reg_4,
    start_for_Block_split12_proc_U0_full_n,
    start_for_AXIvideo2MultiPixStream_U0_full_n,
    start_once_reg,
    ap_rst_n,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARADDR,
    v_hcresampler_core_U0_bPassThru_dout,
    bPassThru_read_reg_751,
    \mOutPtr_reg[1] ,
    \mOutPtr_reg[1]_0 ,
    ram_reg_0_63_0_0,
    ram_reg_0_63_15_15,
    ram_reg_0_63_0_0_0,
    ram_reg_0_63_1_1,
    ram_reg_0_63_1_1_0,
    ram_reg_0_63_2_2,
    ram_reg_0_63_2_2_0,
    ram_reg_0_63_3_3,
    ram_reg_0_63_3_3_0,
    ram_reg_0_63_4_4,
    ram_reg_0_63_4_4_0,
    ram_reg_0_63_5_5,
    ram_reg_0_63_5_5_0,
    ram_reg_0_63_6_6,
    ram_reg_0_63_6_6_0,
    ram_reg_0_63_7_7,
    ram_reg_0_63_7_7_0,
    ram_reg_0_63_8_8,
    ram_reg_0_63_8_8_0,
    ram_reg_0_63_9_9,
    ram_reg_0_63_9_9_0,
    ram_reg_0_63_10_10,
    ram_reg_0_63_10_10_0,
    ram_reg_0_63_11_11,
    ram_reg_0_63_11_11_0,
    ram_reg_0_63_12_12,
    ram_reg_0_63_12_12_0,
    ram_reg_0_63_13_13,
    ram_reg_0_63_13_13_0,
    ram_reg_0_63_14_14,
    ram_reg_0_63_14_14_0,
    ram_reg_0_63_15_15_0,
    ram_reg_0_63_15_15_1,
    \rdata_reg[31]_0 ,
    \rdata_reg[0]_0 ,
    \rdata_reg[1]_0 ,
    \rdata_reg[2]_0 ,
    \rdata_reg[3]_0 ,
    \rdata_reg[4]_0 ,
    \rdata_reg[5]_0 ,
    \rdata_reg[6]_0 ,
    \rdata_reg[7]_0 ,
    \rdata_reg[8]_0 ,
    \rdata_reg[9]_0 ,
    \rdata_reg[10]_0 ,
    \rdata_reg[11]_0 ,
    \rdata_reg[12]_0 ,
    \rdata_reg[13]_0 ,
    \rdata_reg[14]_0 ,
    \rdata_reg[15]_0 ,
    \rdata_reg[16]_0 ,
    \rdata_reg[17]_0 ,
    \rdata_reg[18]_0 ,
    \rdata_reg[19]_0 ,
    \rdata_reg[20]_0 ,
    \rdata_reg[21]_0 ,
    \rdata_reg[22]_0 ,
    \rdata_reg[23]_0 ,
    \rdata_reg[24]_0 ,
    \rdata_reg[25]_0 ,
    \rdata_reg[26]_0 ,
    \rdata_reg[27]_0 ,
    \rdata_reg[28]_0 ,
    \rdata_reg[29]_0 ,
    \rdata_reg[30]_0 ,
    \rdata_reg[31]_1 ,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_AWVALID,
    s_axi_CTRL_BREADY,
    icmp_ln165_loc_channel_dout);
  output [31:0]DOUTADOUT;
  output [31:0]DOUTBDOUT;
  output [15:0]\gen_write[1].mem_reg_0 ;
  output [15:0]\gen_write[1].mem_reg_0_0 ;
  output [15:0]\gen_write[1].mem_reg_1 ;
  output [1:0]\gen_write[1].mem_reg_1_0 ;
  output [0:0]SS;
  output \int_hfltCoeff_shift_reg[0]_0 ;
  output [17:0]D;
  output ar_hs;
  output [0:0]E;
  output \int_WidthIn_reg[10]_0 ;
  output [15:0]Q;
  output \int_Height_reg[6]_0 ;
  output [13:0]\int_Height_reg[13]_0 ;
  output ap_enable_reg_pp0_iter00;
  output [0:0]CO;
  output [15:0]\int_WidthIn_reg[14]_0 ;
  output [0:0]\int_WidthIn_reg[15]_0 ;
  output ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg;
  output ap_start;
  output \int_Height_reg[6]_1 ;
  output \int_Height_reg[9]_0 ;
  output [2:0]\int_WidthIn_reg[11]_0 ;
  output \int_WidthIn_reg[1]_0 ;
  output [15:0]\int_WidthOut_reg[15]_0 ;
  output [1:0]\x_4_reg_2754_reg[11] ;
  output \int_WidthOut_reg[1]_0 ;
  output \int_WidthIn_reg[3]_0 ;
  output \int_WidthIn_reg[5]_0 ;
  output \int_WidthOut_reg[11]_0 ;
  output start_once_reg_reg;
  output v_csc_core_U0_ap_ready;
  output [15:0]\int_WidthOut_reg[15]_1 ;
  output [0:0]\int_WidthOut_reg[15]_2 ;
  output [0:0]\int_Height_reg[15]_0 ;
  output ap_NS_fsm117_out;
  output [15:0]\int_Height_reg[15]_1 ;
  output [0:0]\icmp_ln1671_reg_776[0]_i_16_0 ;
  output [0:0]\y_reg_242_reg[14] ;
  output [1:0]sel;
  output [1:0]\int_ColorModeOut_reg[1]_0 ;
  output \int_WidthOut_reg[1]_1 ;
  output \axi_last_V_reg_765_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  output [0:0]ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0;
  output \int_WidthIn_reg[2]_0 ;
  output \int_WidthIn_reg[4]_0 ;
  output \int_WidthIn_reg[6]_0 ;
  output ap_enable_reg_pp0_iter00_0;
  output [7:0]\int_ColorMode_reg[7]_0 ;
  output [31:0]s_axi_CTRL_RDATA;
  output [15:0]hfltCoeff_q0;
  output s_axi_CTRL_WREADY;
  output interrupt;
  output s_axi_CTRL_ARREADY;
  output s_axi_CTRL_AWREADY;
  output s_axi_CTRL_BVALID;
  output s_axi_CTRL_RVALID;
  output int_phasesH_ce10;
  output int_hfltCoeff_ce10;
  output [0:0]if_din;
  output Block_split13_proc_U0_bPassThruHcr2_out_din;
  output Block_split13_proc_U0_bPassThruCsc_out_din;
  input ap_clk;
  input [7:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input [10:0]\gen_write[1].mem_reg_0_1 ;
  input ap_sync_ready;
  input \int_hfltCoeff_shift_reg[0]_1 ;
  input \rdata[0]_i_2 ;
  input \rdata[0]_i_2_0 ;
  input \rdata[1]_i_3 ;
  input \rdata[2]_i_2 ;
  input \rdata[3]_i_2 ;
  input \rdata[4]_i_2 ;
  input \rdata[5]_i_2 ;
  input \rdata[6]_i_2 ;
  input \rdata[7]_i_2 ;
  input \rdata[8]_i_3 ;
  input \rdata[9]_i_3 ;
  input \rdata[10]_i_3 ;
  input \rdata[11]_i_3 ;
  input \rdata[12]_i_3 ;
  input \rdata[13]_i_3 ;
  input \rdata[14]_i_3 ;
  input \rdata[15]_i_4 ;
  input \rdata[16]_i_2 ;
  input \rdata[17]_i_2 ;
  input \rdata[18]_i_2 ;
  input \rdata[19]_i_2 ;
  input \rdata[20]_i_2 ;
  input \rdata[21]_i_2 ;
  input \rdata[22]_i_2 ;
  input \rdata[23]_i_2 ;
  input \rdata[24]_i_2 ;
  input \rdata[25]_i_2 ;
  input \rdata[26]_i_2 ;
  input \rdata[27]_i_2 ;
  input \rdata[28]_i_2 ;
  input \rdata[29]_i_2 ;
  input \rdata[30]_i_2 ;
  input \rdata[31]_i_4 ;
  input \d_read_reg_22_reg[17] ;
  input \d_read_reg_22_reg[0] ;
  input \d_read_reg_22_reg[1] ;
  input \d_read_reg_22_reg[2] ;
  input \d_read_reg_22_reg[3] ;
  input \d_read_reg_22_reg[4] ;
  input \d_read_reg_22_reg[5] ;
  input \d_read_reg_22_reg[6] ;
  input \d_read_reg_22_reg[7] ;
  input \d_read_reg_22_reg[8] ;
  input \d_read_reg_22_reg[9] ;
  input \d_read_reg_22_reg[10] ;
  input \d_read_reg_22_reg[11] ;
  input \d_read_reg_22_reg[12] ;
  input \d_read_reg_22_reg[13] ;
  input \d_read_reg_22_reg[14] ;
  input \d_read_reg_22_reg[15] ;
  input \d_read_reg_22_reg[16] ;
  input \d_read_reg_22_reg[17]_0 ;
  input [3:0]s_axi_CTRL_WSTRB;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input [14:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  input \j_reg_251_reg[10] ;
  input [10:0]\ap_CS_fsm[5]_i_2_0 ;
  input \j_reg_251_reg[10]_0 ;
  input \j_reg_251_reg[10]_1 ;
  input [5:0]\ap_CS_fsm[0]_i_2_0 ;
  input [0:0]internal_empty_n_reg;
  input [14:0]\icmp_ln1458_reg_839_reg[0] ;
  input [14:0]\ap_CS_fsm_reg[2]_i_2_0 ;
  input [1:0]DI;
  input [2:0]S;
  input [7:0]\icmp_ln1458_reg_839_reg[0]_0 ;
  input [6:0]ap_enable_reg_pp0_iter2_reg;
  input ap_sync_reg_hscale_core_polyphase_U0_ap_ready;
  input start_for_v_csc_core_U0_full_n;
  input start_once_reg_1;
  input [5:0]\x_reg_727[12]_i_3 ;
  input \icmp_ln636_reg_2741_reg[0] ;
  input [4:0]ap_phi_mux_x_phi_fu_731_p4;
  input [8:0]\ap_CS_fsm[0]_i_2__2_0 ;
  input [10:0]\x_reg_203[10]_i_4_0 ;
  input start_once_reg_2;
  input start_for_v_hcresampler_core_U0_full_n;
  input v_csc_core_U0_ap_start;
  input [14:0]\icmp_ln1458_reg_1021_reg[0] ;
  input [14:0]\ap_CS_fsm_reg[2]_i_2__0_0 ;
  input [0:0]\icmp_ln1458_reg_1021_reg[0]_0 ;
  input [5:0]ap_enable_reg_pp0_iter2_reg_0;
  input cmp24_i_reg_8590;
  input [14:0]\cmp24_i_reg_859_reg[0] ;
  input \icmp_ln1671_reg_776_reg[0] ;
  input [6:0]\cmp24_i_reg_859_reg[0]_0 ;
  input [1:0]zext_ln1344_1_fu_337_p1;
  input [8:0]\axi_last_V_reg_765_reg[0]_0 ;
  input \axi_last_V_reg_765_reg[0]_1 ;
  input p_13_in;
  input axi_last_V_reg_765;
  input int_ap_idle_reg_0;
  input int_ap_idle_reg_1;
  input [0:0]int_ap_idle_reg_2;
  input AXIvideo2MultiPixStream_U0_ap_start;
  input int_ap_idle_reg_3;
  input v_hcresampler_core15_U0_ap_start;
  input int_ap_idle_reg_4;
  input start_for_Block_split12_proc_U0_full_n;
  input start_for_AXIvideo2MultiPixStream_U0_full_n;
  input start_once_reg;
  input ap_rst_n;
  input s_axi_CTRL_ARVALID;
  input [14:0]s_axi_CTRL_ARADDR;
  input v_hcresampler_core_U0_bPassThru_dout;
  input bPassThru_read_reg_751;
  input \mOutPtr_reg[1] ;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input ram_reg_0_63_0_0;
  input ram_reg_0_63_15_15;
  input ram_reg_0_63_0_0_0;
  input ram_reg_0_63_1_1;
  input ram_reg_0_63_1_1_0;
  input ram_reg_0_63_2_2;
  input ram_reg_0_63_2_2_0;
  input ram_reg_0_63_3_3;
  input ram_reg_0_63_3_3_0;
  input ram_reg_0_63_4_4;
  input ram_reg_0_63_4_4_0;
  input ram_reg_0_63_5_5;
  input ram_reg_0_63_5_5_0;
  input ram_reg_0_63_6_6;
  input ram_reg_0_63_6_6_0;
  input ram_reg_0_63_7_7;
  input ram_reg_0_63_7_7_0;
  input ram_reg_0_63_8_8;
  input ram_reg_0_63_8_8_0;
  input ram_reg_0_63_9_9;
  input ram_reg_0_63_9_9_0;
  input ram_reg_0_63_10_10;
  input ram_reg_0_63_10_10_0;
  input ram_reg_0_63_11_11;
  input ram_reg_0_63_11_11_0;
  input ram_reg_0_63_12_12;
  input ram_reg_0_63_12_12_0;
  input ram_reg_0_63_13_13;
  input ram_reg_0_63_13_13_0;
  input ram_reg_0_63_14_14;
  input ram_reg_0_63_14_14_0;
  input ram_reg_0_63_15_15_0;
  input ram_reg_0_63_15_15_1;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[0]_0 ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[31]_1 ;
  input s_axi_CTRL_RREADY;
  input s_axi_CTRL_AWVALID;
  input s_axi_CTRL_BREADY;
  input icmp_ln165_loc_channel_dout;

  wire [7:0]ADDRBWRADDR;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire Block_split13_proc_U0_bPassThruCsc_out_din;
  wire Block_split13_proc_U0_bPassThruHcr2_out_din;
  wire [0:0]CO;
  wire [7:2]ColorModeOut;
  wire [17:0]D;
  wire [1:0]DI;
  wire [31:0]DOUTADOUT;
  wire [31:0]DOUTBDOUT;
  wire [0:0]E;
  wire [15:14]Height;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire [15:0]Q;
  wire [2:0]S;
  wire \SRL_SIG_reg[2][0]_srl3_i_5_n_4 ;
  wire [0:0]SS;
  wire [5:0]\ap_CS_fsm[0]_i_2_0 ;
  wire [8:0]\ap_CS_fsm[0]_i_2__2_0 ;
  wire \ap_CS_fsm[0]_i_3_n_4 ;
  wire \ap_CS_fsm[0]_i_5_n_4 ;
  wire \ap_CS_fsm[2]_i_10__0_n_4 ;
  wire \ap_CS_fsm[2]_i_10_n_4 ;
  wire \ap_CS_fsm[2]_i_11__0_n_4 ;
  wire \ap_CS_fsm[2]_i_11_n_4 ;
  wire \ap_CS_fsm[2]_i_18__0_n_4 ;
  wire \ap_CS_fsm[2]_i_3__0_n_4 ;
  wire \ap_CS_fsm[2]_i_3__1_n_4 ;
  wire \ap_CS_fsm[2]_i_3_n_4 ;
  wire \ap_CS_fsm[2]_i_4__0_n_4 ;
  wire \ap_CS_fsm[2]_i_4__1_n_4 ;
  wire \ap_CS_fsm[2]_i_4_n_4 ;
  wire \ap_CS_fsm[2]_i_5__0_n_4 ;
  wire \ap_CS_fsm[2]_i_5__1_n_4 ;
  wire \ap_CS_fsm[2]_i_5_n_4 ;
  wire \ap_CS_fsm[2]_i_6__1_n_4 ;
  wire \ap_CS_fsm[2]_i_6_n_4 ;
  wire \ap_CS_fsm[2]_i_7__0_n_4 ;
  wire \ap_CS_fsm[2]_i_7_n_4 ;
  wire \ap_CS_fsm[2]_i_8__0_n_4 ;
  wire \ap_CS_fsm[2]_i_8_n_4 ;
  wire \ap_CS_fsm[2]_i_9__0_n_4 ;
  wire \ap_CS_fsm[2]_i_9_n_4 ;
  wire [10:0]\ap_CS_fsm[5]_i_2_0 ;
  wire \ap_CS_fsm[5]_i_4_n_4 ;
  wire \ap_CS_fsm[5]_i_5_n_4 ;
  wire \ap_CS_fsm[5]_i_6_n_4 ;
  wire \ap_CS_fsm[5]_i_7_n_4 ;
  wire \ap_CS_fsm_reg[1] ;
  wire [14:0]\ap_CS_fsm_reg[2]_i_2_0 ;
  wire [14:0]\ap_CS_fsm_reg[2]_i_2__0_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_8 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_9 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_11 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_5 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_6 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_8 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_9 ;
  wire ap_NS_fsm117_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter00_0;
  wire [6:0]ap_enable_reg_pp0_iter2_reg;
  wire [5:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_idle;
  wire [4:0]ap_phi_mux_x_phi_fu_731_p4;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_hscale_core_polyphase_U0_ap_ready;
  wire ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg;
  wire [0:0]ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0;
  wire ar_hs;
  wire aw_hs;
  wire axi_last_V_reg_765;
  wire \axi_last_V_reg_765[0]_i_10_n_4 ;
  wire \axi_last_V_reg_765[0]_i_2_n_4 ;
  wire \axi_last_V_reg_765[0]_i_4_n_4 ;
  wire \axi_last_V_reg_765[0]_i_5_n_4 ;
  wire \axi_last_V_reg_765[0]_i_6_n_4 ;
  wire \axi_last_V_reg_765[0]_i_7_n_4 ;
  wire \axi_last_V_reg_765[0]_i_8_n_4 ;
  wire \axi_last_V_reg_765[0]_i_9_n_4 ;
  wire \axi_last_V_reg_765_reg[0] ;
  wire [8:0]\axi_last_V_reg_765_reg[0]_0 ;
  wire \axi_last_V_reg_765_reg[0]_1 ;
  wire bPassThru_read_reg_751;
  wire cmp24_i_reg_8590;
  wire \cmp24_i_reg_859[0]_i_10_n_4 ;
  wire \cmp24_i_reg_859[0]_i_11_n_4 ;
  wire \cmp24_i_reg_859[0]_i_3_n_4 ;
  wire \cmp24_i_reg_859[0]_i_4_n_4 ;
  wire \cmp24_i_reg_859[0]_i_5_n_4 ;
  wire \cmp24_i_reg_859[0]_i_6_n_4 ;
  wire \cmp24_i_reg_859[0]_i_7_n_4 ;
  wire \cmp24_i_reg_859[0]_i_8_n_4 ;
  wire \cmp24_i_reg_859[0]_i_9_n_4 ;
  wire [14:0]\cmp24_i_reg_859_reg[0] ;
  wire [6:0]\cmp24_i_reg_859_reg[0]_0 ;
  wire \cmp24_i_reg_859_reg[0]_i_2_n_10 ;
  wire \cmp24_i_reg_859_reg[0]_i_2_n_11 ;
  wire \cmp24_i_reg_859_reg[0]_i_2_n_5 ;
  wire \cmp24_i_reg_859_reg[0]_i_2_n_6 ;
  wire \cmp24_i_reg_859_reg[0]_i_2_n_7 ;
  wire \cmp24_i_reg_859_reg[0]_i_2_n_8 ;
  wire \cmp24_i_reg_859_reg[0]_i_2_n_9 ;
  wire \d_read_reg_22_reg[0] ;
  wire \d_read_reg_22_reg[10] ;
  wire \d_read_reg_22_reg[11] ;
  wire \d_read_reg_22_reg[12] ;
  wire \d_read_reg_22_reg[13] ;
  wire \d_read_reg_22_reg[14] ;
  wire \d_read_reg_22_reg[15] ;
  wire \d_read_reg_22_reg[16] ;
  wire \d_read_reg_22_reg[17] ;
  wire \d_read_reg_22_reg[17]_0 ;
  wire \d_read_reg_22_reg[1] ;
  wire \d_read_reg_22_reg[2] ;
  wire \d_read_reg_22_reg[3] ;
  wire \d_read_reg_22_reg[4] ;
  wire \d_read_reg_22_reg[5] ;
  wire \d_read_reg_22_reg[6] ;
  wire \d_read_reg_22_reg[7] ;
  wire \d_read_reg_22_reg[8] ;
  wire \d_read_reg_22_reg[9] ;
  wire [7:1]data0;
  wire [15:0]\gen_write[1].mem_reg_0 ;
  wire [15:0]\gen_write[1].mem_reg_0_0 ;
  wire [10:0]\gen_write[1].mem_reg_0_1 ;
  wire [15:0]\gen_write[1].mem_reg_1 ;
  wire [1:0]\gen_write[1].mem_reg_1_0 ;
  wire [15:0]hfltCoeff_q0;
  wire \icmp_ln1458_reg_1021[0]_i_11_n_4 ;
  wire \icmp_ln1458_reg_1021[0]_i_12_n_4 ;
  wire \icmp_ln1458_reg_1021[0]_i_13_n_4 ;
  wire \icmp_ln1458_reg_1021[0]_i_14_n_4 ;
  wire \icmp_ln1458_reg_1021[0]_i_15_n_4 ;
  wire \icmp_ln1458_reg_1021[0]_i_16_n_4 ;
  wire \icmp_ln1458_reg_1021[0]_i_17_n_4 ;
  wire \icmp_ln1458_reg_1021[0]_i_2_n_4 ;
  wire \icmp_ln1458_reg_1021[0]_i_3_n_4 ;
  wire \icmp_ln1458_reg_1021[0]_i_4_n_4 ;
  wire \icmp_ln1458_reg_1021[0]_i_5_n_4 ;
  wire \icmp_ln1458_reg_1021[0]_i_6_n_4 ;
  wire \icmp_ln1458_reg_1021[0]_i_7_n_4 ;
  wire \icmp_ln1458_reg_1021[0]_i_8_n_4 ;
  wire \icmp_ln1458_reg_1021[0]_i_9_n_4 ;
  wire [14:0]\icmp_ln1458_reg_1021_reg[0] ;
  wire [0:0]\icmp_ln1458_reg_1021_reg[0]_0 ;
  wire \icmp_ln1458_reg_1021_reg[0]_i_1_n_10 ;
  wire \icmp_ln1458_reg_1021_reg[0]_i_1_n_11 ;
  wire \icmp_ln1458_reg_1021_reg[0]_i_1_n_5 ;
  wire \icmp_ln1458_reg_1021_reg[0]_i_1_n_6 ;
  wire \icmp_ln1458_reg_1021_reg[0]_i_1_n_7 ;
  wire \icmp_ln1458_reg_1021_reg[0]_i_1_n_8 ;
  wire \icmp_ln1458_reg_1021_reg[0]_i_1_n_9 ;
  wire \icmp_ln1458_reg_839[0]_i_2_n_4 ;
  wire \icmp_ln1458_reg_839[0]_i_3_n_4 ;
  wire \icmp_ln1458_reg_839[0]_i_4_n_4 ;
  wire \icmp_ln1458_reg_839[0]_i_5_n_4 ;
  wire \icmp_ln1458_reg_839[0]_i_6_n_4 ;
  wire \icmp_ln1458_reg_839[0]_i_7_n_4 ;
  wire \icmp_ln1458_reg_839[0]_i_8_n_4 ;
  wire \icmp_ln1458_reg_839[0]_i_9_n_4 ;
  wire [14:0]\icmp_ln1458_reg_839_reg[0] ;
  wire [7:0]\icmp_ln1458_reg_839_reg[0]_0 ;
  wire \icmp_ln1458_reg_839_reg[0]_i_1_n_10 ;
  wire \icmp_ln1458_reg_839_reg[0]_i_1_n_11 ;
  wire \icmp_ln1458_reg_839_reg[0]_i_1_n_5 ;
  wire \icmp_ln1458_reg_839_reg[0]_i_1_n_6 ;
  wire \icmp_ln1458_reg_839_reg[0]_i_1_n_7 ;
  wire \icmp_ln1458_reg_839_reg[0]_i_1_n_8 ;
  wire \icmp_ln1458_reg_839_reg[0]_i_1_n_9 ;
  wire icmp_ln165_loc_channel_dout;
  wire \icmp_ln1671_reg_776[0]_i_10_n_4 ;
  wire \icmp_ln1671_reg_776[0]_i_11_n_4 ;
  wire \icmp_ln1671_reg_776[0]_i_12_n_4 ;
  wire \icmp_ln1671_reg_776[0]_i_13_n_4 ;
  wire \icmp_ln1671_reg_776[0]_i_14_n_4 ;
  wire \icmp_ln1671_reg_776[0]_i_15_n_4 ;
  wire [0:0]\icmp_ln1671_reg_776[0]_i_16_0 ;
  wire \icmp_ln1671_reg_776[0]_i_16_n_4 ;
  wire \icmp_ln1671_reg_776[0]_i_3_n_4 ;
  wire \icmp_ln1671_reg_776[0]_i_4_n_4 ;
  wire \icmp_ln1671_reg_776[0]_i_5_n_4 ;
  wire \icmp_ln1671_reg_776[0]_i_6_n_4 ;
  wire \icmp_ln1671_reg_776[0]_i_7_n_4 ;
  wire \icmp_ln1671_reg_776[0]_i_8_n_4 ;
  wire \icmp_ln1671_reg_776[0]_i_9_n_4 ;
  wire \icmp_ln1671_reg_776_reg[0] ;
  wire \icmp_ln1671_reg_776_reg[0]_i_1_n_10 ;
  wire \icmp_ln1671_reg_776_reg[0]_i_1_n_11 ;
  wire \icmp_ln1671_reg_776_reg[0]_i_1_n_6 ;
  wire \icmp_ln1671_reg_776_reg[0]_i_1_n_7 ;
  wire \icmp_ln1671_reg_776_reg[0]_i_1_n_8 ;
  wire \icmp_ln1671_reg_776_reg[0]_i_1_n_9 ;
  wire \icmp_ln636_reg_2741[0]_i_15_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_16_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_17_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_18_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_19_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_20_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_37_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_38_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_39_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_40_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_41_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_42_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_43_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_44_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_45_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_46_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_47_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_48_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_49_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_50_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_51_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_52_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_53_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_54_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_55_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_56_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_57_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_58_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_59_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_60_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_61_n_4 ;
  wire \icmp_ln636_reg_2741_reg[0] ;
  wire \icmp_ln636_reg_2741_reg[0]_i_35_n_10 ;
  wire \icmp_ln636_reg_2741_reg[0]_i_35_n_11 ;
  wire \icmp_ln636_reg_2741_reg[0]_i_35_n_4 ;
  wire \icmp_ln636_reg_2741_reg[0]_i_35_n_5 ;
  wire \icmp_ln636_reg_2741_reg[0]_i_35_n_6 ;
  wire \icmp_ln636_reg_2741_reg[0]_i_35_n_7 ;
  wire \icmp_ln636_reg_2741_reg[0]_i_35_n_8 ;
  wire \icmp_ln636_reg_2741_reg[0]_i_35_n_9 ;
  wire [0:0]if_din;
  wire [7:0]int_ColorMode0;
  wire [7:0]int_ColorModeOut0;
  wire \int_ColorModeOut[7]_i_1_n_4 ;
  wire [1:0]\int_ColorModeOut_reg[1]_0 ;
  wire \int_ColorMode[7]_i_1_n_4 ;
  wire [7:0]\int_ColorMode_reg[7]_0 ;
  wire [15:0]int_Height0;
  wire \int_Height[15]_i_1_n_4 ;
  wire [13:0]\int_Height_reg[13]_0 ;
  wire [0:0]\int_Height_reg[15]_0 ;
  wire [15:0]\int_Height_reg[15]_1 ;
  wire \int_Height_reg[6]_0 ;
  wire \int_Height_reg[6]_1 ;
  wire \int_Height_reg[9]_0 ;
  wire \int_PixelRate[0]_i_1_n_4 ;
  wire \int_PixelRate[10]_i_1_n_4 ;
  wire \int_PixelRate[11]_i_1_n_4 ;
  wire \int_PixelRate[12]_i_1_n_4 ;
  wire \int_PixelRate[13]_i_1_n_4 ;
  wire \int_PixelRate[14]_i_1_n_4 ;
  wire \int_PixelRate[15]_i_1_n_4 ;
  wire \int_PixelRate[16]_i_1_n_4 ;
  wire \int_PixelRate[17]_i_1_n_4 ;
  wire \int_PixelRate[18]_i_1_n_4 ;
  wire \int_PixelRate[19]_i_1_n_4 ;
  wire \int_PixelRate[1]_i_1_n_4 ;
  wire \int_PixelRate[20]_i_1_n_4 ;
  wire \int_PixelRate[21]_i_1_n_4 ;
  wire \int_PixelRate[22]_i_1_n_4 ;
  wire \int_PixelRate[23]_i_1_n_4 ;
  wire \int_PixelRate[24]_i_1_n_4 ;
  wire \int_PixelRate[25]_i_1_n_4 ;
  wire \int_PixelRate[26]_i_1_n_4 ;
  wire \int_PixelRate[27]_i_1_n_4 ;
  wire \int_PixelRate[28]_i_1_n_4 ;
  wire \int_PixelRate[29]_i_1_n_4 ;
  wire \int_PixelRate[2]_i_1_n_4 ;
  wire \int_PixelRate[30]_i_1_n_4 ;
  wire \int_PixelRate[31]_i_1_n_4 ;
  wire \int_PixelRate[31]_i_2_n_4 ;
  wire \int_PixelRate[3]_i_1_n_4 ;
  wire \int_PixelRate[4]_i_1_n_4 ;
  wire \int_PixelRate[5]_i_1_n_4 ;
  wire \int_PixelRate[6]_i_1_n_4 ;
  wire \int_PixelRate[7]_i_1_n_4 ;
  wire \int_PixelRate[8]_i_1_n_4 ;
  wire \int_PixelRate[9]_i_1_n_4 ;
  wire \int_PixelRate_reg_n_4_[0] ;
  wire \int_PixelRate_reg_n_4_[10] ;
  wire \int_PixelRate_reg_n_4_[11] ;
  wire \int_PixelRate_reg_n_4_[12] ;
  wire \int_PixelRate_reg_n_4_[13] ;
  wire \int_PixelRate_reg_n_4_[14] ;
  wire \int_PixelRate_reg_n_4_[15] ;
  wire \int_PixelRate_reg_n_4_[16] ;
  wire \int_PixelRate_reg_n_4_[17] ;
  wire \int_PixelRate_reg_n_4_[18] ;
  wire \int_PixelRate_reg_n_4_[19] ;
  wire \int_PixelRate_reg_n_4_[1] ;
  wire \int_PixelRate_reg_n_4_[20] ;
  wire \int_PixelRate_reg_n_4_[21] ;
  wire \int_PixelRate_reg_n_4_[22] ;
  wire \int_PixelRate_reg_n_4_[23] ;
  wire \int_PixelRate_reg_n_4_[24] ;
  wire \int_PixelRate_reg_n_4_[25] ;
  wire \int_PixelRate_reg_n_4_[26] ;
  wire \int_PixelRate_reg_n_4_[27] ;
  wire \int_PixelRate_reg_n_4_[28] ;
  wire \int_PixelRate_reg_n_4_[29] ;
  wire \int_PixelRate_reg_n_4_[2] ;
  wire \int_PixelRate_reg_n_4_[30] ;
  wire \int_PixelRate_reg_n_4_[31] ;
  wire \int_PixelRate_reg_n_4_[3] ;
  wire \int_PixelRate_reg_n_4_[4] ;
  wire \int_PixelRate_reg_n_4_[5] ;
  wire \int_PixelRate_reg_n_4_[6] ;
  wire \int_PixelRate_reg_n_4_[7] ;
  wire \int_PixelRate_reg_n_4_[8] ;
  wire \int_PixelRate_reg_n_4_[9] ;
  wire [15:0]int_WidthIn0;
  wire \int_WidthIn[15]_i_1_n_4 ;
  wire \int_WidthIn_reg[10]_0 ;
  wire [2:0]\int_WidthIn_reg[11]_0 ;
  wire [15:0]\int_WidthIn_reg[14]_0 ;
  wire [0:0]\int_WidthIn_reg[15]_0 ;
  wire \int_WidthIn_reg[1]_0 ;
  wire \int_WidthIn_reg[2]_0 ;
  wire \int_WidthIn_reg[3]_0 ;
  wire \int_WidthIn_reg[4]_0 ;
  wire \int_WidthIn_reg[5]_0 ;
  wire \int_WidthIn_reg[6]_0 ;
  wire [15:0]int_WidthOut0;
  wire \int_WidthOut[15]_i_1_n_4 ;
  wire \int_WidthOut_reg[11]_0 ;
  wire [15:0]\int_WidthOut_reg[15]_0 ;
  wire [15:0]\int_WidthOut_reg[15]_1 ;
  wire [0:0]\int_WidthOut_reg[15]_2 ;
  wire \int_WidthOut_reg[1]_0 ;
  wire \int_WidthOut_reg[1]_1 ;
  wire int_ap_done_i_1_n_4;
  wire int_ap_done_i_2_n_4;
  wire int_ap_done_i_3_n_4;
  wire int_ap_done_i_4_n_4;
  wire int_ap_done_i_5_n_4;
  wire int_ap_done_i_6_n_4;
  wire int_ap_idle_i_2_n_4;
  wire int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire [0:0]int_ap_idle_reg_2;
  wire int_ap_idle_reg_3;
  wire int_ap_idle_reg_4;
  wire int_ap_start1;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_4;
  wire int_auto_restart_i_1_n_4;
  wire int_gie_i_1_n_4;
  wire int_gie_i_2_n_4;
  wire int_gie_reg_n_4;
  wire int_hfltCoeff_ce10;
  wire int_hfltCoeff_n_68;
  wire int_hfltCoeff_n_69;
  wire int_hfltCoeff_n_70;
  wire int_hfltCoeff_n_71;
  wire int_hfltCoeff_n_72;
  wire int_hfltCoeff_n_73;
  wire int_hfltCoeff_n_74;
  wire int_hfltCoeff_n_75;
  wire int_hfltCoeff_n_76;
  wire int_hfltCoeff_n_77;
  wire int_hfltCoeff_n_78;
  wire int_hfltCoeff_n_79;
  wire int_hfltCoeff_n_80;
  wire int_hfltCoeff_n_81;
  wire int_hfltCoeff_n_82;
  wire int_hfltCoeff_n_83;
  wire int_hfltCoeff_n_84;
  wire int_hfltCoeff_n_85;
  wire int_hfltCoeff_n_86;
  wire int_hfltCoeff_n_87;
  wire int_hfltCoeff_n_88;
  wire int_hfltCoeff_n_89;
  wire int_hfltCoeff_n_90;
  wire int_hfltCoeff_n_91;
  wire int_hfltCoeff_n_92;
  wire int_hfltCoeff_n_93;
  wire int_hfltCoeff_n_94;
  wire int_hfltCoeff_n_95;
  wire int_hfltCoeff_n_96;
  wire int_hfltCoeff_n_97;
  wire int_hfltCoeff_n_98;
  wire int_hfltCoeff_n_99;
  wire int_hfltCoeff_read;
  wire int_hfltCoeff_read0;
  wire \int_hfltCoeff_shift_reg[0]_0 ;
  wire \int_hfltCoeff_shift_reg[0]_1 ;
  wire int_hfltCoeff_write0;
  wire int_hfltCoeff_write_i_1_n_4;
  wire int_hfltCoeff_write_reg_n_4;
  wire int_ier9_out;
  wire \int_ier[1]_i_2_n_4 ;
  wire \int_ier[1]_i_3_n_4 ;
  wire \int_ier[1]_i_4_n_4 ;
  wire \int_ier[1]_i_5_n_4 ;
  wire \int_ier_reg_n_4_[0] ;
  wire \int_ier_reg_n_4_[1] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_4 ;
  wire \int_isr[1]_i_1_n_4 ;
  wire \int_isr_reg_n_4_[0] ;
  wire \int_isr_reg_n_4_[1] ;
  wire [7:0]int_phasesH_address1;
  wire int_phasesH_ce10;
  wire int_phasesH_n_62;
  wire int_phasesH_n_63;
  wire int_phasesH_n_64;
  wire int_phasesH_n_65;
  wire int_phasesH_n_66;
  wire int_phasesH_n_67;
  wire int_phasesH_n_68;
  wire int_phasesH_n_69;
  wire int_phasesH_n_70;
  wire int_phasesH_n_71;
  wire int_phasesH_n_72;
  wire int_phasesH_n_73;
  wire int_phasesH_n_74;
  wire int_phasesH_n_75;
  wire int_phasesH_n_76;
  wire int_phasesH_n_77;
  wire int_phasesH_n_78;
  wire int_phasesH_n_79;
  wire int_phasesH_n_80;
  wire int_phasesH_n_81;
  wire int_phasesH_n_82;
  wire int_phasesH_n_83;
  wire int_phasesH_n_84;
  wire int_phasesH_n_85;
  wire int_phasesH_n_86;
  wire int_phasesH_n_87;
  wire int_phasesH_n_88;
  wire int_phasesH_n_89;
  wire int_phasesH_n_90;
  wire int_phasesH_n_91;
  wire int_phasesH_n_92;
  wire int_phasesH_n_93;
  wire int_phasesH_read;
  wire int_phasesH_read0;
  wire int_phasesH_write_i_1_n_4;
  wire int_phasesH_write_reg_n_4;
  wire [0:0]internal_empty_n_reg;
  wire interrupt;
  wire \j_reg_251_reg[10] ;
  wire \j_reg_251_reg[10]_0 ;
  wire \j_reg_251_reg[10]_1 ;
  wire \loopHeight_reg_771[7]_i_2_n_4 ;
  wire \loopHeight_reg_771_reg[15]_i_1_n_10 ;
  wire \loopHeight_reg_771_reg[15]_i_1_n_11 ;
  wire \loopHeight_reg_771_reg[15]_i_1_n_5 ;
  wire \loopHeight_reg_771_reg[15]_i_1_n_6 ;
  wire \loopHeight_reg_771_reg[15]_i_1_n_7 ;
  wire \loopHeight_reg_771_reg[15]_i_1_n_8 ;
  wire \loopHeight_reg_771_reg[15]_i_1_n_9 ;
  wire \loopHeight_reg_771_reg[7]_i_1_n_10 ;
  wire \loopHeight_reg_771_reg[7]_i_1_n_11 ;
  wire \loopHeight_reg_771_reg[7]_i_1_n_4 ;
  wire \loopHeight_reg_771_reg[7]_i_1_n_5 ;
  wire \loopHeight_reg_771_reg[7]_i_1_n_6 ;
  wire \loopHeight_reg_771_reg[7]_i_1_n_7 ;
  wire \loopHeight_reg_771_reg[7]_i_1_n_8 ;
  wire \loopHeight_reg_771_reg[7]_i_1_n_9 ;
  wire \loopWidth_reg_816[15]_i_2_n_4 ;
  wire \loopWidth_reg_816[15]_i_3_n_4 ;
  wire \loopWidth_reg_816[15]_i_4_n_4 ;
  wire \loopWidth_reg_816[15]_i_5_n_4 ;
  wire \loopWidth_reg_816[15]_i_6_n_4 ;
  wire \loopWidth_reg_816[15]_i_7_n_4 ;
  wire \loopWidth_reg_816[15]_i_8_n_4 ;
  wire \loopWidth_reg_816[15]_i_9_n_4 ;
  wire \loopWidth_reg_816[7]_i_10_n_4 ;
  wire \loopWidth_reg_816[7]_i_4_n_4 ;
  wire \loopWidth_reg_816[7]_i_5_n_4 ;
  wire \loopWidth_reg_816[7]_i_6_n_4 ;
  wire \loopWidth_reg_816[7]_i_7_n_4 ;
  wire \loopWidth_reg_816_reg[15]_i_1_n_10 ;
  wire \loopWidth_reg_816_reg[15]_i_1_n_11 ;
  wire \loopWidth_reg_816_reg[15]_i_1_n_5 ;
  wire \loopWidth_reg_816_reg[15]_i_1_n_6 ;
  wire \loopWidth_reg_816_reg[15]_i_1_n_7 ;
  wire \loopWidth_reg_816_reg[15]_i_1_n_8 ;
  wire \loopWidth_reg_816_reg[15]_i_1_n_9 ;
  wire \loopWidth_reg_816_reg[7]_i_1_n_10 ;
  wire \loopWidth_reg_816_reg[7]_i_1_n_11 ;
  wire \loopWidth_reg_816_reg[7]_i_1_n_4 ;
  wire \loopWidth_reg_816_reg[7]_i_1_n_5 ;
  wire \loopWidth_reg_816_reg[7]_i_1_n_6 ;
  wire \loopWidth_reg_816_reg[7]_i_1_n_7 ;
  wire \loopWidth_reg_816_reg[7]_i_1_n_8 ;
  wire \loopWidth_reg_816_reg[7]_i_1_n_9 ;
  wire \loopWidth_reg_993[7]_i_2_n_4 ;
  wire \loopWidth_reg_993_reg[15]_i_1_n_10 ;
  wire \loopWidth_reg_993_reg[15]_i_1_n_11 ;
  wire \loopWidth_reg_993_reg[15]_i_1_n_6 ;
  wire \loopWidth_reg_993_reg[15]_i_1_n_7 ;
  wire \loopWidth_reg_993_reg[15]_i_1_n_8 ;
  wire \loopWidth_reg_993_reg[15]_i_1_n_9 ;
  wire \loopWidth_reg_993_reg[7]_i_1_n_10 ;
  wire \loopWidth_reg_993_reg[7]_i_1_n_11 ;
  wire \loopWidth_reg_993_reg[7]_i_1_n_4 ;
  wire \loopWidth_reg_993_reg[7]_i_1_n_5 ;
  wire \loopWidth_reg_993_reg[7]_i_1_n_6 ;
  wire \loopWidth_reg_993_reg[7]_i_1_n_7 ;
  wire \loopWidth_reg_993_reg[7]_i_1_n_8 ;
  wire \loopWidth_reg_993_reg[7]_i_1_n_9 ;
  wire \mOutPtr_reg[1] ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire p_13_in;
  wire p_21_in;
  wire ram_reg_0_63_0_0;
  wire ram_reg_0_63_0_0_0;
  wire ram_reg_0_63_10_10;
  wire ram_reg_0_63_10_10_0;
  wire ram_reg_0_63_11_11;
  wire ram_reg_0_63_11_11_0;
  wire ram_reg_0_63_12_12;
  wire ram_reg_0_63_12_12_0;
  wire ram_reg_0_63_13_13;
  wire ram_reg_0_63_13_13_0;
  wire ram_reg_0_63_14_14;
  wire ram_reg_0_63_14_14_0;
  wire ram_reg_0_63_15_15;
  wire ram_reg_0_63_15_15_0;
  wire ram_reg_0_63_15_15_1;
  wire ram_reg_0_63_1_1;
  wire ram_reg_0_63_1_1_0;
  wire ram_reg_0_63_2_2;
  wire ram_reg_0_63_2_2_0;
  wire ram_reg_0_63_3_3;
  wire ram_reg_0_63_3_3_0;
  wire ram_reg_0_63_4_4;
  wire ram_reg_0_63_4_4_0;
  wire ram_reg_0_63_5_5;
  wire ram_reg_0_63_5_5_0;
  wire ram_reg_0_63_6_6;
  wire ram_reg_0_63_6_6_0;
  wire ram_reg_0_63_7_7;
  wire ram_reg_0_63_7_7_0;
  wire ram_reg_0_63_8_8;
  wire ram_reg_0_63_8_8_0;
  wire ram_reg_0_63_9_9;
  wire ram_reg_0_63_9_9_0;
  wire \rdata[0]_i_10_n_4 ;
  wire \rdata[0]_i_2 ;
  wire \rdata[0]_i_2_0 ;
  wire \rdata[0]_i_3_n_4 ;
  wire \rdata[0]_i_6_n_4 ;
  wire \rdata[0]_i_9_n_4 ;
  wire \rdata[10]_i_2_n_4 ;
  wire \rdata[10]_i_3 ;
  wire \rdata[10]_i_4_n_4 ;
  wire \rdata[11]_i_2_n_4 ;
  wire \rdata[11]_i_3 ;
  wire \rdata[11]_i_4_n_4 ;
  wire \rdata[12]_i_2_n_4 ;
  wire \rdata[12]_i_3 ;
  wire \rdata[12]_i_4_n_4 ;
  wire \rdata[13]_i_2_n_4 ;
  wire \rdata[13]_i_3 ;
  wire \rdata[13]_i_4_n_4 ;
  wire \rdata[14]_i_2_n_4 ;
  wire \rdata[14]_i_3 ;
  wire \rdata[14]_i_4_n_4 ;
  wire \rdata[15]_i_2_n_4 ;
  wire \rdata[15]_i_3_n_4 ;
  wire \rdata[15]_i_4 ;
  wire \rdata[15]_i_5_n_4 ;
  wire \rdata[15]_i_6_n_4 ;
  wire \rdata[15]_i_7_n_4 ;
  wire \rdata[16]_i_2 ;
  wire \rdata[16]_i_3_n_4 ;
  wire \rdata[17]_i_2 ;
  wire \rdata[17]_i_3_n_4 ;
  wire \rdata[18]_i_2 ;
  wire \rdata[18]_i_3_n_4 ;
  wire \rdata[19]_i_2 ;
  wire \rdata[19]_i_3_n_4 ;
  wire \rdata[1]_i_2_n_4 ;
  wire \rdata[1]_i_3 ;
  wire \rdata[1]_i_7_n_4 ;
  wire \rdata[1]_i_8_n_4 ;
  wire \rdata[20]_i_2 ;
  wire \rdata[20]_i_3_n_4 ;
  wire \rdata[21]_i_2 ;
  wire \rdata[21]_i_3_n_4 ;
  wire \rdata[22]_i_2 ;
  wire \rdata[22]_i_3_n_4 ;
  wire \rdata[23]_i_2 ;
  wire \rdata[23]_i_3_n_4 ;
  wire \rdata[24]_i_2 ;
  wire \rdata[24]_i_3_n_4 ;
  wire \rdata[25]_i_2 ;
  wire \rdata[25]_i_3_n_4 ;
  wire \rdata[26]_i_2 ;
  wire \rdata[26]_i_3_n_4 ;
  wire \rdata[27]_i_2 ;
  wire \rdata[27]_i_3_n_4 ;
  wire \rdata[28]_i_2 ;
  wire \rdata[28]_i_3_n_4 ;
  wire \rdata[29]_i_2 ;
  wire \rdata[29]_i_3_n_4 ;
  wire \rdata[2]_i_2 ;
  wire \rdata[2]_i_3_n_4 ;
  wire \rdata[2]_i_8_n_4 ;
  wire \rdata[2]_i_9_n_4 ;
  wire \rdata[30]_i_2 ;
  wire \rdata[30]_i_3_n_4 ;
  wire \rdata[31]_i_1_n_4 ;
  wire \rdata[31]_i_4 ;
  wire \rdata[31]_i_5_n_4 ;
  wire \rdata[31]_i_9_n_4 ;
  wire \rdata[3]_i_2 ;
  wire \rdata[3]_i_3_n_4 ;
  wire \rdata[3]_i_8_n_4 ;
  wire \rdata[3]_i_9_n_4 ;
  wire \rdata[4]_i_2 ;
  wire \rdata[4]_i_3_n_4 ;
  wire \rdata[4]_i_8_n_4 ;
  wire \rdata[4]_i_9_n_4 ;
  wire \rdata[5]_i_2 ;
  wire \rdata[5]_i_3_n_4 ;
  wire \rdata[5]_i_8_n_4 ;
  wire \rdata[5]_i_9_n_4 ;
  wire \rdata[6]_i_2 ;
  wire \rdata[6]_i_3_n_4 ;
  wire \rdata[6]_i_8_n_4 ;
  wire \rdata[6]_i_9_n_4 ;
  wire \rdata[7]_i_2 ;
  wire \rdata[7]_i_3_n_4 ;
  wire \rdata[7]_i_8_n_4 ;
  wire \rdata[7]_i_9_n_4 ;
  wire \rdata[8]_i_2_n_4 ;
  wire \rdata[8]_i_3 ;
  wire \rdata[8]_i_4_n_4 ;
  wire \rdata[9]_i_2_n_4 ;
  wire \rdata[9]_i_3 ;
  wire \rdata[9]_i_4_n_4 ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_i_7_n_4 ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_i_4_n_4 ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_i_6_n_4 ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[3]_i_6_n_4 ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_i_6_n_4 ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[5]_i_6_n_4 ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_i_6_n_4 ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_i_6_n_4 ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[9]_0 ;
  wire [1:0]rstate;
  wire \rstate[0]_i_1_n_4 ;
  wire [14:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [14:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [1:0]sel;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_Block_split12_proc_U0_full_n;
  wire start_for_v_csc_core_U0_full_n;
  wire start_for_v_hcresampler_core_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_1;
  wire start_once_reg_2;
  wire start_once_reg_reg;
  wire \tmp_reg_869[0]_i_12_n_4 ;
  wire \tmp_reg_869[0]_i_3_n_4 ;
  wire \tmp_reg_869[0]_i_4_n_4 ;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;
  wire v_hcresampler_core15_U0_ap_start;
  wire v_hcresampler_core_U0_bPassThru_dout;
  wire \waddr_reg_n_4_[0] ;
  wire \waddr_reg_n_4_[10] ;
  wire \waddr_reg_n_4_[11] ;
  wire \waddr_reg_n_4_[12] ;
  wire \waddr_reg_n_4_[13] ;
  wire \waddr_reg_n_4_[14] ;
  wire \waddr_reg_n_4_[1] ;
  wire \waddr_reg_n_4_[2] ;
  wire \waddr_reg_n_4_[3] ;
  wire \waddr_reg_n_4_[4] ;
  wire \waddr_reg_n_4_[5] ;
  wire \waddr_reg_n_4_[6] ;
  wire \waddr_reg_n_4_[7] ;
  wire \waddr_reg_n_4_[8] ;
  wire \waddr_reg_n_4_[9] ;
  wire [1:0]wstate;
  wire \wstate[0]_i_1_n_4 ;
  wire \wstate[1]_i_1_n_4 ;
  wire [1:0]\x_4_reg_2754_reg[11] ;
  wire [10:0]\x_reg_203[10]_i_4_0 ;
  wire \x_reg_203[10]_i_6_n_4 ;
  wire \x_reg_203[10]_i_7_n_4 ;
  wire \x_reg_203[10]_i_8_n_4 ;
  wire \x_reg_203[10]_i_9_n_4 ;
  wire [5:0]\x_reg_727[12]_i_3 ;
  wire [0:0]\y_reg_242_reg[14] ;
  wire [1:0]zext_ln1344_1_fu_337_p1;
  wire [7:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;
  wire [7:0]\NLW_cmp24_i_reg_859_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln1458_reg_1021_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln1458_reg_839_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_icmp_ln1671_reg_776_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln1671_reg_776_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln636_reg_2741_reg[0]_i_35_O_UNCONNECTED ;
  wire [7:7]\NLW_loopHeight_reg_771_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_loopWidth_reg_816_reg[15]_i_1_CO_UNCONNECTED ;
  wire [6:6]\NLW_loopWidth_reg_993_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_loopWidth_reg_993_reg[15]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(ap_rst_n),
        .O(SS));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \SRL_SIG_reg[2][0]_srl3_i_2 
       (.I0(\SRL_SIG_reg[2][0]_srl3_i_5_n_4 ),
        .I1(\int_ColorModeOut_reg[1]_0 [0]),
        .I2(\int_ColorModeOut_reg[1]_0 [1]),
        .I3(icmp_ln165_loc_channel_dout),
        .O(Block_split13_proc_U0_bPassThruCsc_out_din));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \SRL_SIG_reg[2][0]_srl3_i_5 
       (.I0(ColorModeOut[6]),
        .I1(ColorModeOut[7]),
        .I2(ColorModeOut[4]),
        .I3(ColorModeOut[5]),
        .I4(ColorModeOut[3]),
        .I5(ColorModeOut[2]),
        .O(\SRL_SIG_reg[2][0]_srl3_i_5_n_4 ));
  LUT2 #(
    .INIT(4'hB)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(\SRL_SIG_reg[2][0]_srl3_i_5_n_4 ),
        .I1(\int_ColorModeOut_reg[1]_0 [1]),
        .O(Block_split13_proc_U0_bPassThruHcr2_out_din));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(\int_ColorModeOut_reg[1]_0 [1]),
        .I1(\SRL_SIG_reg[2][0]_srl3_i_5_n_4 ),
        .I2(\int_ColorModeOut_reg[1]_0 [0]),
        .O(if_din));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(\ap_CS_fsm[0]_i_3_n_4 ),
        .I1(\j_reg_251_reg[10]_0 ),
        .I2(\ap_CS_fsm[0]_i_5_n_4 ),
        .I3(\j_reg_251_reg[10]_1 ),
        .O(\int_Height_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[0]_i_2__2 
       (.I0(\ap_CS_fsm[2]_i_3_n_4 ),
        .I1(\ap_CS_fsm[2]_i_4__0_n_4 ),
        .I2(\ap_CS_fsm[2]_i_5__0_n_4 ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(v_csc_core_U0_ap_ready));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[0]_i_3 
       (.I0(\int_Height_reg[13]_0 [6]),
        .I1(\ap_CS_fsm[0]_i_2_0 [3]),
        .I2(\ap_CS_fsm[0]_i_2_0 [5]),
        .I3(\int_Height_reg[13]_0 [8]),
        .I4(\ap_CS_fsm[0]_i_2_0 [4]),
        .I5(\int_Height_reg[13]_0 [7]),
        .O(\ap_CS_fsm[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[0]_i_5 
       (.I0(\int_Height_reg[13]_0 [0]),
        .I1(\ap_CS_fsm[0]_i_2_0 [0]),
        .I2(\ap_CS_fsm[0]_i_2_0 [2]),
        .I3(\int_Height_reg[13]_0 [2]),
        .I4(\ap_CS_fsm[0]_i_2_0 [1]),
        .I5(\int_Height_reg[13]_0 [1]),
        .O(\ap_CS_fsm[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\int_Height_reg[13]_0 [1]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [1]),
        .I2(\int_Height_reg[13]_0 [0]),
        .I3(\ap_CS_fsm_reg[2]_i_2_0 [0]),
        .O(\ap_CS_fsm[2]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_10__0 
       (.I0(\int_Height_reg[13]_0 [1]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [1]),
        .I2(\int_Height_reg[13]_0 [0]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0_0 [0]),
        .O(\ap_CS_fsm[2]_i_10__0_n_4 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\ap_CS_fsm_reg[2]_i_2__0_0 [14]),
        .I1(Height[14]),
        .I2(Height[15]),
        .O(\ap_CS_fsm[2]_i_11_n_4 ));
  LUT3 #(
    .INIT(8'h41)) 
    \ap_CS_fsm[2]_i_11__0 
       (.I0(Height[15]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [14]),
        .I2(Height[14]),
        .O(\ap_CS_fsm[2]_i_11__0_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_18__0 
       (.I0(\int_Height_reg[13]_0 [0]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [0]),
        .I2(\ap_CS_fsm_reg[2]_i_2__0_0 [1]),
        .I3(\int_Height_reg[13]_0 [1]),
        .O(\ap_CS_fsm[2]_i_18__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(\ap_CS_fsm[2]_i_3_n_4 ),
        .I1(\ap_CS_fsm[2]_i_4__0_n_4 ),
        .I2(\ap_CS_fsm[2]_i_5__0_n_4 ),
        .I3(\mOutPtr_reg[1] ),
        .I4(\mOutPtr_reg[1]_0 ),
        .O(ap_enable_reg_pp0_iter00_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(\int_Height_reg[13]_0 [6]),
        .I1(\ap_CS_fsm[0]_i_2__2_0 [3]),
        .I2(\ap_CS_fsm[0]_i_2__2_0 [5]),
        .I3(\int_Height_reg[13]_0 [8]),
        .I4(\ap_CS_fsm[0]_i_2__2_0 [4]),
        .I5(\int_Height_reg[13]_0 [7]),
        .O(\ap_CS_fsm[2]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(Height[15]),
        .I1(Height[14]),
        .I2(\ap_CS_fsm_reg[2]_i_2__0_0 [14]),
        .O(\ap_CS_fsm[2]_i_3__0_n_4 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(Height[15]),
        .I1(Height[14]),
        .I2(\ap_CS_fsm_reg[2]_i_2_0 [14]),
        .O(\ap_CS_fsm[2]_i_3__1_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(\int_Height_reg[13]_0 [13]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [13]),
        .I2(\int_Height_reg[13]_0 [12]),
        .I3(\ap_CS_fsm_reg[2]_i_2_0 [12]),
        .O(\ap_CS_fsm[2]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(\int_Height_reg[13]_0 [9]),
        .I1(\ap_CS_fsm[0]_i_2__2_0 [6]),
        .I2(\ap_CS_fsm[0]_i_2__2_0 [7]),
        .I3(\int_Height_reg[13]_0 [10]),
        .I4(\ap_CS_fsm[0]_i_2__2_0 [8]),
        .I5(\int_Height_reg[13]_0 [11]),
        .O(\ap_CS_fsm[2]_i_4__0_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(\int_Height_reg[13]_0 [13]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [13]),
        .I2(\int_Height_reg[13]_0 [12]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0_0 [12]),
        .O(\ap_CS_fsm[2]_i_4__1_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\int_Height_reg[13]_0 [11]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [11]),
        .I2(\int_Height_reg[13]_0 [10]),
        .I3(\ap_CS_fsm_reg[2]_i_2_0 [10]),
        .O(\ap_CS_fsm[2]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(\int_Height_reg[13]_0 [0]),
        .I1(\ap_CS_fsm[0]_i_2__2_0 [0]),
        .I2(\ap_CS_fsm[0]_i_2__2_0 [1]),
        .I3(\int_Height_reg[13]_0 [1]),
        .I4(\ap_CS_fsm[0]_i_2__2_0 [2]),
        .I5(\int_Height_reg[13]_0 [2]),
        .O(\ap_CS_fsm[2]_i_5__0_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(\int_Height_reg[13]_0 [11]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [11]),
        .I2(\int_Height_reg[13]_0 [10]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0_0 [10]),
        .O(\ap_CS_fsm[2]_i_5__1_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\int_Height_reg[13]_0 [9]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [9]),
        .I2(\int_Height_reg[13]_0 [8]),
        .I3(\ap_CS_fsm_reg[2]_i_2_0 [8]),
        .O(\ap_CS_fsm[2]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(\int_Height_reg[13]_0 [9]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [9]),
        .I2(\int_Height_reg[13]_0 [8]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0_0 [8]),
        .O(\ap_CS_fsm[2]_i_6__1_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\int_Height_reg[13]_0 [7]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [7]),
        .I2(\int_Height_reg[13]_0 [6]),
        .I3(\ap_CS_fsm_reg[2]_i_2_0 [6]),
        .O(\ap_CS_fsm[2]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(\int_Height_reg[13]_0 [7]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [7]),
        .I2(\int_Height_reg[13]_0 [6]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0_0 [6]),
        .O(\ap_CS_fsm[2]_i_7__0_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\int_Height_reg[13]_0 [5]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [5]),
        .I2(\int_Height_reg[13]_0 [4]),
        .I3(\ap_CS_fsm_reg[2]_i_2_0 [4]),
        .O(\ap_CS_fsm[2]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_8__0 
       (.I0(\int_Height_reg[13]_0 [5]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [5]),
        .I2(\int_Height_reg[13]_0 [4]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0_0 [4]),
        .O(\ap_CS_fsm[2]_i_8__0_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\int_Height_reg[13]_0 [3]),
        .I1(\ap_CS_fsm_reg[2]_i_2_0 [3]),
        .I2(\int_Height_reg[13]_0 [2]),
        .I3(\ap_CS_fsm_reg[2]_i_2_0 [2]),
        .O(\ap_CS_fsm[2]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \ap_CS_fsm[2]_i_9__0 
       (.I0(\int_Height_reg[13]_0 [3]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0_0 [3]),
        .I2(\int_Height_reg[13]_0 [2]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0_0 [2]),
        .O(\ap_CS_fsm[2]_i_9__0_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ap_CS_fsm[5]_i_2 
       (.I0(\ap_CS_fsm[5]_i_4_n_4 ),
        .I1(\ap_CS_fsm[5]_i_5_n_4 ),
        .I2(\ap_CS_fsm[5]_i_6_n_4 ),
        .I3(\ap_CS_fsm[5]_i_7_n_4 ),
        .O(\int_WidthIn_reg[10]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[5]_i_4 
       (.I0(Q[10]),
        .I1(\ap_CS_fsm[5]_i_2_0 [9]),
        .I2(Q[11]),
        .I3(\ap_CS_fsm[5]_i_2_0 [10]),
        .O(\ap_CS_fsm[5]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(Q[4]),
        .I1(\ap_CS_fsm[5]_i_2_0 [3]),
        .I2(\ap_CS_fsm[5]_i_2_0 [4]),
        .I3(Q[5]),
        .I4(\ap_CS_fsm[5]_i_2_0 [5]),
        .I5(Q[6]),
        .O(\ap_CS_fsm[5]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm[5]_i_2_0 [0]),
        .I2(\ap_CS_fsm[5]_i_2_0 [1]),
        .I3(Q[2]),
        .I4(\ap_CS_fsm[5]_i_2_0 [2]),
        .I5(Q[3]),
        .O(\ap_CS_fsm[5]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(Q[7]),
        .I1(\ap_CS_fsm[5]_i_2_0 [6]),
        .I2(\ap_CS_fsm[5]_i_2_0 [7]),
        .I3(Q[8]),
        .I4(\ap_CS_fsm[5]_i_2_0 [8]),
        .I5(Q[9]),
        .O(\ap_CS_fsm[5]_i_7_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[2]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2_n_5 ,\ap_CS_fsm_reg[2]_i_2_n_6 ,\ap_CS_fsm_reg[2]_i_2_n_7 ,\ap_CS_fsm_reg[2]_i_2_n_8 ,\ap_CS_fsm_reg[2]_i_2_n_9 ,\ap_CS_fsm_reg[2]_i_2_n_10 ,\ap_CS_fsm_reg[2]_i_2_n_11 }),
        .DI({\ap_CS_fsm[2]_i_3__1_n_4 ,\ap_CS_fsm[2]_i_4_n_4 ,\ap_CS_fsm[2]_i_5_n_4 ,\ap_CS_fsm[2]_i_6_n_4 ,\ap_CS_fsm[2]_i_7_n_4 ,\ap_CS_fsm[2]_i_8_n_4 ,\ap_CS_fsm[2]_i_9_n_4 ,\ap_CS_fsm[2]_i_10_n_4 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [7:0]),
        .S({\ap_CS_fsm[2]_i_11__0_n_4 ,ap_enable_reg_pp0_iter2_reg}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\int_Height_reg[15]_0 ,\ap_CS_fsm_reg[2]_i_2__0_n_5 ,\ap_CS_fsm_reg[2]_i_2__0_n_6 ,\ap_CS_fsm_reg[2]_i_2__0_n_7 ,\ap_CS_fsm_reg[2]_i_2__0_n_8 ,\ap_CS_fsm_reg[2]_i_2__0_n_9 ,\ap_CS_fsm_reg[2]_i_2__0_n_10 ,\ap_CS_fsm_reg[2]_i_2__0_n_11 }),
        .DI({\ap_CS_fsm[2]_i_3__0_n_4 ,\ap_CS_fsm[2]_i_4__1_n_4 ,\ap_CS_fsm[2]_i_5__1_n_4 ,\ap_CS_fsm[2]_i_6__1_n_4 ,\ap_CS_fsm[2]_i_7__0_n_4 ,\ap_CS_fsm[2]_i_8__0_n_4 ,\ap_CS_fsm[2]_i_9__0_n_4 ,\ap_CS_fsm[2]_i_10__0_n_4 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [7:0]),
        .S({\ap_CS_fsm[2]_i_11_n_4 ,ap_enable_reg_pp0_iter2_reg_0,\ap_CS_fsm[2]_i_18__0_n_4 }));
  LUT4 #(
    .INIT(16'hBBBF)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .I1(ap_start),
        .I2(start_for_v_csc_core_U0_full_n),
        .I3(start_once_reg_1),
        .O(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter3_i_2
       (.I0(CO),
        .I1(internal_empty_n_reg),
        .O(ap_enable_reg_pp0_iter00));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \axi_last_V_reg_765[0]_i_1 
       (.I0(\axi_last_V_reg_765[0]_i_2_n_4 ),
        .I1(\axi_last_V_reg_765_reg[0]_1 ),
        .I2(\axi_last_V_reg_765[0]_i_4_n_4 ),
        .I3(\axi_last_V_reg_765[0]_i_5_n_4 ),
        .I4(p_13_in),
        .I5(axi_last_V_reg_765),
        .O(\axi_last_V_reg_765_reg[0] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_last_V_reg_765[0]_i_10 
       (.I0(\int_WidthOut_reg[15]_0 [8]),
        .I1(\axi_last_V_reg_765[0]_i_6_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .I3(\int_WidthOut_reg[15]_0 [9]),
        .O(\axi_last_V_reg_765[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9600)) 
    \axi_last_V_reg_765[0]_i_2 
       (.I0(\axi_last_V_reg_765_reg[0]_0 [4]),
        .I1(\axi_last_V_reg_765[0]_i_6_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .I3(\axi_last_V_reg_765[0]_i_7_n_4 ),
        .O(\axi_last_V_reg_765[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h8002200808800220)) 
    \axi_last_V_reg_765[0]_i_4 
       (.I0(\axi_last_V_reg_765[0]_i_8_n_4 ),
        .I1(\int_WidthOut_reg[15]_0 [6]),
        .I2(\axi_last_V_reg_765[0]_i_9_n_4 ),
        .I3(\int_WidthOut_reg[15]_0 [5]),
        .I4(\axi_last_V_reg_765_reg[0]_0 [3]),
        .I5(\axi_last_V_reg_765_reg[0]_0 [2]),
        .O(\axi_last_V_reg_765[0]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h7BBDDEE7)) 
    \axi_last_V_reg_765[0]_i_5 
       (.I0(\axi_last_V_reg_765_reg[0]_0 [7]),
        .I1(\axi_last_V_reg_765_reg[0]_0 [8]),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .I3(\axi_last_V_reg_765[0]_i_10_n_4 ),
        .I4(\int_WidthOut_reg[15]_0 [11]),
        .O(\axi_last_V_reg_765[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \axi_last_V_reg_765[0]_i_6 
       (.I0(\int_WidthOut_reg[15]_0 [5]),
        .I1(\int_WidthOut_reg[15]_0 [3]),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .I3(\int_WidthOut_reg[15]_0 [2]),
        .I4(\int_WidthOut_reg[15]_0 [4]),
        .I5(\int_WidthOut_reg[15]_0 [6]),
        .O(\axi_last_V_reg_765[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h8484844221212118)) 
    \axi_last_V_reg_765[0]_i_7 
       (.I0(\axi_last_V_reg_765_reg[0]_0 [5]),
        .I1(\axi_last_V_reg_765_reg[0]_0 [6]),
        .I2(\int_WidthOut_reg[15]_0 [8]),
        .I3(\axi_last_V_reg_765[0]_i_6_n_4 ),
        .I4(\int_WidthOut_reg[15]_0 [7]),
        .I5(\int_WidthOut_reg[15]_0 [9]),
        .O(\axi_last_V_reg_765[0]_i_7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hAAA95556)) 
    \axi_last_V_reg_765[0]_i_8 
       (.I0(\int_WidthOut_reg[15]_0 [4]),
        .I1(\int_WidthOut_reg[15]_0 [2]),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .I3(\int_WidthOut_reg[15]_0 [3]),
        .I4(\axi_last_V_reg_765_reg[0]_0 [1]),
        .O(\axi_last_V_reg_765[0]_i_8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \axi_last_V_reg_765[0]_i_9 
       (.I0(\int_WidthOut_reg[15]_0 [3]),
        .I1(\int_WidthOut_reg[15]_0 [1]),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .I3(\int_WidthOut_reg[15]_0 [4]),
        .O(\axi_last_V_reg_765[0]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp24_i_reg_859[0]_i_10 
       (.I0(\int_Height_reg[13]_0 [0]),
        .I1(\cmp24_i_reg_859_reg[0] [0]),
        .I2(\cmp24_i_reg_859_reg[0] [1]),
        .I3(\int_Height_reg[13]_0 [1]),
        .O(\cmp24_i_reg_859[0]_i_10_n_4 ));
  LUT3 #(
    .INIT(8'h09)) 
    \cmp24_i_reg_859[0]_i_11 
       (.I0(\cmp24_i_reg_859_reg[0] [14]),
        .I1(Height[14]),
        .I2(Height[15]),
        .O(\cmp24_i_reg_859[0]_i_11_n_4 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \cmp24_i_reg_859[0]_i_3 
       (.I0(\cmp24_i_reg_859_reg[0] [14]),
        .I1(Height[14]),
        .I2(Height[15]),
        .O(\cmp24_i_reg_859[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp24_i_reg_859[0]_i_4 
       (.I0(\int_Height_reg[13]_0 [12]),
        .I1(\cmp24_i_reg_859_reg[0] [12]),
        .I2(\cmp24_i_reg_859_reg[0] [13]),
        .I3(\int_Height_reg[13]_0 [13]),
        .O(\cmp24_i_reg_859[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp24_i_reg_859[0]_i_5 
       (.I0(\int_Height_reg[13]_0 [10]),
        .I1(\cmp24_i_reg_859_reg[0] [10]),
        .I2(\cmp24_i_reg_859_reg[0] [11]),
        .I3(\int_Height_reg[13]_0 [11]),
        .O(\cmp24_i_reg_859[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp24_i_reg_859[0]_i_6 
       (.I0(\int_Height_reg[13]_0 [8]),
        .I1(\cmp24_i_reg_859_reg[0] [8]),
        .I2(\cmp24_i_reg_859_reg[0] [9]),
        .I3(\int_Height_reg[13]_0 [9]),
        .O(\cmp24_i_reg_859[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp24_i_reg_859[0]_i_7 
       (.I0(\int_Height_reg[13]_0 [6]),
        .I1(\cmp24_i_reg_859_reg[0] [6]),
        .I2(\cmp24_i_reg_859_reg[0] [7]),
        .I3(\int_Height_reg[13]_0 [7]),
        .O(\cmp24_i_reg_859[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp24_i_reg_859[0]_i_8 
       (.I0(\int_Height_reg[13]_0 [4]),
        .I1(\cmp24_i_reg_859_reg[0] [4]),
        .I2(\cmp24_i_reg_859_reg[0] [5]),
        .I3(\int_Height_reg[13]_0 [5]),
        .O(\cmp24_i_reg_859[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp24_i_reg_859[0]_i_9 
       (.I0(\int_Height_reg[13]_0 [2]),
        .I1(\cmp24_i_reg_859_reg[0] [2]),
        .I2(\cmp24_i_reg_859_reg[0] [3]),
        .I3(\int_Height_reg[13]_0 [3]),
        .O(\cmp24_i_reg_859[0]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \cmp24_i_reg_859_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\y_reg_242_reg[14] ,\cmp24_i_reg_859_reg[0]_i_2_n_5 ,\cmp24_i_reg_859_reg[0]_i_2_n_6 ,\cmp24_i_reg_859_reg[0]_i_2_n_7 ,\cmp24_i_reg_859_reg[0]_i_2_n_8 ,\cmp24_i_reg_859_reg[0]_i_2_n_9 ,\cmp24_i_reg_859_reg[0]_i_2_n_10 ,\cmp24_i_reg_859_reg[0]_i_2_n_11 }),
        .DI({\cmp24_i_reg_859[0]_i_3_n_4 ,\cmp24_i_reg_859[0]_i_4_n_4 ,\cmp24_i_reg_859[0]_i_5_n_4 ,\cmp24_i_reg_859[0]_i_6_n_4 ,\cmp24_i_reg_859[0]_i_7_n_4 ,\cmp24_i_reg_859[0]_i_8_n_4 ,\cmp24_i_reg_859[0]_i_9_n_4 ,\cmp24_i_reg_859[0]_i_10_n_4 }),
        .O(\NLW_cmp24_i_reg_859_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\cmp24_i_reg_859[0]_i_11_n_4 ,\cmp24_i_reg_859_reg[0]_0 }));
  LUT5 #(
    .INIT(32'h78C33C78)) 
    g0_b0__2_i_4
       (.I0(zext_ln1344_1_fu_337_p1[0]),
        .I1(\int_ColorModeOut_reg[1]_0 [0]),
        .I2(ColorModeOut[2]),
        .I3(zext_ln1344_1_fu_337_p1[1]),
        .I4(\int_ColorModeOut_reg[1]_0 [1]),
        .O(sel[0]));
  LUT6 #(
    .INIT(64'h7E81F00F0FF03FC0)) 
    g0_b0__2_i_5
       (.I0(zext_ln1344_1_fu_337_p1[0]),
        .I1(zext_ln1344_1_fu_337_p1[1]),
        .I2(\int_ColorModeOut_reg[1]_0 [1]),
        .I3(ColorModeOut[3]),
        .I4(\int_ColorModeOut_reg[1]_0 [0]),
        .I5(ColorModeOut[2]),
        .O(sel[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1351_reg_761[0]_i_5 
       (.I0(\int_WidthOut_reg[15]_0 [1]),
        .I1(\axi_last_V_reg_765_reg[0]_0 [0]),
        .O(\int_WidthOut_reg[1]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_1021[0]_i_11 
       (.I0(\int_WidthOut_reg[15]_0 [13]),
        .I1(\icmp_ln1458_reg_1021_reg[0] [12]),
        .I2(\int_WidthOut_reg[15]_0 [14]),
        .I3(\icmp_ln1458_reg_1021_reg[0] [13]),
        .O(\icmp_ln1458_reg_1021[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_1021[0]_i_12 
       (.I0(\int_WidthOut_reg[15]_0 [11]),
        .I1(\icmp_ln1458_reg_1021_reg[0] [10]),
        .I2(\int_WidthOut_reg[15]_0 [12]),
        .I3(\icmp_ln1458_reg_1021_reg[0] [11]),
        .O(\icmp_ln1458_reg_1021[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_1021[0]_i_13 
       (.I0(\int_WidthOut_reg[15]_0 [9]),
        .I1(\icmp_ln1458_reg_1021_reg[0] [8]),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .I3(\icmp_ln1458_reg_1021_reg[0] [9]),
        .O(\icmp_ln1458_reg_1021[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_1021[0]_i_14 
       (.I0(\int_WidthOut_reg[15]_0 [7]),
        .I1(\icmp_ln1458_reg_1021_reg[0] [6]),
        .I2(\int_WidthOut_reg[15]_0 [8]),
        .I3(\icmp_ln1458_reg_1021_reg[0] [7]),
        .O(\icmp_ln1458_reg_1021[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_1021[0]_i_15 
       (.I0(\int_WidthOut_reg[15]_0 [5]),
        .I1(\icmp_ln1458_reg_1021_reg[0] [4]),
        .I2(\int_WidthOut_reg[15]_0 [6]),
        .I3(\icmp_ln1458_reg_1021_reg[0] [5]),
        .O(\icmp_ln1458_reg_1021[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_1021[0]_i_16 
       (.I0(\int_WidthOut_reg[15]_0 [3]),
        .I1(\icmp_ln1458_reg_1021_reg[0] [2]),
        .I2(\int_WidthOut_reg[15]_0 [4]),
        .I3(\icmp_ln1458_reg_1021_reg[0] [3]),
        .O(\icmp_ln1458_reg_1021[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_1021[0]_i_17 
       (.I0(\int_WidthOut_reg[15]_0 [1]),
        .I1(\icmp_ln1458_reg_1021_reg[0] [0]),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .I3(\icmp_ln1458_reg_1021_reg[0] [1]),
        .O(\icmp_ln1458_reg_1021[0]_i_17_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1458_reg_1021[0]_i_2 
       (.I0(\int_WidthOut_reg[15]_0 [15]),
        .I1(\icmp_ln1458_reg_1021_reg[0] [14]),
        .O(\icmp_ln1458_reg_1021[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_1021[0]_i_3 
       (.I0(\int_WidthOut_reg[15]_0 [14]),
        .I1(\icmp_ln1458_reg_1021_reg[0] [13]),
        .I2(\int_WidthOut_reg[15]_0 [13]),
        .I3(\icmp_ln1458_reg_1021_reg[0] [12]),
        .O(\icmp_ln1458_reg_1021[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_1021[0]_i_4 
       (.I0(\int_WidthOut_reg[15]_0 [12]),
        .I1(\icmp_ln1458_reg_1021_reg[0] [11]),
        .I2(\int_WidthOut_reg[15]_0 [11]),
        .I3(\icmp_ln1458_reg_1021_reg[0] [10]),
        .O(\icmp_ln1458_reg_1021[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_1021[0]_i_5 
       (.I0(\int_WidthOut_reg[15]_0 [10]),
        .I1(\icmp_ln1458_reg_1021_reg[0] [9]),
        .I2(\int_WidthOut_reg[15]_0 [9]),
        .I3(\icmp_ln1458_reg_1021_reg[0] [8]),
        .O(\icmp_ln1458_reg_1021[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_1021[0]_i_6 
       (.I0(\int_WidthOut_reg[15]_0 [8]),
        .I1(\icmp_ln1458_reg_1021_reg[0] [7]),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .I3(\icmp_ln1458_reg_1021_reg[0] [6]),
        .O(\icmp_ln1458_reg_1021[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_1021[0]_i_7 
       (.I0(\int_WidthOut_reg[15]_0 [6]),
        .I1(\icmp_ln1458_reg_1021_reg[0] [5]),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .I3(\icmp_ln1458_reg_1021_reg[0] [4]),
        .O(\icmp_ln1458_reg_1021[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_1021[0]_i_8 
       (.I0(\int_WidthOut_reg[15]_0 [4]),
        .I1(\icmp_ln1458_reg_1021_reg[0] [3]),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .I3(\icmp_ln1458_reg_1021_reg[0] [2]),
        .O(\icmp_ln1458_reg_1021[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_1021[0]_i_9 
       (.I0(\int_WidthOut_reg[15]_0 [2]),
        .I1(\icmp_ln1458_reg_1021_reg[0] [1]),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .I3(\icmp_ln1458_reg_1021_reg[0] [0]),
        .O(\icmp_ln1458_reg_1021[0]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln1458_reg_1021_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\int_WidthOut_reg[15]_2 ,\icmp_ln1458_reg_1021_reg[0]_i_1_n_5 ,\icmp_ln1458_reg_1021_reg[0]_i_1_n_6 ,\icmp_ln1458_reg_1021_reg[0]_i_1_n_7 ,\icmp_ln1458_reg_1021_reg[0]_i_1_n_8 ,\icmp_ln1458_reg_1021_reg[0]_i_1_n_9 ,\icmp_ln1458_reg_1021_reg[0]_i_1_n_10 ,\icmp_ln1458_reg_1021_reg[0]_i_1_n_11 }),
        .DI({\icmp_ln1458_reg_1021[0]_i_2_n_4 ,\icmp_ln1458_reg_1021[0]_i_3_n_4 ,\icmp_ln1458_reg_1021[0]_i_4_n_4 ,\icmp_ln1458_reg_1021[0]_i_5_n_4 ,\icmp_ln1458_reg_1021[0]_i_6_n_4 ,\icmp_ln1458_reg_1021[0]_i_7_n_4 ,\icmp_ln1458_reg_1021[0]_i_8_n_4 ,\icmp_ln1458_reg_1021[0]_i_9_n_4 }),
        .O(\NLW_icmp_ln1458_reg_1021_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({\icmp_ln1458_reg_1021_reg[0]_0 ,\icmp_ln1458_reg_1021[0]_i_11_n_4 ,\icmp_ln1458_reg_1021[0]_i_12_n_4 ,\icmp_ln1458_reg_1021[0]_i_13_n_4 ,\icmp_ln1458_reg_1021[0]_i_14_n_4 ,\icmp_ln1458_reg_1021[0]_i_15_n_4 ,\icmp_ln1458_reg_1021[0]_i_16_n_4 ,\icmp_ln1458_reg_1021[0]_i_17_n_4 }));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1458_reg_839[0]_i_2 
       (.I0(Q[15]),
        .I1(\icmp_ln1458_reg_839_reg[0] [14]),
        .O(\icmp_ln1458_reg_839[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_839[0]_i_3 
       (.I0(Q[14]),
        .I1(\icmp_ln1458_reg_839_reg[0] [13]),
        .I2(Q[13]),
        .I3(\icmp_ln1458_reg_839_reg[0] [12]),
        .O(\icmp_ln1458_reg_839[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_839[0]_i_4 
       (.I0(Q[12]),
        .I1(\icmp_ln1458_reg_839_reg[0] [11]),
        .I2(Q[11]),
        .I3(\icmp_ln1458_reg_839_reg[0] [10]),
        .O(\icmp_ln1458_reg_839[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_839[0]_i_5 
       (.I0(Q[10]),
        .I1(\icmp_ln1458_reg_839_reg[0] [9]),
        .I2(Q[9]),
        .I3(\icmp_ln1458_reg_839_reg[0] [8]),
        .O(\icmp_ln1458_reg_839[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_839[0]_i_6 
       (.I0(Q[8]),
        .I1(\icmp_ln1458_reg_839_reg[0] [7]),
        .I2(Q[7]),
        .I3(\icmp_ln1458_reg_839_reg[0] [6]),
        .O(\icmp_ln1458_reg_839[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_839[0]_i_7 
       (.I0(Q[6]),
        .I1(\icmp_ln1458_reg_839_reg[0] [5]),
        .I2(Q[5]),
        .I3(\icmp_ln1458_reg_839_reg[0] [4]),
        .O(\icmp_ln1458_reg_839[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_839[0]_i_8 
       (.I0(Q[4]),
        .I1(\icmp_ln1458_reg_839_reg[0] [3]),
        .I2(Q[3]),
        .I3(\icmp_ln1458_reg_839_reg[0] [2]),
        .O(\icmp_ln1458_reg_839[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1458_reg_839[0]_i_9 
       (.I0(Q[2]),
        .I1(\icmp_ln1458_reg_839_reg[0] [1]),
        .I2(Q[1]),
        .I3(\icmp_ln1458_reg_839_reg[0] [0]),
        .O(\icmp_ln1458_reg_839[0]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "14" *) 
  CARRY8 \icmp_ln1458_reg_839_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\int_WidthIn_reg[15]_0 ,\icmp_ln1458_reg_839_reg[0]_i_1_n_5 ,\icmp_ln1458_reg_839_reg[0]_i_1_n_6 ,\icmp_ln1458_reg_839_reg[0]_i_1_n_7 ,\icmp_ln1458_reg_839_reg[0]_i_1_n_8 ,\icmp_ln1458_reg_839_reg[0]_i_1_n_9 ,\icmp_ln1458_reg_839_reg[0]_i_1_n_10 ,\icmp_ln1458_reg_839_reg[0]_i_1_n_11 }),
        .DI({\icmp_ln1458_reg_839[0]_i_2_n_4 ,\icmp_ln1458_reg_839[0]_i_3_n_4 ,\icmp_ln1458_reg_839[0]_i_4_n_4 ,\icmp_ln1458_reg_839[0]_i_5_n_4 ,\icmp_ln1458_reg_839[0]_i_6_n_4 ,\icmp_ln1458_reg_839[0]_i_7_n_4 ,\icmp_ln1458_reg_839[0]_i_8_n_4 ,\icmp_ln1458_reg_839[0]_i_9_n_4 }),
        .O(\NLW_icmp_ln1458_reg_839_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S(\icmp_ln1458_reg_839_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1671_reg_776[0]_i_10 
       (.I0(\int_Height_reg[15]_1 [15]),
        .I1(\int_Height_reg[15]_1 [14]),
        .O(\icmp_ln1671_reg_776[0]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1671_reg_776[0]_i_11 
       (.I0(\int_Height_reg[15]_1 [13]),
        .I1(\int_Height_reg[15]_1 [12]),
        .O(\icmp_ln1671_reg_776[0]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1671_reg_776[0]_i_12 
       (.I0(\int_Height_reg[15]_1 [11]),
        .I1(\int_Height_reg[15]_1 [10]),
        .O(\icmp_ln1671_reg_776[0]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1671_reg_776[0]_i_13 
       (.I0(\int_Height_reg[15]_1 [9]),
        .I1(\int_Height_reg[15]_1 [8]),
        .O(\icmp_ln1671_reg_776[0]_i_13_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1671_reg_776[0]_i_14 
       (.I0(\int_Height_reg[15]_1 [7]),
        .I1(\int_Height_reg[15]_1 [6]),
        .O(\icmp_ln1671_reg_776[0]_i_14_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1671_reg_776[0]_i_15 
       (.I0(\int_Height_reg[15]_1 [5]),
        .I1(\int_Height_reg[15]_1 [4]),
        .O(\icmp_ln1671_reg_776[0]_i_15_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1671_reg_776[0]_i_16 
       (.I0(\int_Height_reg[15]_1 [3]),
        .I1(\int_Height_reg[15]_1 [2]),
        .O(\icmp_ln1671_reg_776[0]_i_16_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1671_reg_776[0]_i_3 
       (.I0(\int_Height_reg[15]_1 [14]),
        .I1(\int_Height_reg[15]_1 [15]),
        .O(\icmp_ln1671_reg_776[0]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1671_reg_776[0]_i_4 
       (.I0(\int_Height_reg[15]_1 [12]),
        .I1(\int_Height_reg[15]_1 [13]),
        .O(\icmp_ln1671_reg_776[0]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1671_reg_776[0]_i_5 
       (.I0(\int_Height_reg[15]_1 [10]),
        .I1(\int_Height_reg[15]_1 [11]),
        .O(\icmp_ln1671_reg_776[0]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1671_reg_776[0]_i_6 
       (.I0(\int_Height_reg[15]_1 [8]),
        .I1(\int_Height_reg[15]_1 [9]),
        .O(\icmp_ln1671_reg_776[0]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1671_reg_776[0]_i_7 
       (.I0(\int_Height_reg[15]_1 [6]),
        .I1(\int_Height_reg[15]_1 [7]),
        .O(\icmp_ln1671_reg_776[0]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1671_reg_776[0]_i_8 
       (.I0(\int_Height_reg[15]_1 [4]),
        .I1(\int_Height_reg[15]_1 [5]),
        .O(\icmp_ln1671_reg_776[0]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1671_reg_776[0]_i_9 
       (.I0(\int_Height_reg[15]_1 [2]),
        .I1(\int_Height_reg[15]_1 [3]),
        .O(\icmp_ln1671_reg_776[0]_i_9_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln1671_reg_776_reg[0]_i_1 
       (.CI(\icmp_ln1671_reg_776_reg[0] ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln1671_reg_776_reg[0]_i_1_CO_UNCONNECTED [7],\icmp_ln1671_reg_776[0]_i_16_0 ,\icmp_ln1671_reg_776_reg[0]_i_1_n_6 ,\icmp_ln1671_reg_776_reg[0]_i_1_n_7 ,\icmp_ln1671_reg_776_reg[0]_i_1_n_8 ,\icmp_ln1671_reg_776_reg[0]_i_1_n_9 ,\icmp_ln1671_reg_776_reg[0]_i_1_n_10 ,\icmp_ln1671_reg_776_reg[0]_i_1_n_11 }),
        .DI({1'b0,\icmp_ln1671_reg_776[0]_i_3_n_4 ,\icmp_ln1671_reg_776[0]_i_4_n_4 ,\icmp_ln1671_reg_776[0]_i_5_n_4 ,\icmp_ln1671_reg_776[0]_i_6_n_4 ,\icmp_ln1671_reg_776[0]_i_7_n_4 ,\icmp_ln1671_reg_776[0]_i_8_n_4 ,\icmp_ln1671_reg_776[0]_i_9_n_4 }),
        .O(\NLW_icmp_ln1671_reg_776_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,\icmp_ln1671_reg_776[0]_i_10_n_4 ,\icmp_ln1671_reg_776[0]_i_11_n_4 ,\icmp_ln1671_reg_776[0]_i_12_n_4 ,\icmp_ln1671_reg_776[0]_i_13_n_4 ,\icmp_ln1671_reg_776[0]_i_14_n_4 ,\icmp_ln1671_reg_776[0]_i_15_n_4 ,\icmp_ln1671_reg_776[0]_i_16_n_4 }));
  LUT5 #(
    .INIT(32'h09906009)) 
    \icmp_ln636_reg_2741[0]_i_10 
       (.I0(\icmp_ln636_reg_2741[0]_i_18_n_4 ),
        .I1(ap_phi_mux_x_phi_fu_731_p4[2]),
        .I2(\icmp_ln636_reg_2741[0]_i_19_n_4 ),
        .I3(\icmp_ln636_reg_2741[0]_i_20_n_4 ),
        .I4(ap_phi_mux_x_phi_fu_731_p4[1]),
        .O(\int_WidthIn_reg[11]_0 [1]));
  LUT6 #(
    .INIT(64'h8882228222288828)) 
    \icmp_ln636_reg_2741[0]_i_13 
       (.I0(\icmp_ln636_reg_2741_reg[0] ),
        .I1(\int_WidthIn_reg[1]_0 ),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .I3(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I4(Q[2]),
        .I5(ap_phi_mux_x_phi_fu_731_p4[0]),
        .O(\int_WidthIn_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_2741[0]_i_15 
       (.I0(Q[11]),
        .I1(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [11]),
        .O(\icmp_ln636_reg_2741[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \icmp_ln636_reg_2741[0]_i_16 
       (.I0(\int_WidthOut_reg[15]_0 [9]),
        .I1(Q[9]),
        .I2(Q[8]),
        .I3(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I4(\int_WidthOut_reg[15]_0 [8]),
        .I5(\icmp_ln636_reg_2741[0]_i_19_n_4 ),
        .O(\icmp_ln636_reg_2741[0]_i_16_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_2741[0]_i_17 
       (.I0(Q[10]),
        .I1(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .O(\icmp_ln636_reg_2741[0]_i_17_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_2741[0]_i_18 
       (.I0(Q[9]),
        .I1(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [9]),
        .O(\icmp_ln636_reg_2741[0]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \icmp_ln636_reg_2741[0]_i_19 
       (.I0(\icmp_ln636_reg_2741[0]_i_37_n_4 ),
        .I1(\icmp_ln636_reg_2741[0]_i_38_n_4 ),
        .I2(\icmp_ln636_reg_2741[0]_i_39_n_4 ),
        .I3(\icmp_ln636_reg_2741[0]_i_40_n_4 ),
        .I4(\icmp_ln636_reg_2741[0]_i_41_n_4 ),
        .I5(\icmp_ln636_reg_2741[0]_i_42_n_4 ),
        .O(\icmp_ln636_reg_2741[0]_i_19_n_4 ));
  LUT5 #(
    .INIT(32'hE22B8222)) 
    \icmp_ln636_reg_2741[0]_i_2 
       (.I0(ap_phi_mux_x_phi_fu_731_p4[4]),
        .I1(\icmp_ln636_reg_2741[0]_i_15_n_4 ),
        .I2(\icmp_ln636_reg_2741[0]_i_16_n_4 ),
        .I3(\icmp_ln636_reg_2741[0]_i_17_n_4 ),
        .I4(ap_phi_mux_x_phi_fu_731_p4[3]),
        .O(\x_4_reg_2754_reg[11] [1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_2741[0]_i_20 
       (.I0(Q[8]),
        .I1(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [8]),
        .O(\icmp_ln636_reg_2741[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \icmp_ln636_reg_2741[0]_i_23 
       (.I0(Q[6]),
        .I1(\int_WidthOut_reg[15]_0 [6]),
        .I2(\icmp_ln636_reg_2741[0]_i_43_n_4 ),
        .I3(\int_WidthOut_reg[15]_0 [7]),
        .I4(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I5(Q[7]),
        .O(\int_WidthIn_reg[6]_0 ));
  LUT6 #(
    .INIT(64'hBBBBAF504444AF50)) 
    \icmp_ln636_reg_2741[0]_i_24 
       (.I0(\icmp_ln636_reg_2741[0]_i_44_n_4 ),
        .I1(Q[5]),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .I3(\int_WidthOut_reg[15]_0 [6]),
        .I4(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I5(Q[6]),
        .O(\int_WidthIn_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \icmp_ln636_reg_2741[0]_i_26 
       (.I0(Q[4]),
        .I1(\int_WidthOut_reg[15]_0 [4]),
        .I2(\icmp_ln636_reg_2741[0]_i_45_n_4 ),
        .I3(\int_WidthOut_reg[15]_0 [5]),
        .I4(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I5(Q[5]),
        .O(\int_WidthIn_reg[4]_0 ));
  LUT6 #(
    .INIT(64'hBBBBAF504444AF50)) 
    \icmp_ln636_reg_2741[0]_i_27 
       (.I0(\icmp_ln636_reg_2741[0]_i_42_n_4 ),
        .I1(Q[3]),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .I3(\int_WidthOut_reg[15]_0 [4]),
        .I4(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I5(Q[4]),
        .O(\int_WidthIn_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h050503FCFAFA03FC)) 
    \icmp_ln636_reg_2741[0]_i_29 
       (.I0(Q[2]),
        .I1(\int_WidthOut_reg[15]_0 [2]),
        .I2(\int_WidthIn_reg[1]_0 ),
        .I3(\int_WidthOut_reg[15]_0 [3]),
        .I4(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I5(Q[3]),
        .O(\int_WidthIn_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hE22B8222)) 
    \icmp_ln636_reg_2741[0]_i_3 
       (.I0(ap_phi_mux_x_phi_fu_731_p4[2]),
        .I1(\icmp_ln636_reg_2741[0]_i_18_n_4 ),
        .I2(\icmp_ln636_reg_2741[0]_i_19_n_4 ),
        .I3(\icmp_ln636_reg_2741[0]_i_20_n_4 ),
        .I4(ap_phi_mux_x_phi_fu_731_p4[1]),
        .O(\x_4_reg_2754_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \icmp_ln636_reg_2741[0]_i_30 
       (.I0(\int_WidthOut_reg[15]_0 [1]),
        .I1(Q[1]),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .I3(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I4(Q[2]),
        .O(\int_WidthOut_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_2741[0]_i_31 
       (.I0(Q[1]),
        .I1(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .O(\int_WidthIn_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_2741[0]_i_37 
       (.I0(Q[7]),
        .I1(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .O(\icmp_ln636_reg_2741[0]_i_37_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_2741[0]_i_38 
       (.I0(Q[6]),
        .I1(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [6]),
        .O(\icmp_ln636_reg_2741[0]_i_38_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_2741[0]_i_39 
       (.I0(Q[5]),
        .I1(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .O(\icmp_ln636_reg_2741[0]_i_39_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_2741[0]_i_40 
       (.I0(Q[4]),
        .I1(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [4]),
        .O(\icmp_ln636_reg_2741[0]_i_40_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln636_reg_2741[0]_i_41 
       (.I0(Q[3]),
        .I1(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .O(\icmp_ln636_reg_2741[0]_i_41_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \icmp_ln636_reg_2741[0]_i_42 
       (.I0(\int_WidthOut_reg[15]_0 [1]),
        .I1(Q[1]),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .I3(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I4(Q[2]),
        .O(\icmp_ln636_reg_2741[0]_i_42_n_4 ));
  LUT6 #(
    .INIT(64'h00000000E2000000)) 
    \icmp_ln636_reg_2741[0]_i_43 
       (.I0(\int_WidthOut_reg[15]_0 [5]),
        .I1(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I2(Q[5]),
        .I3(\icmp_ln636_reg_2741[0]_i_40_n_4 ),
        .I4(\icmp_ln636_reg_2741[0]_i_41_n_4 ),
        .I5(\icmp_ln636_reg_2741[0]_i_42_n_4 ),
        .O(\icmp_ln636_reg_2741[0]_i_43_n_4 ));
  LUT6 #(
    .INIT(64'hBBBBAFFFFFFFAFFF)) 
    \icmp_ln636_reg_2741[0]_i_44 
       (.I0(\icmp_ln636_reg_2741[0]_i_42_n_4 ),
        .I1(Q[3]),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .I3(\int_WidthOut_reg[15]_0 [4]),
        .I4(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I5(Q[4]),
        .O(\icmp_ln636_reg_2741[0]_i_44_n_4 ));
  LUT6 #(
    .INIT(64'hCCAACCAAC0AAC000)) 
    \icmp_ln636_reg_2741[0]_i_45 
       (.I0(\int_WidthOut_reg[15]_0 [3]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ),
        .I4(\int_WidthOut_reg[15]_0 [2]),
        .I5(\int_WidthIn_reg[1]_0 ),
        .O(\icmp_ln636_reg_2741[0]_i_45_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln636_reg_2741[0]_i_46 
       (.I0(Q[15]),
        .I1(\int_WidthOut_reg[15]_0 [15]),
        .I2(Q[14]),
        .I3(\int_WidthOut_reg[15]_0 [14]),
        .O(\icmp_ln636_reg_2741[0]_i_46_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln636_reg_2741[0]_i_47 
       (.I0(Q[13]),
        .I1(\int_WidthOut_reg[15]_0 [13]),
        .I2(Q[12]),
        .I3(\int_WidthOut_reg[15]_0 [12]),
        .O(\icmp_ln636_reg_2741[0]_i_47_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln636_reg_2741[0]_i_48 
       (.I0(Q[11]),
        .I1(\int_WidthOut_reg[15]_0 [11]),
        .I2(Q[10]),
        .I3(\int_WidthOut_reg[15]_0 [10]),
        .O(\icmp_ln636_reg_2741[0]_i_48_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln636_reg_2741[0]_i_49 
       (.I0(Q[9]),
        .I1(\int_WidthOut_reg[15]_0 [9]),
        .I2(Q[8]),
        .I3(\int_WidthOut_reg[15]_0 [8]),
        .O(\icmp_ln636_reg_2741[0]_i_49_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln636_reg_2741[0]_i_50 
       (.I0(Q[7]),
        .I1(\int_WidthOut_reg[15]_0 [7]),
        .I2(Q[6]),
        .I3(\int_WidthOut_reg[15]_0 [6]),
        .O(\icmp_ln636_reg_2741[0]_i_50_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln636_reg_2741[0]_i_51 
       (.I0(Q[5]),
        .I1(\int_WidthOut_reg[15]_0 [5]),
        .I2(Q[4]),
        .I3(\int_WidthOut_reg[15]_0 [4]),
        .O(\icmp_ln636_reg_2741[0]_i_51_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln636_reg_2741[0]_i_52 
       (.I0(Q[3]),
        .I1(\int_WidthOut_reg[15]_0 [3]),
        .I2(Q[2]),
        .I3(\int_WidthOut_reg[15]_0 [2]),
        .O(\icmp_ln636_reg_2741[0]_i_52_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln636_reg_2741[0]_i_53 
       (.I0(Q[1]),
        .I1(\int_WidthOut_reg[15]_0 [1]),
        .I2(Q[0]),
        .I3(\int_WidthOut_reg[15]_0 [0]),
        .O(\icmp_ln636_reg_2741[0]_i_53_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_2741[0]_i_54 
       (.I0(\int_WidthOut_reg[15]_0 [15]),
        .I1(Q[15]),
        .I2(\int_WidthOut_reg[15]_0 [14]),
        .I3(Q[14]),
        .O(\icmp_ln636_reg_2741[0]_i_54_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_2741[0]_i_55 
       (.I0(\int_WidthOut_reg[15]_0 [13]),
        .I1(Q[13]),
        .I2(\int_WidthOut_reg[15]_0 [12]),
        .I3(Q[12]),
        .O(\icmp_ln636_reg_2741[0]_i_55_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_2741[0]_i_56 
       (.I0(\int_WidthOut_reg[15]_0 [11]),
        .I1(Q[11]),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .I3(Q[10]),
        .O(\icmp_ln636_reg_2741[0]_i_56_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_2741[0]_i_57 
       (.I0(\int_WidthOut_reg[15]_0 [9]),
        .I1(Q[9]),
        .I2(\int_WidthOut_reg[15]_0 [8]),
        .I3(Q[8]),
        .O(\icmp_ln636_reg_2741[0]_i_57_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_2741[0]_i_58 
       (.I0(\int_WidthOut_reg[15]_0 [7]),
        .I1(Q[7]),
        .I2(\int_WidthOut_reg[15]_0 [6]),
        .I3(Q[6]),
        .O(\icmp_ln636_reg_2741[0]_i_58_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_2741[0]_i_59 
       (.I0(\int_WidthOut_reg[15]_0 [5]),
        .I1(Q[5]),
        .I2(\int_WidthOut_reg[15]_0 [4]),
        .I3(Q[4]),
        .O(\icmp_ln636_reg_2741[0]_i_59_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_2741[0]_i_60 
       (.I0(\int_WidthOut_reg[15]_0 [3]),
        .I1(Q[3]),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .I3(Q[2]),
        .O(\icmp_ln636_reg_2741[0]_i_60_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln636_reg_2741[0]_i_61 
       (.I0(\int_WidthOut_reg[15]_0 [1]),
        .I1(Q[1]),
        .I2(\int_WidthOut_reg[15]_0 [0]),
        .I3(Q[0]),
        .O(\icmp_ln636_reg_2741[0]_i_61_n_4 ));
  LUT5 #(
    .INIT(32'h09906009)) 
    \icmp_ln636_reg_2741[0]_i_9 
       (.I0(\icmp_ln636_reg_2741[0]_i_15_n_4 ),
        .I1(ap_phi_mux_x_phi_fu_731_p4[4]),
        .I2(\icmp_ln636_reg_2741[0]_i_16_n_4 ),
        .I3(\icmp_ln636_reg_2741[0]_i_17_n_4 ),
        .I4(ap_phi_mux_x_phi_fu_731_p4[3]),
        .O(\int_WidthIn_reg[11]_0 [2]));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln636_reg_2741_reg[0]_i_35 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\icmp_ln636_reg_2741_reg[0]_i_35_n_4 ,\icmp_ln636_reg_2741_reg[0]_i_35_n_5 ,\icmp_ln636_reg_2741_reg[0]_i_35_n_6 ,\icmp_ln636_reg_2741_reg[0]_i_35_n_7 ,\icmp_ln636_reg_2741_reg[0]_i_35_n_8 ,\icmp_ln636_reg_2741_reg[0]_i_35_n_9 ,\icmp_ln636_reg_2741_reg[0]_i_35_n_10 ,\icmp_ln636_reg_2741_reg[0]_i_35_n_11 }),
        .DI({\icmp_ln636_reg_2741[0]_i_46_n_4 ,\icmp_ln636_reg_2741[0]_i_47_n_4 ,\icmp_ln636_reg_2741[0]_i_48_n_4 ,\icmp_ln636_reg_2741[0]_i_49_n_4 ,\icmp_ln636_reg_2741[0]_i_50_n_4 ,\icmp_ln636_reg_2741[0]_i_51_n_4 ,\icmp_ln636_reg_2741[0]_i_52_n_4 ,\icmp_ln636_reg_2741[0]_i_53_n_4 }),
        .O(\NLW_icmp_ln636_reg_2741_reg[0]_i_35_O_UNCONNECTED [7:0]),
        .S({\icmp_ln636_reg_2741[0]_i_54_n_4 ,\icmp_ln636_reg_2741[0]_i_55_n_4 ,\icmp_ln636_reg_2741[0]_i_56_n_4 ,\icmp_ln636_reg_2741[0]_i_57_n_4 ,\icmp_ln636_reg_2741[0]_i_58_n_4 ,\icmp_ln636_reg_2741[0]_i_59_n_4 ,\icmp_ln636_reg_2741[0]_i_60_n_4 ,\icmp_ln636_reg_2741[0]_i_61_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorModeOut_reg[1]_0 [0]),
        .O(int_ColorModeOut0[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorModeOut_reg[1]_0 [1]),
        .O(int_ColorModeOut0[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[2]),
        .O(int_ColorModeOut0[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[3]),
        .O(int_ColorModeOut0[3]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[4]),
        .O(int_ColorModeOut0[4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[5]),
        .O(int_ColorModeOut0[5]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[6]),
        .O(int_ColorModeOut0[6]));
  LUT4 #(
    .INIT(16'h8000)) 
    \int_ColorModeOut[7]_i_1 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\waddr_reg_n_4_[4] ),
        .O(\int_ColorModeOut[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorModeOut[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(ColorModeOut[7]),
        .O(int_ColorModeOut0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[0] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[0]),
        .Q(\int_ColorModeOut_reg[1]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[1] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[1]),
        .Q(\int_ColorModeOut_reg[1]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[2] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[2]),
        .Q(ColorModeOut[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[3] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[3]),
        .Q(ColorModeOut[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[4] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[4]),
        .Q(ColorModeOut[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[5] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[5]),
        .Q(ColorModeOut[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[6] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[6]),
        .Q(ColorModeOut[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorModeOut_reg[7] 
       (.C(ap_clk),
        .CE(\int_ColorModeOut[7]_i_1_n_4 ),
        .D(int_ColorModeOut0[7]),
        .Q(ColorModeOut[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [0]),
        .O(int_ColorMode0[0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [1]),
        .O(int_ColorMode0[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [2]),
        .O(int_ColorMode0[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [3]),
        .O(int_ColorMode0[3]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [4]),
        .O(int_ColorMode0[4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [5]),
        .O(int_ColorMode0[5]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [6]),
        .O(int_ColorMode0[6]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_ColorMode[7]_i_1 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\waddr_reg_n_4_[4] ),
        .O(\int_ColorMode[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_ColorMode[7]_i_2 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_ColorMode_reg[7]_0 [7]),
        .O(int_ColorMode0[7]));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[0] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[0]),
        .Q(\int_ColorMode_reg[7]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[1] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[1]),
        .Q(\int_ColorMode_reg[7]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[2] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[2]),
        .Q(\int_ColorMode_reg[7]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[3] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[3]),
        .Q(\int_ColorMode_reg[7]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[4] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[4]),
        .Q(\int_ColorMode_reg[7]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[5] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[5]),
        .Q(\int_ColorMode_reg[7]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[6] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[6]),
        .Q(\int_ColorMode_reg[7]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ColorMode_reg[7] 
       (.C(ap_clk),
        .CE(\int_ColorMode[7]_i_1_n_4 ),
        .D(int_ColorMode0[7]),
        .Q(\int_ColorMode_reg[7]_0 [7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [0]),
        .O(int_Height0[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_Height_reg[13]_0 [10]),
        .O(int_Height0[10]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_Height_reg[13]_0 [11]),
        .O(int_Height0[11]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_Height_reg[13]_0 [12]),
        .O(int_Height0[12]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_Height_reg[13]_0 [13]),
        .O(int_Height0[13]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Height[14]),
        .O(int_Height0[14]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_Height[15]_i_1 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[3] ),
        .O(\int_Height[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Height[15]),
        .O(int_Height0[15]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [1]),
        .O(int_Height0[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [2]),
        .O(int_Height0[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [3]),
        .O(int_Height0[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [4]),
        .O(int_Height0[4]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [5]),
        .O(int_Height0[5]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [6]),
        .O(int_Height0[6]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_Height_reg[13]_0 [7]),
        .O(int_Height0[7]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_Height_reg[13]_0 [8]),
        .O(int_Height0[8]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_Height[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_Height_reg[13]_0 [9]),
        .O(int_Height0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[0] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[0]),
        .Q(\int_Height_reg[13]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[10] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[10]),
        .Q(\int_Height_reg[13]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[11] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[11]),
        .Q(\int_Height_reg[13]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[12] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[12]),
        .Q(\int_Height_reg[13]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[13] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[13]),
        .Q(\int_Height_reg[13]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[14] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[14]),
        .Q(Height[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[15] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[15]),
        .Q(Height[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[1] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[1]),
        .Q(\int_Height_reg[13]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[2] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[2]),
        .Q(\int_Height_reg[13]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[3] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[3]),
        .Q(\int_Height_reg[13]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[4] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[4]),
        .Q(\int_Height_reg[13]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[5] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[5]),
        .Q(\int_Height_reg[13]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[6] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[6]),
        .Q(\int_Height_reg[13]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[7] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[7]),
        .Q(\int_Height_reg[13]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[8] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[8]),
        .Q(\int_Height_reg[13]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_Height_reg[9] 
       (.C(ap_clk),
        .CE(\int_Height[15]_i_1_n_4 ),
        .D(int_Height0[9]),
        .Q(\int_Height_reg[13]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[0] ),
        .O(\int_PixelRate[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[10] ),
        .O(\int_PixelRate[10]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[11] ),
        .O(\int_PixelRate[11]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[12] ),
        .O(\int_PixelRate[12]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[13] ),
        .O(\int_PixelRate[13]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[14] ),
        .O(\int_PixelRate[14]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[15]_i_1 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[15] ),
        .O(\int_PixelRate[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[16]_i_1 
       (.I0(s_axi_CTRL_WDATA[16]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[16] ),
        .O(\int_PixelRate[16]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[17]_i_1 
       (.I0(s_axi_CTRL_WDATA[17]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[17] ),
        .O(\int_PixelRate[17]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[18]_i_1 
       (.I0(s_axi_CTRL_WDATA[18]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[18] ),
        .O(\int_PixelRate[18]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[19]_i_1 
       (.I0(s_axi_CTRL_WDATA[19]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[19] ),
        .O(\int_PixelRate[19]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[1] ),
        .O(\int_PixelRate[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[20]_i_1 
       (.I0(s_axi_CTRL_WDATA[20]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[20] ),
        .O(\int_PixelRate[20]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[21]_i_1 
       (.I0(s_axi_CTRL_WDATA[21]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[21] ),
        .O(\int_PixelRate[21]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[22]_i_1 
       (.I0(s_axi_CTRL_WDATA[22]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[22] ),
        .O(\int_PixelRate[22]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[23]_i_1 
       (.I0(s_axi_CTRL_WDATA[23]),
        .I1(s_axi_CTRL_WSTRB[2]),
        .I2(\int_PixelRate_reg_n_4_[23] ),
        .O(\int_PixelRate[23]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[24]_i_1 
       (.I0(s_axi_CTRL_WDATA[24]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[24] ),
        .O(\int_PixelRate[24]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[25]_i_1 
       (.I0(s_axi_CTRL_WDATA[25]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[25] ),
        .O(\int_PixelRate[25]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[26]_i_1 
       (.I0(s_axi_CTRL_WDATA[26]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[26] ),
        .O(\int_PixelRate[26]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[27]_i_1 
       (.I0(s_axi_CTRL_WDATA[27]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[27] ),
        .O(\int_PixelRate[27]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[28]_i_1 
       (.I0(s_axi_CTRL_WDATA[28]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[28] ),
        .O(\int_PixelRate[28]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[29]_i_1 
       (.I0(s_axi_CTRL_WDATA[29]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[29] ),
        .O(\int_PixelRate[29]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[2] ),
        .O(\int_PixelRate[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[30]_i_1 
       (.I0(s_axi_CTRL_WDATA[30]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[30] ),
        .O(\int_PixelRate[30]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_PixelRate[31]_i_1 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[3] ),
        .O(\int_PixelRate[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[31]_i_2 
       (.I0(s_axi_CTRL_WDATA[31]),
        .I1(s_axi_CTRL_WSTRB[3]),
        .I2(\int_PixelRate_reg_n_4_[31] ),
        .O(\int_PixelRate[31]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[3] ),
        .O(\int_PixelRate[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[4] ),
        .O(\int_PixelRate[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[5] ),
        .O(\int_PixelRate[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[6] ),
        .O(\int_PixelRate[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_PixelRate_reg_n_4_[7] ),
        .O(\int_PixelRate[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[8] ),
        .O(\int_PixelRate[8]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_PixelRate[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_PixelRate_reg_n_4_[9] ),
        .O(\int_PixelRate[9]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[0] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[0]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[10] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[10]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[10] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[11] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[11]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[11] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[12] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[12]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[12] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[13] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[13]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[13] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[14] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[14]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[14] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[15] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[15]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[15] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[16] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[16]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[16] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[17] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[17]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[17] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[18] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[18]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[18] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[19] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[19]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[19] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[1] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[1]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[1] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[20] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[20]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[20] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[21] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[21]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[21] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[22] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[22]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[22] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[23] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[23]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[23] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[24] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[24]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[24] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[25] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[25]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[25] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[26] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[26]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[26] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[27] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[27]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[27] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[28] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[28]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[28] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[29] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[29]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[29] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[2] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[2]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[2] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[30] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[30]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[30] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[31] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[31]_i_2_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[31] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[3] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[3]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[3] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[4] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[4]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[4] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[5] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[5]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[5] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[6] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[6]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[6] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[7] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[7]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[7] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[8] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[8]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[8] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_PixelRate_reg[9] 
       (.C(ap_clk),
        .CE(\int_PixelRate[31]_i_1_n_4 ),
        .D(\int_PixelRate[9]_i_1_n_4 ),
        .Q(\int_PixelRate_reg_n_4_[9] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[0]),
        .O(int_WidthIn0[0]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[10]),
        .O(int_WidthIn0[10]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[11]),
        .O(int_WidthIn0[11]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[12]),
        .O(int_WidthIn0[12]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[13]),
        .O(int_WidthIn0[13]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[14]),
        .O(int_WidthIn0[14]));
  LUT4 #(
    .INIT(16'h4000)) 
    \int_WidthIn[15]_i_1 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(\waddr_reg_n_4_[4] ),
        .O(\int_WidthIn[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[15]),
        .O(int_WidthIn0[15]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[1]),
        .O(int_WidthIn0[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[2]),
        .O(int_WidthIn0[2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[3]),
        .O(int_WidthIn0[3]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[4]),
        .O(int_WidthIn0[4]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[5]),
        .O(int_WidthIn0[5]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[6]),
        .O(int_WidthIn0[6]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(Q[7]),
        .O(int_WidthIn0[7]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[8]),
        .O(int_WidthIn0[8]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthIn[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(Q[9]),
        .O(int_WidthIn0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[0] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[0]),
        .Q(Q[0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[10] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[10]),
        .Q(Q[10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[11] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[11]),
        .Q(Q[11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[12] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[12]),
        .Q(Q[12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[13] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[13]),
        .Q(Q[13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[14] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[14]),
        .Q(Q[14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[15] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[15]),
        .Q(Q[15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[1] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[1]),
        .Q(Q[1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[2] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[2]),
        .Q(Q[2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[3] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[3]),
        .Q(Q[3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[4] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[4]),
        .Q(Q[4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[5] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[5]),
        .Q(Q[5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[6] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[6]),
        .Q(Q[6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[7] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[7]),
        .Q(Q[7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[8] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[8]),
        .Q(Q[8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthIn_reg[9] 
       (.C(ap_clk),
        .CE(\int_WidthIn[15]_i_1_n_4 ),
        .D(int_WidthIn0[9]),
        .Q(Q[9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [0]),
        .O(int_WidthOut0[0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[10]_i_1 
       (.I0(s_axi_CTRL_WDATA[10]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .O(int_WidthOut0[10]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[11]_i_1 
       (.I0(s_axi_CTRL_WDATA[11]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [11]),
        .O(int_WidthOut0[11]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[12]_i_1 
       (.I0(s_axi_CTRL_WDATA[12]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [12]),
        .O(int_WidthOut0[12]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[13]_i_1 
       (.I0(s_axi_CTRL_WDATA[13]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [13]),
        .O(int_WidthOut0[13]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[14]_i_1 
       (.I0(s_axi_CTRL_WDATA[14]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [14]),
        .O(int_WidthOut0[14]));
  LUT4 #(
    .INIT(16'h0008)) 
    \int_WidthOut[15]_i_1 
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[3] ),
        .O(\int_WidthOut[15]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[15]_i_2 
       (.I0(s_axi_CTRL_WDATA[15]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [15]),
        .O(int_WidthOut0[15]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .O(int_WidthOut0[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[2]_i_1 
       (.I0(s_axi_CTRL_WDATA[2]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [2]),
        .O(int_WidthOut0[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[3]_i_1 
       (.I0(s_axi_CTRL_WDATA[3]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [3]),
        .O(int_WidthOut0[3]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[4]_i_1 
       (.I0(s_axi_CTRL_WDATA[4]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [4]),
        .O(int_WidthOut0[4]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[5]_i_1 
       (.I0(s_axi_CTRL_WDATA[5]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [5]),
        .O(int_WidthOut0[5]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[6]_i_1 
       (.I0(s_axi_CTRL_WDATA[6]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [6]),
        .O(int_WidthOut0[6]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[7]_i_1 
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .O(int_WidthOut0[7]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[8]_i_1 
       (.I0(s_axi_CTRL_WDATA[8]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [8]),
        .O(int_WidthOut0[8]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_WidthOut[9]_i_1 
       (.I0(s_axi_CTRL_WDATA[9]),
        .I1(s_axi_CTRL_WSTRB[1]),
        .I2(\int_WidthOut_reg[15]_0 [9]),
        .O(int_WidthOut0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[0] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[0]),
        .Q(\int_WidthOut_reg[15]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[10] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[10]),
        .Q(\int_WidthOut_reg[15]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[11] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[11]),
        .Q(\int_WidthOut_reg[15]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[12] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[12]),
        .Q(\int_WidthOut_reg[15]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[13] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[13]),
        .Q(\int_WidthOut_reg[15]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[14] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[14]),
        .Q(\int_WidthOut_reg[15]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[15] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[15]),
        .Q(\int_WidthOut_reg[15]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[1] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[1]),
        .Q(\int_WidthOut_reg[15]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[2] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[2]),
        .Q(\int_WidthOut_reg[15]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[3] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[3]),
        .Q(\int_WidthOut_reg[15]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[4] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[4]),
        .Q(\int_WidthOut_reg[15]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[5] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[5]),
        .Q(\int_WidthOut_reg[15]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[6] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[6]),
        .Q(\int_WidthOut_reg[15]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[7] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[7]),
        .Q(\int_WidthOut_reg[15]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[8] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[8]),
        .Q(\int_WidthOut_reg[15]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_WidthOut_reg[9] 
       (.C(ap_clk),
        .CE(\int_WidthOut[15]_i_1_n_4 ),
        .D(int_WidthOut0[9]),
        .Q(\int_WidthOut_reg[15]_0 [9]),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFFBAAAA)) 
    int_ap_done_i_1
       (.I0(MultiPixStream2AXIvideo_U0_ap_done),
        .I1(ar_hs),
        .I2(int_ap_done_i_2_n_4),
        .I3(int_ap_done_i_3_n_4),
        .I4(data0[1]),
        .O(int_ap_done_i_1_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_done_i_2
       (.I0(s_axi_CTRL_ARADDR[14]),
        .I1(s_axi_CTRL_ARADDR[12]),
        .I2(s_axi_CTRL_ARADDR[13]),
        .I3(int_ap_done_i_4_n_4),
        .I4(s_axi_CTRL_ARADDR[11]),
        .I5(s_axi_CTRL_ARADDR[10]),
        .O(int_ap_done_i_2_n_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    int_ap_done_i_3
       (.I0(int_ap_done_i_5_n_4),
        .I1(s_axi_CTRL_ARADDR[7]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(int_ap_done_i_6_n_4),
        .I4(s_axi_CTRL_ARADDR[3]),
        .I5(s_axi_CTRL_ARADDR[2]),
        .O(int_ap_done_i_3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_done_i_4
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(s_axi_CTRL_ARADDR[8]),
        .O(int_ap_done_i_4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_done_i_5
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .O(int_ap_done_i_5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'hE)) 
    int_ap_done_i_6
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .O(int_ap_done_i_6_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_4),
        .Q(data0[1]),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_4),
        .I1(int_ap_idle_reg_0),
        .I2(int_ap_idle_reg_1),
        .I3(int_ap_idle_reg_2),
        .I4(AXIvideo2MultiPixStream_U0_ap_start),
        .I5(int_ap_idle_reg_3),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'hDDDDDFFF)) 
    int_ap_idle_i_2
       (.I0(ap_start),
        .I1(int_ap_idle_reg_4),
        .I2(start_for_Block_split12_proc_U0_full_n),
        .I3(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I4(start_once_reg),
        .O(int_ap_idle_i_2_n_4));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(SS));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    int_ap_start_i_2
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\waddr_reg_n_4_[5] ),
        .I4(\int_ier[1]_i_2_n_4 ),
        .I5(\waddr_reg_n_4_[3] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_4),
        .Q(ap_start),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    int_auto_restart_i_1
       (.I0(s_axi_CTRL_WDATA[7]),
        .I1(int_ap_start1),
        .I2(data0[7]),
        .O(int_auto_restart_i_1_n_4));
  LUT5 #(
    .INIT(32'h00040000)) 
    int_auto_restart_i_2
       (.I0(\waddr_reg_n_4_[3] ),
        .I1(\int_ier[1]_i_2_n_4 ),
        .I2(\waddr_reg_n_4_[5] ),
        .I3(\waddr_reg_n_4_[4] ),
        .I4(s_axi_CTRL_WSTRB[0]),
        .O(int_ap_start1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_4),
        .Q(data0[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    int_gie_i_1
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(s_axi_CTRL_WSTRB[0]),
        .I2(\waddr_reg_n_4_[3] ),
        .I3(int_gie_i_2_n_4),
        .I4(int_gie_reg_n_4),
        .O(int_gie_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_4_[5] ),
        .I1(\waddr_reg_n_4_[2] ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(\int_ier[1]_i_3_n_4 ),
        .O(int_gie_i_2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_4),
        .Q(int_gie_reg_n_4),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_CTRL_s_axi_ram int_hfltCoeff
       (.ADDRARDADDR(int_phasesH_address1),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D({int_hfltCoeff_n_68,int_hfltCoeff_n_69,int_hfltCoeff_n_70,int_hfltCoeff_n_71,int_hfltCoeff_n_72,int_hfltCoeff_n_73,int_hfltCoeff_n_74,int_hfltCoeff_n_75,int_hfltCoeff_n_76,int_hfltCoeff_n_77,int_hfltCoeff_n_78,int_hfltCoeff_n_79,int_hfltCoeff_n_80,int_hfltCoeff_n_81,int_hfltCoeff_n_82,int_hfltCoeff_n_83,int_hfltCoeff_n_84,int_hfltCoeff_n_85,int_hfltCoeff_n_86,int_hfltCoeff_n_87,int_hfltCoeff_n_88,int_hfltCoeff_n_89,int_hfltCoeff_n_90,int_hfltCoeff_n_91,int_hfltCoeff_n_92,int_hfltCoeff_n_93,int_hfltCoeff_n_94,int_hfltCoeff_n_95,int_hfltCoeff_n_96,int_hfltCoeff_n_97,int_hfltCoeff_n_98,int_hfltCoeff_n_99}),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT(DOUTBDOUT),
        .ap_clk(ap_clk),
        .\gen_write[1].mem_reg_0 (ar_hs),
        .\gen_write[1].mem_reg_1 (int_hfltCoeff_write_reg_n_4),
        .int_hfltCoeff_read(int_hfltCoeff_read),
        .\rdata_reg[0] (\rdata[0]_i_3_n_4 ),
        .\rdata_reg[0]_0 (\rdata_reg[0]_0 ),
        .\rdata_reg[0]_1 (int_phasesH_n_62),
        .\rdata_reg[10] (\rdata[10]_i_2_n_4 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_0 ),
        .\rdata_reg[10]_1 (int_phasesH_n_72),
        .\rdata_reg[11] (\rdata[11]_i_2_n_4 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_0 ),
        .\rdata_reg[11]_1 (int_phasesH_n_73),
        .\rdata_reg[12] (\rdata[12]_i_2_n_4 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_0 ),
        .\rdata_reg[12]_1 (int_phasesH_n_74),
        .\rdata_reg[13] (\rdata[13]_i_2_n_4 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_0 ),
        .\rdata_reg[13]_1 (int_phasesH_n_75),
        .\rdata_reg[14] (\rdata[14]_i_2_n_4 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_0 ),
        .\rdata_reg[14]_1 (int_phasesH_n_76),
        .\rdata_reg[15] (\rdata[15]_i_2_n_4 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_0 ),
        .\rdata_reg[15]_1 (int_phasesH_n_77),
        .\rdata_reg[16] (\rdata[16]_i_3_n_4 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_0 ),
        .\rdata_reg[16]_1 (int_phasesH_n_78),
        .\rdata_reg[17] (\rdata[17]_i_3_n_4 ),
        .\rdata_reg[17]_0 (\rdata_reg[17]_0 ),
        .\rdata_reg[17]_1 (int_phasesH_n_79),
        .\rdata_reg[18] (\rdata[18]_i_3_n_4 ),
        .\rdata_reg[18]_0 (\rdata_reg[18]_0 ),
        .\rdata_reg[18]_1 (int_phasesH_n_80),
        .\rdata_reg[19] (\rdata[19]_i_3_n_4 ),
        .\rdata_reg[19]_0 (\rdata_reg[19]_0 ),
        .\rdata_reg[19]_1 (int_phasesH_n_81),
        .\rdata_reg[1] (\rdata[1]_i_2_n_4 ),
        .\rdata_reg[1]_0 (\rdata[15]_i_3_n_4 ),
        .\rdata_reg[1]_1 (\rdata_reg[1]_0 ),
        .\rdata_reg[1]_2 (int_phasesH_n_63),
        .\rdata_reg[20] (\rdata[20]_i_3_n_4 ),
        .\rdata_reg[20]_0 (\rdata_reg[20]_0 ),
        .\rdata_reg[20]_1 (int_phasesH_n_82),
        .\rdata_reg[21] (\rdata[21]_i_3_n_4 ),
        .\rdata_reg[21]_0 (\rdata_reg[21]_0 ),
        .\rdata_reg[21]_1 (int_phasesH_n_83),
        .\rdata_reg[22] (\rdata[22]_i_3_n_4 ),
        .\rdata_reg[22]_0 (\rdata_reg[22]_0 ),
        .\rdata_reg[22]_1 (int_phasesH_n_84),
        .\rdata_reg[23] (\rdata[23]_i_3_n_4 ),
        .\rdata_reg[23]_0 (\rdata_reg[23]_0 ),
        .\rdata_reg[23]_1 (int_phasesH_n_85),
        .\rdata_reg[24] (\rdata[24]_i_3_n_4 ),
        .\rdata_reg[24]_0 (\rdata_reg[24]_0 ),
        .\rdata_reg[24]_1 (int_phasesH_n_86),
        .\rdata_reg[25] (\rdata[25]_i_3_n_4 ),
        .\rdata_reg[25]_0 (\rdata_reg[25]_0 ),
        .\rdata_reg[25]_1 (int_phasesH_n_87),
        .\rdata_reg[26] (\rdata[26]_i_3_n_4 ),
        .\rdata_reg[26]_0 (\rdata_reg[26]_0 ),
        .\rdata_reg[26]_1 (int_phasesH_n_88),
        .\rdata_reg[27] (\rdata[27]_i_3_n_4 ),
        .\rdata_reg[27]_0 (\rdata_reg[27]_0 ),
        .\rdata_reg[27]_1 (int_phasesH_n_89),
        .\rdata_reg[28] (\rdata[28]_i_3_n_4 ),
        .\rdata_reg[28]_0 (\rdata_reg[28]_0 ),
        .\rdata_reg[28]_1 (int_phasesH_n_90),
        .\rdata_reg[29] (\rdata[29]_i_3_n_4 ),
        .\rdata_reg[29]_0 (\rdata_reg[29]_0 ),
        .\rdata_reg[29]_1 (int_phasesH_n_91),
        .\rdata_reg[2] (\rdata[2]_i_3_n_4 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_0 ),
        .\rdata_reg[2]_1 (int_phasesH_n_64),
        .\rdata_reg[30] (\rdata[30]_i_3_n_4 ),
        .\rdata_reg[30]_0 (\rdata_reg[30]_0 ),
        .\rdata_reg[30]_1 (int_phasesH_n_92),
        .\rdata_reg[31] (\rdata_reg[31]_0 ),
        .\rdata_reg[31]_0 (\rdata[31]_i_5_n_4 ),
        .\rdata_reg[31]_1 (\rdata_reg[31]_1 ),
        .\rdata_reg[31]_2 (int_phasesH_n_93),
        .\rdata_reg[3] (\rdata[3]_i_3_n_4 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_0 ),
        .\rdata_reg[3]_1 (int_phasesH_n_65),
        .\rdata_reg[4] (\rdata[4]_i_3_n_4 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_0 ),
        .\rdata_reg[4]_1 (int_phasesH_n_66),
        .\rdata_reg[5] (\rdata[5]_i_3_n_4 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_0 ),
        .\rdata_reg[5]_1 (int_phasesH_n_67),
        .\rdata_reg[6] (\rdata[6]_i_3_n_4 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_0 ),
        .\rdata_reg[6]_1 (int_phasesH_n_68),
        .\rdata_reg[7] (\rdata[7]_i_3_n_4 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_0 ),
        .\rdata_reg[7]_1 (int_phasesH_n_69),
        .\rdata_reg[8] (\rdata[8]_i_2_n_4 ),
        .\rdata_reg[8]_0 (\rdata_reg[8]_0 ),
        .\rdata_reg[8]_1 (int_phasesH_n_70),
        .\rdata_reg[9] (\rdata[9]_i_2_n_4 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_0 ),
        .\rdata_reg[9]_1 (int_phasesH_n_71),
        .rstate(rstate),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[1:0]),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .wstate(wstate));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    int_hfltCoeff_read_i_1
       (.I0(s_axi_CTRL_ARADDR[10]),
        .I1(s_axi_CTRL_ARADDR[13]),
        .I2(s_axi_CTRL_ARADDR[12]),
        .I3(s_axi_CTRL_ARADDR[11]),
        .I4(s_axi_CTRL_ARADDR[14]),
        .I5(ar_hs),
        .O(int_hfltCoeff_read0));
  FDRE int_hfltCoeff_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_hfltCoeff_read0),
        .Q(int_hfltCoeff_read),
        .R(SS));
  FDRE \int_hfltCoeff_shift_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_hfltCoeff_shift_reg[0]_1 ),
        .Q(\int_hfltCoeff_shift_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFBFFAAAAAAAA)) 
    int_hfltCoeff_write_i_1
       (.I0(int_hfltCoeff_write0),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(ar_hs),
        .I5(int_hfltCoeff_write_reg_n_4),
        .O(int_hfltCoeff_write_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    int_hfltCoeff_write_i_2
       (.I0(aw_hs),
        .I1(s_axi_CTRL_AWADDR[10]),
        .I2(s_axi_CTRL_AWADDR[11]),
        .I3(s_axi_CTRL_AWADDR[13]),
        .I4(s_axi_CTRL_AWADDR[14]),
        .I5(s_axi_CTRL_AWADDR[12]),
        .O(int_hfltCoeff_write0));
  FDRE int_hfltCoeff_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_hfltCoeff_write_i_1_n_4),
        .Q(int_hfltCoeff_write_reg_n_4),
        .R(SS));
  LUT5 #(
    .INIT(32'h02000000)) 
    \int_ier[1]_i_1 
       (.I0(\int_ier[1]_i_2_n_4 ),
        .I1(\waddr_reg_n_4_[5] ),
        .I2(\waddr_reg_n_4_[4] ),
        .I3(s_axi_CTRL_WSTRB[0]),
        .I4(\waddr_reg_n_4_[3] ),
        .O(int_ier9_out));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \int_ier[1]_i_2 
       (.I0(\int_ier[1]_i_3_n_4 ),
        .I1(\waddr_reg_n_4_[2] ),
        .O(\int_ier[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_ier[1]_i_3 
       (.I0(\int_ier[1]_i_4_n_4 ),
        .I1(\waddr_reg_n_4_[7] ),
        .I2(\waddr_reg_n_4_[6] ),
        .I3(\waddr_reg_n_4_[8] ),
        .I4(\int_ier[1]_i_5_n_4 ),
        .O(\int_ier[1]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \int_ier[1]_i_4 
       (.I0(\waddr_reg_n_4_[14] ),
        .I1(\waddr_reg_n_4_[12] ),
        .I2(\waddr_reg_n_4_[13] ),
        .I3(\waddr_reg_n_4_[9] ),
        .I4(\waddr_reg_n_4_[10] ),
        .I5(\waddr_reg_n_4_[11] ),
        .O(\int_ier[1]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000100000)) 
    \int_ier[1]_i_5 
       (.I0(\waddr_reg_n_4_[0] ),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_WVALID),
        .I5(\waddr_reg_n_4_[1] ),
        .O(\int_ier[1]_i_5_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(int_ier9_out),
        .D(s_axi_CTRL_WDATA[0]),
        .Q(\int_ier_reg_n_4_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(int_ier9_out),
        .D(s_axi_CTRL_WDATA[1]),
        .Q(\int_ier_reg_n_4_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_CTRL_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_4_[0] ),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(\int_isr_reg_n_4_[0] ),
        .O(\int_isr[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(int_gie_i_2_n_4),
        .I2(\waddr_reg_n_4_[3] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_CTRL_WDATA[1]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_4_[1] ),
        .I3(ap_sync_ready),
        .I4(\int_isr_reg_n_4_[1] ),
        .O(\int_isr[1]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_4 ),
        .Q(\int_isr_reg_n_4_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_4 ),
        .Q(\int_isr_reg_n_4_[1] ),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_CTRL_s_axi_ram__parameterized0 int_phasesH
       (.ADDRARDADDR(int_phasesH_address1),
        .D(D),
        .Q({\waddr_reg_n_4_[12] ,\waddr_reg_n_4_[11] ,\waddr_reg_n_4_[10] ,\waddr_reg_n_4_[9] ,\waddr_reg_n_4_[8] ,\waddr_reg_n_4_[7] ,\waddr_reg_n_4_[6] ,\waddr_reg_n_4_[5] ,\waddr_reg_n_4_[4] ,\waddr_reg_n_4_[3] ,\waddr_reg_n_4_[2] }),
        .ap_clk(ap_clk),
        .\d_read_reg_22_reg[0] (\d_read_reg_22_reg[0] ),
        .\d_read_reg_22_reg[10] (\d_read_reg_22_reg[10] ),
        .\d_read_reg_22_reg[11] (\d_read_reg_22_reg[11] ),
        .\d_read_reg_22_reg[12] (\d_read_reg_22_reg[12] ),
        .\d_read_reg_22_reg[13] (\d_read_reg_22_reg[13] ),
        .\d_read_reg_22_reg[14] (\d_read_reg_22_reg[14] ),
        .\d_read_reg_22_reg[15] (\d_read_reg_22_reg[15] ),
        .\d_read_reg_22_reg[16] (\d_read_reg_22_reg[16] ),
        .\d_read_reg_22_reg[17] (\d_read_reg_22_reg[17] ),
        .\d_read_reg_22_reg[17]_0 (\d_read_reg_22_reg[17]_0 ),
        .\d_read_reg_22_reg[1] (\d_read_reg_22_reg[1] ),
        .\d_read_reg_22_reg[2] (\d_read_reg_22_reg[2] ),
        .\d_read_reg_22_reg[3] (\d_read_reg_22_reg[3] ),
        .\d_read_reg_22_reg[4] (\d_read_reg_22_reg[4] ),
        .\d_read_reg_22_reg[5] (\d_read_reg_22_reg[5] ),
        .\d_read_reg_22_reg[6] (\d_read_reg_22_reg[6] ),
        .\d_read_reg_22_reg[7] (\d_read_reg_22_reg[7] ),
        .\d_read_reg_22_reg[8] (\d_read_reg_22_reg[8] ),
        .\d_read_reg_22_reg[9] (\d_read_reg_22_reg[9] ),
        .\gen_write[1].mem_reg_0_0 (\gen_write[1].mem_reg_0 ),
        .\gen_write[1].mem_reg_0_1 (\gen_write[1].mem_reg_0_0 ),
        .\gen_write[1].mem_reg_0_10 (int_phasesH_n_70),
        .\gen_write[1].mem_reg_0_11 (int_phasesH_n_71),
        .\gen_write[1].mem_reg_0_12 (int_phasesH_n_72),
        .\gen_write[1].mem_reg_0_13 (int_phasesH_n_73),
        .\gen_write[1].mem_reg_0_14 (int_phasesH_n_74),
        .\gen_write[1].mem_reg_0_15 (int_phasesH_n_75),
        .\gen_write[1].mem_reg_0_16 (int_phasesH_n_76),
        .\gen_write[1].mem_reg_0_17 (int_phasesH_n_77),
        .\gen_write[1].mem_reg_0_18 (\gen_write[1].mem_reg_0_1 ),
        .\gen_write[1].mem_reg_0_19 (int_phasesH_write_reg_n_4),
        .\gen_write[1].mem_reg_0_2 (int_phasesH_n_62),
        .\gen_write[1].mem_reg_0_3 (int_phasesH_n_63),
        .\gen_write[1].mem_reg_0_4 (int_phasesH_n_64),
        .\gen_write[1].mem_reg_0_5 (int_phasesH_n_65),
        .\gen_write[1].mem_reg_0_6 (int_phasesH_n_66),
        .\gen_write[1].mem_reg_0_7 (int_phasesH_n_67),
        .\gen_write[1].mem_reg_0_8 (int_phasesH_n_68),
        .\gen_write[1].mem_reg_0_9 (int_phasesH_n_69),
        .\gen_write[1].mem_reg_1_0 (\gen_write[1].mem_reg_1 ),
        .\gen_write[1].mem_reg_1_1 (\gen_write[1].mem_reg_1_0 ),
        .\gen_write[1].mem_reg_1_10 (int_phasesH_n_86),
        .\gen_write[1].mem_reg_1_11 (int_phasesH_n_87),
        .\gen_write[1].mem_reg_1_12 (int_phasesH_n_88),
        .\gen_write[1].mem_reg_1_13 (int_phasesH_n_89),
        .\gen_write[1].mem_reg_1_14 (int_phasesH_n_90),
        .\gen_write[1].mem_reg_1_15 (int_phasesH_n_91),
        .\gen_write[1].mem_reg_1_16 (int_phasesH_n_92),
        .\gen_write[1].mem_reg_1_17 (int_phasesH_n_93),
        .\gen_write[1].mem_reg_1_2 (int_phasesH_n_78),
        .\gen_write[1].mem_reg_1_3 (int_phasesH_n_79),
        .\gen_write[1].mem_reg_1_4 (int_phasesH_n_80),
        .\gen_write[1].mem_reg_1_5 (int_phasesH_n_81),
        .\gen_write[1].mem_reg_1_6 (int_phasesH_n_82),
        .\gen_write[1].mem_reg_1_7 (int_phasesH_n_83),
        .\gen_write[1].mem_reg_1_8 (int_phasesH_n_84),
        .\gen_write[1].mem_reg_1_9 (int_phasesH_n_85),
        .\rdata[0]_i_2 (\rdata[0]_i_2 ),
        .\rdata[0]_i_2_0 (\rdata[0]_i_2_0 ),
        .\rdata[10]_i_3 (\rdata[10]_i_3 ),
        .\rdata[11]_i_3 (\rdata[11]_i_3 ),
        .\rdata[12]_i_3 (\rdata[12]_i_3 ),
        .\rdata[13]_i_3 (\rdata[13]_i_3 ),
        .\rdata[14]_i_3 (\rdata[14]_i_3 ),
        .\rdata[15]_i_4 (\rdata[15]_i_4 ),
        .\rdata[16]_i_2 (\rdata[16]_i_2 ),
        .\rdata[17]_i_2 (\rdata[17]_i_2 ),
        .\rdata[18]_i_2 (\rdata[18]_i_2 ),
        .\rdata[19]_i_2 (\rdata[19]_i_2 ),
        .\rdata[1]_i_3 (\rdata[1]_i_3 ),
        .\rdata[20]_i_2 (\rdata[20]_i_2 ),
        .\rdata[21]_i_2 (\rdata[21]_i_2 ),
        .\rdata[22]_i_2 (\rdata[22]_i_2 ),
        .\rdata[23]_i_2 (\rdata[23]_i_2 ),
        .\rdata[24]_i_2 (\rdata[24]_i_2 ),
        .\rdata[25]_i_2 (\rdata[25]_i_2 ),
        .\rdata[26]_i_2 (\rdata[26]_i_2 ),
        .\rdata[27]_i_2 (\rdata[27]_i_2 ),
        .\rdata[28]_i_2 (\rdata[28]_i_2 ),
        .\rdata[29]_i_2 (\rdata[29]_i_2 ),
        .\rdata[2]_i_2 (\rdata[2]_i_2 ),
        .\rdata[30]_i_2 (\rdata[30]_i_2 ),
        .\rdata[31]_i_4 (\rdata[31]_i_4 ),
        .\rdata[3]_i_2 (\rdata[3]_i_2 ),
        .\rdata[4]_i_2 (\rdata[4]_i_2 ),
        .\rdata[5]_i_2 (\rdata[5]_i_2 ),
        .\rdata[6]_i_2 (\rdata[6]_i_2 ),
        .\rdata[7]_i_2 (\rdata[7]_i_2 ),
        .\rdata[8]_i_3 (\rdata[8]_i_3 ),
        .\rdata[9]_i_3 (\rdata[9]_i_3 ),
        .rstate(rstate),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[12:2]),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_ARVALID_0(ar_hs),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .wstate(wstate));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    int_phasesH_read_i_1
       (.I0(s_axi_CTRL_ARADDR[13]),
        .I1(s_axi_CTRL_ARADDR[14]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .O(int_phasesH_read0));
  FDRE int_phasesH_read_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_phasesH_read0),
        .Q(int_phasesH_read),
        .R(SS));
  LUT5 #(
    .INIT(32'h08FF0808)) 
    int_phasesH_write_i_1
       (.I0(aw_hs),
        .I1(s_axi_CTRL_AWADDR[14]),
        .I2(s_axi_CTRL_AWADDR[13]),
        .I3(p_21_in),
        .I4(int_phasesH_write_reg_n_4),
        .O(int_phasesH_write_i_1_n_4));
  LUT6 #(
    .INIT(64'h0000FD0000000000)) 
    int_phasesH_write_i_2
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .I3(wstate[0]),
        .I4(wstate[1]),
        .I5(s_axi_CTRL_WVALID),
        .O(p_21_in));
  FDRE int_phasesH_write_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_phasesH_write_i_1_n_4),
        .Q(int_phasesH_write_reg_n_4),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    internal_full_n_i_2__6
       (.I0(CO),
        .I1(internal_empty_n_reg),
        .I2(v_hcresampler_core15_U0_ap_start),
        .O(\ap_CS_fsm_reg[1] ));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_4),
        .I1(\int_isr_reg_n_4_[1] ),
        .I2(\int_isr_reg_n_4_[0] ),
        .O(interrupt));
  LUT2 #(
    .INIT(4'h2)) 
    \j_reg_251[10]_i_2 
       (.I0(\int_WidthIn_reg[10]_0 ),
        .I1(\j_reg_251_reg[10] ),
        .O(E));
  LUT2 #(
    .INIT(4'h9)) 
    \loopHeight_reg_771[7]_i_2 
       (.I0(\int_Height_reg[13]_0 [0]),
        .I1(bPassThru_read_reg_751),
        .O(\loopHeight_reg_771[7]_i_2_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loopHeight_reg_771_reg[15]_i_1 
       (.CI(\loopHeight_reg_771_reg[7]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_loopHeight_reg_771_reg[15]_i_1_CO_UNCONNECTED [7],\loopHeight_reg_771_reg[15]_i_1_n_5 ,\loopHeight_reg_771_reg[15]_i_1_n_6 ,\loopHeight_reg_771_reg[15]_i_1_n_7 ,\loopHeight_reg_771_reg[15]_i_1_n_8 ,\loopHeight_reg_771_reg[15]_i_1_n_9 ,\loopHeight_reg_771_reg[15]_i_1_n_10 ,\loopHeight_reg_771_reg[15]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(\int_Height_reg[15]_1 [15:8]),
        .S({Height,\int_Height_reg[13]_0 [13:8]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loopHeight_reg_771_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\loopHeight_reg_771_reg[7]_i_1_n_4 ,\loopHeight_reg_771_reg[7]_i_1_n_5 ,\loopHeight_reg_771_reg[7]_i_1_n_6 ,\loopHeight_reg_771_reg[7]_i_1_n_7 ,\loopHeight_reg_771_reg[7]_i_1_n_8 ,\loopHeight_reg_771_reg[7]_i_1_n_9 ,\loopHeight_reg_771_reg[7]_i_1_n_10 ,\loopHeight_reg_771_reg[7]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\int_Height_reg[13]_0 [0]}),
        .O(\int_Height_reg[15]_1 [7:0]),
        .S({\int_Height_reg[13]_0 [7:1],\loopHeight_reg_771[7]_i_2_n_4 }));
  LUT1 #(
    .INIT(2'h1)) 
    \loopWidth_reg_816[15]_i_2 
       (.I0(Q[15]),
        .O(\loopWidth_reg_816[15]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_816[15]_i_3 
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(\loopWidth_reg_816[15]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_816[15]_i_4 
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(\loopWidth_reg_816[15]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_816[15]_i_5 
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(\loopWidth_reg_816[15]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_816[15]_i_6 
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(\loopWidth_reg_816[15]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_816[15]_i_7 
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(\loopWidth_reg_816[15]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_816[15]_i_8 
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(\loopWidth_reg_816[15]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_816[15]_i_9 
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(\loopWidth_reg_816[15]_i_9_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \loopWidth_reg_816[7]_i_10 
       (.I0(Q[2]),
        .O(\loopWidth_reg_816[7]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_816[7]_i_4 
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(\loopWidth_reg_816[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_816[7]_i_5 
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(\loopWidth_reg_816[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_816[7]_i_6 
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(\loopWidth_reg_816[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_816[7]_i_7 
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\loopWidth_reg_816[7]_i_7_n_4 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loopWidth_reg_816_reg[15]_i_1 
       (.CI(\loopWidth_reg_816_reg[7]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_loopWidth_reg_816_reg[15]_i_1_CO_UNCONNECTED [7],\loopWidth_reg_816_reg[15]_i_1_n_5 ,\loopWidth_reg_816_reg[15]_i_1_n_6 ,\loopWidth_reg_816_reg[15]_i_1_n_7 ,\loopWidth_reg_816_reg[15]_i_1_n_8 ,\loopWidth_reg_816_reg[15]_i_1_n_9 ,\loopWidth_reg_816_reg[15]_i_1_n_10 ,\loopWidth_reg_816_reg[15]_i_1_n_11 }),
        .DI({1'b0,Q[14:8]}),
        .O(\int_WidthIn_reg[14]_0 [15:8]),
        .S({\loopWidth_reg_816[15]_i_2_n_4 ,\loopWidth_reg_816[15]_i_3_n_4 ,\loopWidth_reg_816[15]_i_4_n_4 ,\loopWidth_reg_816[15]_i_5_n_4 ,\loopWidth_reg_816[15]_i_6_n_4 ,\loopWidth_reg_816[15]_i_7_n_4 ,\loopWidth_reg_816[15]_i_8_n_4 ,\loopWidth_reg_816[15]_i_9_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \loopWidth_reg_816_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\loopWidth_reg_816_reg[7]_i_1_n_4 ,\loopWidth_reg_816_reg[7]_i_1_n_5 ,\loopWidth_reg_816_reg[7]_i_1_n_6 ,\loopWidth_reg_816_reg[7]_i_1_n_7 ,\loopWidth_reg_816_reg[7]_i_1_n_8 ,\loopWidth_reg_816_reg[7]_i_1_n_9 ,\loopWidth_reg_816_reg[7]_i_1_n_10 ,\loopWidth_reg_816_reg[7]_i_1_n_11 }),
        .DI({Q[7:4],DI,Q[2:1]}),
        .O(\int_WidthIn_reg[14]_0 [7:0]),
        .S({\loopWidth_reg_816[7]_i_4_n_4 ,\loopWidth_reg_816[7]_i_5_n_4 ,\loopWidth_reg_816[7]_i_6_n_4 ,\loopWidth_reg_816[7]_i_7_n_4 ,S[2:1],\loopWidth_reg_816[7]_i_10_n_4 ,S[0]}));
  LUT2 #(
    .INIT(4'h9)) 
    \loopWidth_reg_993[7]_i_2 
       (.I0(\int_WidthOut_reg[15]_0 [1]),
        .I1(v_hcresampler_core_U0_bPassThru_dout),
        .O(\loopWidth_reg_993[7]_i_2_n_4 ));
  CARRY8 \loopWidth_reg_993_reg[15]_i_1 
       (.CI(\loopWidth_reg_993_reg[7]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\int_WidthOut_reg[15]_1 [15],\NLW_loopWidth_reg_993_reg[15]_i_1_CO_UNCONNECTED [6],\loopWidth_reg_993_reg[15]_i_1_n_6 ,\loopWidth_reg_993_reg[15]_i_1_n_7 ,\loopWidth_reg_993_reg[15]_i_1_n_8 ,\loopWidth_reg_993_reg[15]_i_1_n_9 ,\loopWidth_reg_993_reg[15]_i_1_n_10 ,\loopWidth_reg_993_reg[15]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_loopWidth_reg_993_reg[15]_i_1_O_UNCONNECTED [7],\int_WidthOut_reg[15]_1 [14:8]}),
        .S({1'b1,\int_WidthOut_reg[15]_0 [15:9]}));
  CARRY8 \loopWidth_reg_993_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\loopWidth_reg_993_reg[7]_i_1_n_4 ,\loopWidth_reg_993_reg[7]_i_1_n_5 ,\loopWidth_reg_993_reg[7]_i_1_n_6 ,\loopWidth_reg_993_reg[7]_i_1_n_7 ,\loopWidth_reg_993_reg[7]_i_1_n_8 ,\loopWidth_reg_993_reg[7]_i_1_n_9 ,\loopWidth_reg_993_reg[7]_i_1_n_10 ,\loopWidth_reg_993_reg[7]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\int_WidthOut_reg[15]_0 [1]}),
        .O(\int_WidthOut_reg[15]_1 [7:0]),
        .S({\int_WidthOut_reg[15]_0 [8:2],\loopWidth_reg_993[7]_i_2_n_4 }));
  LUT6 #(
    .INIT(64'hFBFF040004000400)) 
    \mOutPtr[1]_i_1__6 
       (.I0(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .I1(ap_start),
        .I2(start_once_reg_1),
        .I3(start_for_v_csc_core_U0_full_n),
        .I4(v_csc_core_U0_ap_ready),
        .I5(v_csc_core_U0_ap_start),
        .O(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_0_0_i_1
       (.I0(DOUTBDOUT[16]),
        .I1(ram_reg_0_63_0_0),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[0]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_0_0_0),
        .O(hfltCoeff_q0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_10_10_i_1
       (.I0(DOUTBDOUT[26]),
        .I1(ram_reg_0_63_10_10),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[10]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_10_10_0),
        .O(hfltCoeff_q0[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_11_11_i_1
       (.I0(DOUTBDOUT[27]),
        .I1(ram_reg_0_63_11_11),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[11]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_11_11_0),
        .O(hfltCoeff_q0[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_12_12_i_1
       (.I0(DOUTBDOUT[28]),
        .I1(ram_reg_0_63_12_12),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[12]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_12_12_0),
        .O(hfltCoeff_q0[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_13_13_i_1
       (.I0(DOUTBDOUT[29]),
        .I1(ram_reg_0_63_13_13),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[13]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_13_13_0),
        .O(hfltCoeff_q0[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_14_14_i_1
       (.I0(DOUTBDOUT[30]),
        .I1(ram_reg_0_63_14_14),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[14]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_14_14_0),
        .O(hfltCoeff_q0[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_15_15_i_1
       (.I0(DOUTBDOUT[31]),
        .I1(ram_reg_0_63_15_15_0),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[15]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_15_15_1),
        .O(hfltCoeff_q0[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_1_1_i_1
       (.I0(DOUTBDOUT[17]),
        .I1(ram_reg_0_63_1_1),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[1]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_1_1_0),
        .O(hfltCoeff_q0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_2_2_i_1
       (.I0(DOUTBDOUT[18]),
        .I1(ram_reg_0_63_2_2),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[2]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_2_2_0),
        .O(hfltCoeff_q0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_3_3_i_1
       (.I0(DOUTBDOUT[19]),
        .I1(ram_reg_0_63_3_3),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[3]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_3_3_0),
        .O(hfltCoeff_q0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_4_4_i_1
       (.I0(DOUTBDOUT[20]),
        .I1(ram_reg_0_63_4_4),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[4]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_4_4_0),
        .O(hfltCoeff_q0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_5_5_i_1
       (.I0(DOUTBDOUT[21]),
        .I1(ram_reg_0_63_5_5),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[5]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_5_5_0),
        .O(hfltCoeff_q0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_6_6_i_1
       (.I0(DOUTBDOUT[22]),
        .I1(ram_reg_0_63_6_6),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[6]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_6_6_0),
        .O(hfltCoeff_q0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_7_7_i_1
       (.I0(DOUTBDOUT[23]),
        .I1(ram_reg_0_63_7_7),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[7]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_7_7_0),
        .O(hfltCoeff_q0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_8_8_i_1
       (.I0(DOUTBDOUT[24]),
        .I1(ram_reg_0_63_8_8),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[8]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_8_8_0),
        .O(hfltCoeff_q0[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    ram_reg_0_63_9_9_i_1
       (.I0(DOUTBDOUT[25]),
        .I1(ram_reg_0_63_9_9),
        .I2(\int_hfltCoeff_shift_reg[0]_0 ),
        .I3(DOUTBDOUT[9]),
        .I4(ram_reg_0_63_15_15),
        .I5(ram_reg_0_63_9_9_0),
        .O(hfltCoeff_q0[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_10 
       (.I0(\int_ColorModeOut_reg[1]_0 [0]),
        .I1(Q[0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ColorMode_reg[7]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_ier_reg_n_4_[0] ),
        .O(\rdata[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h0000000010111000)) 
    \rdata[0]_i_3 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\rdata[0]_i_6_n_4 ),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata_reg[0]_i_7_n_4 ),
        .I5(\rdata[15]_i_3_n_4 ),
        .O(\rdata[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_6 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARADDR[4]),
        .I2(int_gie_reg_n_4),
        .I3(s_axi_CTRL_ARADDR[3]),
        .I4(\int_isr_reg_n_4_[0] ),
        .O(\rdata[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_9 
       (.I0(\int_PixelRate_reg_n_4_[0] ),
        .I1(\int_Height_reg[13]_0 [0]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [0]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(ap_start),
        .O(\rdata[0]_i_9_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[10]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[10]_i_4_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(Q[10]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[10]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[10]_i_4 
       (.I0(\int_PixelRate_reg_n_4_[10] ),
        .I1(\int_Height_reg[13]_0 [10]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [10]),
        .O(\rdata[10]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[11]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[11]_i_4_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(Q[11]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[11]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[11]_i_4 
       (.I0(\int_PixelRate_reg_n_4_[11] ),
        .I1(\int_Height_reg[13]_0 [11]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [11]),
        .O(\rdata[11]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[12]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[12]_i_4_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(Q[12]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[12]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[12]_i_4 
       (.I0(\int_PixelRate_reg_n_4_[12] ),
        .I1(\int_Height_reg[13]_0 [12]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [12]),
        .O(\rdata[12]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[13]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[13]_i_4_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(Q[13]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[13]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[13]_i_4 
       (.I0(\int_PixelRate_reg_n_4_[13] ),
        .I1(\int_Height_reg[13]_0 [13]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [13]),
        .O(\rdata[13]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[14]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[14]_i_4_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(Q[14]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[14]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[14]_i_4 
       (.I0(\int_PixelRate_reg_n_4_[14] ),
        .I1(Height[14]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [14]),
        .O(\rdata[14]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[15]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[15]_i_6_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(Q[15]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[15]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \rdata[15]_i_3 
       (.I0(s_axi_CTRL_ARADDR[14]),
        .I1(\rdata[15]_i_7_n_4 ),
        .I2(s_axi_CTRL_ARADDR[12]),
        .I3(s_axi_CTRL_ARADDR[13]),
        .I4(s_axi_CTRL_ARADDR[10]),
        .I5(s_axi_CTRL_ARADDR[11]),
        .O(\rdata[15]_i_3_n_4 ));
  LUT3 #(
    .INIT(8'h01)) 
    \rdata[15]_i_5 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(s_axi_CTRL_ARADDR[1]),
        .O(\rdata[15]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[15]_i_6 
       (.I0(\int_PixelRate_reg_n_4_[15] ),
        .I1(Height[15]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [15]),
        .O(\rdata[15]_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[15]_i_7 
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARADDR[9]),
        .I2(s_axi_CTRL_ARADDR[6]),
        .I3(s_axi_CTRL_ARADDR[7]),
        .O(\rdata[15]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[16]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[16] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[16]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[17]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[17] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[17]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[18]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[18] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[18]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[19]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[19] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[19]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h1000FFFF10000000)) 
    \rdata[1]_i_2 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARADDR[5]),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(\int_isr_reg_n_4_[1] ),
        .I4(s_axi_CTRL_ARADDR[2]),
        .I5(\rdata_reg[1]_i_4_n_4 ),
        .O(\rdata[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_7 
       (.I0(\int_PixelRate_reg_n_4_[1] ),
        .I1(\int_Height_reg[13]_0 [1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(data0[1]),
        .O(\rdata[1]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[1]_i_8 
       (.I0(\int_ColorModeOut_reg[1]_0 [1]),
        .I1(Q[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_ColorMode_reg[7]_0 [1]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(\int_ier_reg_n_4_[1] ),
        .O(\rdata[1]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[20]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[20] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[20]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[21]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[21] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[21]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[22]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[22] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[22]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[23]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[23] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[23]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[24]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[24] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[24]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[25]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[25] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[25]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[26]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[26] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[26]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[27]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[27] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[27]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[28]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[28] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[28]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[29]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[29] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[29]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[2]_i_3 
       (.I0(\rdata_reg[2]_i_6_n_4 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[2]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[2]_i_8 
       (.I0(\int_PixelRate_reg_n_4_[2] ),
        .I1(\int_Height_reg[13]_0 [2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [2]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(data0[2]),
        .O(\rdata[2]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[2]_i_9 
       (.I0(ColorModeOut[2]),
        .I1(Q[2]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_ColorMode_reg[7]_0 [2]),
        .O(\rdata[2]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[30]_i_3 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[30] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[30]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFF10)) 
    \rdata[31]_i_1 
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(s_axi_CTRL_ARVALID),
        .I3(int_phasesH_read),
        .I4(int_hfltCoeff_read),
        .O(\rdata[31]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_10 
       (.I0(s_axi_CTRL_WVALID),
        .I1(int_hfltCoeff_write_reg_n_4),
        .O(int_hfltCoeff_ce10));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_13 
       (.I0(int_phasesH_write_reg_n_4),
        .I1(s_axi_CTRL_WVALID),
        .O(int_phasesH_ce10));
  LUT5 #(
    .INIT(32'h00000004)) 
    \rdata[31]_i_5 
       (.I0(\rdata[31]_i_9_n_4 ),
        .I1(\int_PixelRate_reg_n_4_[31] ),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[2]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[31]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \rdata[31]_i_9 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARADDR[1]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[31]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[3]_i_3 
       (.I0(\rdata_reg[3]_i_6_n_4 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[3]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[3]_i_8 
       (.I0(\int_PixelRate_reg_n_4_[3] ),
        .I1(\int_Height_reg[13]_0 [3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [3]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(data0[3]),
        .O(\rdata[3]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[3]_i_9 
       (.I0(ColorModeOut[3]),
        .I1(Q[3]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_ColorMode_reg[7]_0 [3]),
        .O(\rdata[3]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[4]_i_3 
       (.I0(\rdata_reg[4]_i_6_n_4 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[4]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[4]_i_8 
       (.I0(\int_PixelRate_reg_n_4_[4] ),
        .I1(\int_Height_reg[13]_0 [4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [4]),
        .O(\rdata[4]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[4]_i_9 
       (.I0(ColorModeOut[4]),
        .I1(Q[4]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_ColorMode_reg[7]_0 [4]),
        .O(\rdata[4]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[5]_i_3 
       (.I0(\rdata_reg[5]_i_6_n_4 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[5]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[5]_i_8 
       (.I0(\int_PixelRate_reg_n_4_[5] ),
        .I1(\int_Height_reg[13]_0 [5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [5]),
        .O(\rdata[5]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[5]_i_9 
       (.I0(ColorModeOut[5]),
        .I1(Q[5]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_ColorMode_reg[7]_0 [5]),
        .O(\rdata[5]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[6]_i_3 
       (.I0(\rdata_reg[6]_i_6_n_4 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[6]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[6]_i_8 
       (.I0(\int_PixelRate_reg_n_4_[6] ),
        .I1(\int_Height_reg[13]_0 [6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [6]),
        .O(\rdata[6]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[6]_i_9 
       (.I0(ColorModeOut[6]),
        .I1(Q[6]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_ColorMode_reg[7]_0 [6]),
        .O(\rdata[6]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[7]_i_3 
       (.I0(\rdata_reg[7]_i_6_n_4 ),
        .I1(s_axi_CTRL_ARADDR[2]),
        .I2(s_axi_CTRL_ARADDR[0]),
        .I3(s_axi_CTRL_ARADDR[1]),
        .I4(\rdata[15]_i_3_n_4 ),
        .O(\rdata[7]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[7]_i_8 
       (.I0(\int_PixelRate_reg_n_4_[7] ),
        .I1(\int_Height_reg[13]_0 [7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(\int_WidthOut_reg[15]_0 [7]),
        .I4(s_axi_CTRL_ARADDR[5]),
        .I5(data0[7]),
        .O(\rdata[7]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[7]_i_9 
       (.I0(ColorModeOut[7]),
        .I1(Q[7]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_ColorMode_reg[7]_0 [7]),
        .O(\rdata[7]_i_9_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[8]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[8]_i_4_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(Q[8]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[8]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[8]_i_4 
       (.I0(\int_PixelRate_reg_n_4_[8] ),
        .I1(\int_Height_reg[13]_0 [8]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [8]),
        .O(\rdata[8]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h08080808A8080808)) 
    \rdata[9]_i_2 
       (.I0(\rdata[15]_i_5_n_4 ),
        .I1(\rdata[9]_i_4_n_4 ),
        .I2(s_axi_CTRL_ARADDR[3]),
        .I3(Q[9]),
        .I4(s_axi_CTRL_ARADDR[4]),
        .I5(s_axi_CTRL_ARADDR[5]),
        .O(\rdata[9]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \rdata[9]_i_4 
       (.I0(\int_PixelRate_reg_n_4_[9] ),
        .I1(\int_Height_reg[13]_0 [9]),
        .I2(s_axi_CTRL_ARADDR[4]),
        .I3(s_axi_CTRL_ARADDR[5]),
        .I4(\int_WidthOut_reg[15]_0 [9]),
        .O(\rdata[9]_i_4_n_4 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_99),
        .Q(s_axi_CTRL_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_7 
       (.I0(\rdata[0]_i_9_n_4 ),
        .I1(\rdata[0]_i_10_n_4 ),
        .O(\rdata_reg[0]_i_7_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_89),
        .Q(s_axi_CTRL_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_88),
        .Q(s_axi_CTRL_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_87),
        .Q(s_axi_CTRL_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_86),
        .Q(s_axi_CTRL_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_85),
        .Q(s_axi_CTRL_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_84),
        .Q(s_axi_CTRL_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_83),
        .Q(s_axi_CTRL_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_82),
        .Q(s_axi_CTRL_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_81),
        .Q(s_axi_CTRL_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_80),
        .Q(s_axi_CTRL_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_98),
        .Q(s_axi_CTRL_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_4 
       (.I0(\rdata[1]_i_7_n_4 ),
        .I1(\rdata[1]_i_8_n_4 ),
        .O(\rdata_reg[1]_i_4_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_79),
        .Q(s_axi_CTRL_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_78),
        .Q(s_axi_CTRL_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_77),
        .Q(s_axi_CTRL_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_76),
        .Q(s_axi_CTRL_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_75),
        .Q(s_axi_CTRL_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_74),
        .Q(s_axi_CTRL_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_73),
        .Q(s_axi_CTRL_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_72),
        .Q(s_axi_CTRL_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_71),
        .Q(s_axi_CTRL_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_70),
        .Q(s_axi_CTRL_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_97),
        .Q(s_axi_CTRL_RDATA[2]),
        .R(1'b0));
  MUXF7 \rdata_reg[2]_i_6 
       (.I0(\rdata[2]_i_8_n_4 ),
        .I1(\rdata[2]_i_9_n_4 ),
        .O(\rdata_reg[2]_i_6_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_69),
        .Q(s_axi_CTRL_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_68),
        .Q(s_axi_CTRL_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_96),
        .Q(s_axi_CTRL_RDATA[3]),
        .R(1'b0));
  MUXF7 \rdata_reg[3]_i_6 
       (.I0(\rdata[3]_i_8_n_4 ),
        .I1(\rdata[3]_i_9_n_4 ),
        .O(\rdata_reg[3]_i_6_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_95),
        .Q(s_axi_CTRL_RDATA[4]),
        .R(1'b0));
  MUXF7 \rdata_reg[4]_i_6 
       (.I0(\rdata[4]_i_8_n_4 ),
        .I1(\rdata[4]_i_9_n_4 ),
        .O(\rdata_reg[4]_i_6_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_94),
        .Q(s_axi_CTRL_RDATA[5]),
        .R(1'b0));
  MUXF7 \rdata_reg[5]_i_6 
       (.I0(\rdata[5]_i_8_n_4 ),
        .I1(\rdata[5]_i_9_n_4 ),
        .O(\rdata_reg[5]_i_6_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_93),
        .Q(s_axi_CTRL_RDATA[6]),
        .R(1'b0));
  MUXF7 \rdata_reg[6]_i_6 
       (.I0(\rdata[6]_i_8_n_4 ),
        .I1(\rdata[6]_i_9_n_4 ),
        .O(\rdata_reg[6]_i_6_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_92),
        .Q(s_axi_CTRL_RDATA[7]),
        .R(1'b0));
  MUXF7 \rdata_reg[7]_i_6 
       (.I0(\rdata[7]_i_8_n_4 ),
        .I1(\rdata[7]_i_9_n_4 ),
        .O(\rdata_reg[7]_i_6_n_4 ),
        .S(s_axi_CTRL_ARADDR[3]));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_91),
        .Q(s_axi_CTRL_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_1_n_4 ),
        .D(int_hfltCoeff_n_90),
        .Q(s_axi_CTRL_RDATA[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000EEEEEE2E)) 
    \rstate[0]_i_1 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(s_axi_CTRL_RREADY),
        .I3(int_phasesH_read),
        .I4(int_hfltCoeff_read),
        .I5(rstate[1]),
        .O(\rstate[0]_i_1_n_4 ));
  FDRE #(
    .INIT(1'b0)) 
    \rstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\rstate[0]_i_1_n_4 ),
        .Q(rstate[0]),
        .R(SS));
  FDSE #(
    .INIT(1'b1)) 
    \rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(1'b0),
        .Q(rstate[1]),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CTRL_ARREADY_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .O(s_axi_CTRL_ARREADY));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h1)) 
    s_axi_CTRL_AWREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CTRL_AWREADY));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_CTRL_BVALID_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .O(s_axi_CTRL_BVALID));
  LUT4 #(
    .INIT(16'h0004)) 
    s_axi_CTRL_RVALID_INST_0
       (.I0(rstate[1]),
        .I1(rstate[0]),
        .I2(int_phasesH_read),
        .I3(int_hfltCoeff_read),
        .O(s_axi_CTRL_RVALID));
  LUT5 #(
    .INIT(32'h44404444)) 
    s_axi_CTRL_WREADY_INST_0
       (.I0(wstate[1]),
        .I1(wstate[0]),
        .I2(rstate[1]),
        .I3(rstate[0]),
        .I4(s_axi_CTRL_ARVALID),
        .O(s_axi_CTRL_WREADY));
  LUT4 #(
    .INIT(16'h5444)) 
    start_once_reg_i_1__1
       (.I0(v_csc_core_U0_ap_ready),
        .I1(start_once_reg_2),
        .I2(start_for_v_hcresampler_core_U0_full_n),
        .I3(v_csc_core_U0_ap_start),
        .O(start_once_reg_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \tmp_reg_869[0]_i_1 
       (.I0(cmp24_i_reg_8590),
        .I1(\tmp_reg_869[0]_i_3_n_4 ),
        .I2(\int_WidthOut_reg[15]_0 [14]),
        .I3(\int_WidthOut_reg[15]_0 [15]),
        .I4(\int_WidthOut_reg[15]_0 [13]),
        .I5(\tmp_reg_869[0]_i_4_n_4 ),
        .O(ap_NS_fsm117_out));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_869[0]_i_12 
       (.I0(\int_WidthOut_reg[15]_0 [5]),
        .I1(\int_WidthOut_reg[15]_0 [4]),
        .I2(\int_WidthOut_reg[15]_0 [7]),
        .I3(\int_WidthOut_reg[15]_0 [9]),
        .O(\tmp_reg_869[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_reg_869[0]_i_3 
       (.I0(\int_WidthOut_reg[15]_0 [12]),
        .I1(\int_WidthOut_reg[15]_0 [8]),
        .I2(\int_WidthOut_reg[15]_0 [11]),
        .I3(\int_WidthOut_reg[15]_0 [10]),
        .O(\tmp_reg_869[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_reg_869[0]_i_4 
       (.I0(\int_WidthOut_reg[15]_0 [3]),
        .I1(\int_WidthOut_reg[15]_0 [6]),
        .I2(\int_WidthOut_reg[15]_0 [1]),
        .I3(\int_WidthOut_reg[15]_0 [2]),
        .I4(\tmp_reg_869[0]_i_12_n_4 ),
        .O(\tmp_reg_869[0]_i_4_n_4 ));
  LUT3 #(
    .INIT(8'h10)) 
    \waddr[14]_i_1 
       (.I0(wstate[0]),
        .I1(wstate[1]),
        .I2(s_axi_CTRL_AWVALID),
        .O(aw_hs));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[0]),
        .Q(\waddr_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[10] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[10]),
        .Q(\waddr_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \waddr_reg[11] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[11]),
        .Q(\waddr_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \waddr_reg[12] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[12]),
        .Q(\waddr_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \waddr_reg[13] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[13]),
        .Q(\waddr_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \waddr_reg[14] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[14]),
        .Q(\waddr_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[1]),
        .Q(\waddr_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[2]),
        .Q(\waddr_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[3]),
        .Q(\waddr_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[4]),
        .Q(\waddr_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[5]),
        .Q(\waddr_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \waddr_reg[6] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[6]),
        .Q(\waddr_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \waddr_reg[7] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[7]),
        .Q(\waddr_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \waddr_reg[8] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[8]),
        .Q(\waddr_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \waddr_reg[9] 
       (.C(ap_clk),
        .CE(aw_hs),
        .D(s_axi_CTRL_AWADDR[9]),
        .Q(\waddr_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'h00EE002E)) 
    \wstate[0]_i_1 
       (.I0(s_axi_CTRL_AWVALID),
        .I1(wstate[0]),
        .I2(s_axi_CTRL_WVALID),
        .I3(wstate[1]),
        .I4(ar_hs),
        .O(\wstate[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h00200F20)) 
    \wstate[1]_i_1 
       (.I0(s_axi_CTRL_WVALID),
        .I1(ar_hs),
        .I2(wstate[0]),
        .I3(wstate[1]),
        .I4(s_axi_CTRL_BREADY),
        .O(\wstate[1]_i_1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[0]_i_1_n_4 ),
        .Q(wstate[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\wstate[1]_i_1_n_4 ),
        .Q(wstate[1]),
        .S(SS));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \x_reg_203[10]_i_4 
       (.I0(\x_reg_203[10]_i_6_n_4 ),
        .I1(\x_reg_203[10]_i_7_n_4 ),
        .I2(\x_reg_203[10]_i_8_n_4 ),
        .I3(\x_reg_203[10]_i_9_n_4 ),
        .O(\int_WidthOut_reg[11]_0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \x_reg_203[10]_i_6 
       (.I0(\int_WidthOut_reg[15]_0 [11]),
        .I1(\x_reg_203[10]_i_4_0 [10]),
        .I2(\int_WidthOut_reg[15]_0 [10]),
        .I3(\x_reg_203[10]_i_4_0 [9]),
        .O(\x_reg_203[10]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \x_reg_203[10]_i_7 
       (.I0(\int_WidthOut_reg[15]_0 [5]),
        .I1(\x_reg_203[10]_i_4_0 [4]),
        .I2(\x_reg_203[10]_i_4_0 [5]),
        .I3(\int_WidthOut_reg[15]_0 [6]),
        .I4(\x_reg_203[10]_i_4_0 [3]),
        .I5(\int_WidthOut_reg[15]_0 [4]),
        .O(\x_reg_203[10]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \x_reg_203[10]_i_8 
       (.I0(\int_WidthOut_reg[15]_0 [1]),
        .I1(\x_reg_203[10]_i_4_0 [0]),
        .I2(\x_reg_203[10]_i_4_0 [1]),
        .I3(\int_WidthOut_reg[15]_0 [2]),
        .I4(\x_reg_203[10]_i_4_0 [2]),
        .I5(\int_WidthOut_reg[15]_0 [3]),
        .O(\x_reg_203[10]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \x_reg_203[10]_i_9 
       (.I0(\int_WidthOut_reg[15]_0 [7]),
        .I1(\x_reg_203[10]_i_4_0 [6]),
        .I2(\x_reg_203[10]_i_4_0 [7]),
        .I3(\int_WidthOut_reg[15]_0 [8]),
        .I4(\x_reg_203[10]_i_4_0 [8]),
        .I5(\int_WidthOut_reg[15]_0 [9]),
        .O(\x_reg_203[10]_i_9_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \x_reg_727[12]_i_4 
       (.I0(\int_Height_reg[13]_0 [6]),
        .I1(\x_reg_727[12]_i_3 [0]),
        .I2(\x_reg_727[12]_i_3 [2]),
        .I3(\int_Height_reg[13]_0 [8]),
        .I4(\x_reg_727[12]_i_3 [1]),
        .I5(\int_Height_reg[13]_0 [7]),
        .O(\int_Height_reg[6]_1 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \x_reg_727[12]_i_5 
       (.I0(\int_Height_reg[13]_0 [9]),
        .I1(\x_reg_727[12]_i_3 [3]),
        .I2(\x_reg_727[12]_i_3 [5]),
        .I3(\int_Height_reg[13]_0 [11]),
        .I4(\x_reg_727[12]_i_3 [4]),
        .I5(\int_Height_reg[13]_0 [10]),
        .O(\int_Height_reg[9]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_CTRL_s_axi_ram
   (DOUTADOUT,
    DOUTBDOUT,
    D,
    ap_clk,
    ADDRARDADDR,
    ADDRBWRADDR,
    s_axi_CTRL_WDATA,
    \gen_write[1].mem_reg_0 ,
    \rdata_reg[0] ,
    \rdata_reg[31] ,
    \rdata_reg[0]_0 ,
    int_hfltCoeff_read,
    \rdata_reg[0]_1 ,
    s_axi_CTRL_ARADDR,
    \rdata_reg[1] ,
    \rdata_reg[1]_0 ,
    \rdata_reg[1]_1 ,
    \rdata_reg[1]_2 ,
    \rdata_reg[2] ,
    \rdata_reg[2]_0 ,
    \rdata_reg[2]_1 ,
    \rdata_reg[3] ,
    \rdata_reg[3]_0 ,
    \rdata_reg[3]_1 ,
    \rdata_reg[4] ,
    \rdata_reg[4]_0 ,
    \rdata_reg[4]_1 ,
    \rdata_reg[5] ,
    \rdata_reg[5]_0 ,
    \rdata_reg[5]_1 ,
    \rdata_reg[6] ,
    \rdata_reg[6]_0 ,
    \rdata_reg[6]_1 ,
    \rdata_reg[7] ,
    \rdata_reg[7]_0 ,
    \rdata_reg[7]_1 ,
    \rdata_reg[8] ,
    s_axi_CTRL_ARVALID,
    rstate,
    \rdata_reg[8]_0 ,
    \rdata_reg[8]_1 ,
    \rdata_reg[9] ,
    \rdata_reg[9]_0 ,
    \rdata_reg[9]_1 ,
    \rdata_reg[10] ,
    \rdata_reg[10]_0 ,
    \rdata_reg[10]_1 ,
    \rdata_reg[11] ,
    \rdata_reg[11]_0 ,
    \rdata_reg[11]_1 ,
    \rdata_reg[12] ,
    \rdata_reg[12]_0 ,
    \rdata_reg[12]_1 ,
    \rdata_reg[13] ,
    \rdata_reg[13]_0 ,
    \rdata_reg[13]_1 ,
    \rdata_reg[14] ,
    \rdata_reg[14]_0 ,
    \rdata_reg[14]_1 ,
    \rdata_reg[15] ,
    \rdata_reg[15]_0 ,
    \rdata_reg[15]_1 ,
    \rdata_reg[16] ,
    \rdata_reg[16]_0 ,
    \rdata_reg[16]_1 ,
    \rdata_reg[17] ,
    \rdata_reg[17]_0 ,
    \rdata_reg[17]_1 ,
    \rdata_reg[18] ,
    \rdata_reg[18]_0 ,
    \rdata_reg[18]_1 ,
    \rdata_reg[19] ,
    \rdata_reg[19]_0 ,
    \rdata_reg[19]_1 ,
    \rdata_reg[20] ,
    \rdata_reg[20]_0 ,
    \rdata_reg[20]_1 ,
    \rdata_reg[21] ,
    \rdata_reg[21]_0 ,
    \rdata_reg[21]_1 ,
    \rdata_reg[22] ,
    \rdata_reg[22]_0 ,
    \rdata_reg[22]_1 ,
    \rdata_reg[23] ,
    \rdata_reg[23]_0 ,
    \rdata_reg[23]_1 ,
    \rdata_reg[24] ,
    \rdata_reg[24]_0 ,
    \rdata_reg[24]_1 ,
    \rdata_reg[25] ,
    \rdata_reg[25]_0 ,
    \rdata_reg[25]_1 ,
    \rdata_reg[26] ,
    \rdata_reg[26]_0 ,
    \rdata_reg[26]_1 ,
    \rdata_reg[27] ,
    \rdata_reg[27]_0 ,
    \rdata_reg[27]_1 ,
    \rdata_reg[28] ,
    \rdata_reg[28]_0 ,
    \rdata_reg[28]_1 ,
    \rdata_reg[29] ,
    \rdata_reg[29]_0 ,
    \rdata_reg[29]_1 ,
    \rdata_reg[30] ,
    \rdata_reg[30]_0 ,
    \rdata_reg[30]_1 ,
    \rdata_reg[31]_0 ,
    \rdata_reg[31]_1 ,
    \rdata_reg[31]_2 ,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    wstate,
    \gen_write[1].mem_reg_1 );
  output [31:0]DOUTADOUT;
  output [31:0]DOUTBDOUT;
  output [31:0]D;
  input ap_clk;
  input [7:0]ADDRARDADDR;
  input [7:0]ADDRBWRADDR;
  input [31:0]s_axi_CTRL_WDATA;
  input \gen_write[1].mem_reg_0 ;
  input \rdata_reg[0] ;
  input \rdata_reg[31] ;
  input \rdata_reg[0]_0 ;
  input int_hfltCoeff_read;
  input \rdata_reg[0]_1 ;
  input [1:0]s_axi_CTRL_ARADDR;
  input \rdata_reg[1] ;
  input \rdata_reg[1]_0 ;
  input \rdata_reg[1]_1 ;
  input \rdata_reg[1]_2 ;
  input \rdata_reg[2] ;
  input \rdata_reg[2]_0 ;
  input \rdata_reg[2]_1 ;
  input \rdata_reg[3] ;
  input \rdata_reg[3]_0 ;
  input \rdata_reg[3]_1 ;
  input \rdata_reg[4] ;
  input \rdata_reg[4]_0 ;
  input \rdata_reg[4]_1 ;
  input \rdata_reg[5] ;
  input \rdata_reg[5]_0 ;
  input \rdata_reg[5]_1 ;
  input \rdata_reg[6] ;
  input \rdata_reg[6]_0 ;
  input \rdata_reg[6]_1 ;
  input \rdata_reg[7] ;
  input \rdata_reg[7]_0 ;
  input \rdata_reg[7]_1 ;
  input \rdata_reg[8] ;
  input s_axi_CTRL_ARVALID;
  input [1:0]rstate;
  input \rdata_reg[8]_0 ;
  input \rdata_reg[8]_1 ;
  input \rdata_reg[9] ;
  input \rdata_reg[9]_0 ;
  input \rdata_reg[9]_1 ;
  input \rdata_reg[10] ;
  input \rdata_reg[10]_0 ;
  input \rdata_reg[10]_1 ;
  input \rdata_reg[11] ;
  input \rdata_reg[11]_0 ;
  input \rdata_reg[11]_1 ;
  input \rdata_reg[12] ;
  input \rdata_reg[12]_0 ;
  input \rdata_reg[12]_1 ;
  input \rdata_reg[13] ;
  input \rdata_reg[13]_0 ;
  input \rdata_reg[13]_1 ;
  input \rdata_reg[14] ;
  input \rdata_reg[14]_0 ;
  input \rdata_reg[14]_1 ;
  input \rdata_reg[15] ;
  input \rdata_reg[15]_0 ;
  input \rdata_reg[15]_1 ;
  input \rdata_reg[16] ;
  input \rdata_reg[16]_0 ;
  input \rdata_reg[16]_1 ;
  input \rdata_reg[17] ;
  input \rdata_reg[17]_0 ;
  input \rdata_reg[17]_1 ;
  input \rdata_reg[18] ;
  input \rdata_reg[18]_0 ;
  input \rdata_reg[18]_1 ;
  input \rdata_reg[19] ;
  input \rdata_reg[19]_0 ;
  input \rdata_reg[19]_1 ;
  input \rdata_reg[20] ;
  input \rdata_reg[20]_0 ;
  input \rdata_reg[20]_1 ;
  input \rdata_reg[21] ;
  input \rdata_reg[21]_0 ;
  input \rdata_reg[21]_1 ;
  input \rdata_reg[22] ;
  input \rdata_reg[22]_0 ;
  input \rdata_reg[22]_1 ;
  input \rdata_reg[23] ;
  input \rdata_reg[23]_0 ;
  input \rdata_reg[23]_1 ;
  input \rdata_reg[24] ;
  input \rdata_reg[24]_0 ;
  input \rdata_reg[24]_1 ;
  input \rdata_reg[25] ;
  input \rdata_reg[25]_0 ;
  input \rdata_reg[25]_1 ;
  input \rdata_reg[26] ;
  input \rdata_reg[26]_0 ;
  input \rdata_reg[26]_1 ;
  input \rdata_reg[27] ;
  input \rdata_reg[27]_0 ;
  input \rdata_reg[27]_1 ;
  input \rdata_reg[28] ;
  input \rdata_reg[28]_0 ;
  input \rdata_reg[28]_1 ;
  input \rdata_reg[29] ;
  input \rdata_reg[29]_0 ;
  input \rdata_reg[29]_1 ;
  input \rdata_reg[30] ;
  input \rdata_reg[30]_0 ;
  input \rdata_reg[30]_1 ;
  input \rdata_reg[31]_0 ;
  input \rdata_reg[31]_1 ;
  input \rdata_reg[31]_2 ;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input [1:0]wstate;
  input \gen_write[1].mem_reg_1 ;

  wire [7:0]ADDRARDADDR;
  wire [7:0]ADDRBWRADDR;
  wire [31:0]D;
  wire [31:0]DOUTADOUT;
  wire [31:0]DOUTBDOUT;
  wire ap_clk;
  wire \gen_write[1].mem_reg_0 ;
  wire \gen_write[1].mem_reg_1 ;
  wire \gen_write[1].mem_reg_i_17_n_4 ;
  wire \gen_write[1].mem_reg_i_18_n_4 ;
  wire \gen_write[1].mem_reg_i_19_n_4 ;
  wire \gen_write[1].mem_reg_i_20_n_4 ;
  wire int_hfltCoeff_read;
  wire \rdata[0]_i_2_n_4 ;
  wire \rdata[10]_i_3_n_4 ;
  wire \rdata[11]_i_3_n_4 ;
  wire \rdata[12]_i_3_n_4 ;
  wire \rdata[13]_i_3_n_4 ;
  wire \rdata[14]_i_3_n_4 ;
  wire \rdata[15]_i_4_n_4 ;
  wire \rdata[16]_i_2_n_4 ;
  wire \rdata[17]_i_2_n_4 ;
  wire \rdata[18]_i_2_n_4 ;
  wire \rdata[19]_i_2_n_4 ;
  wire \rdata[1]_i_3_n_4 ;
  wire \rdata[20]_i_2_n_4 ;
  wire \rdata[21]_i_2_n_4 ;
  wire \rdata[22]_i_2_n_4 ;
  wire \rdata[23]_i_2_n_4 ;
  wire \rdata[24]_i_2_n_4 ;
  wire \rdata[25]_i_2_n_4 ;
  wire \rdata[26]_i_2_n_4 ;
  wire \rdata[27]_i_2_n_4 ;
  wire \rdata[28]_i_2_n_4 ;
  wire \rdata[29]_i_2_n_4 ;
  wire \rdata[2]_i_2_n_4 ;
  wire \rdata[30]_i_2_n_4 ;
  wire \rdata[31]_i_4_n_4 ;
  wire \rdata[3]_i_2_n_4 ;
  wire \rdata[4]_i_2_n_4 ;
  wire \rdata[5]_i_2_n_4 ;
  wire \rdata[6]_i_2_n_4 ;
  wire \rdata[7]_i_2_n_4 ;
  wire \rdata[8]_i_3_n_4 ;
  wire \rdata[9]_i_3_n_4 ;
  wire \rdata_reg[0] ;
  wire \rdata_reg[0]_0 ;
  wire \rdata_reg[0]_1 ;
  wire \rdata_reg[10] ;
  wire \rdata_reg[10]_0 ;
  wire \rdata_reg[10]_1 ;
  wire \rdata_reg[11] ;
  wire \rdata_reg[11]_0 ;
  wire \rdata_reg[11]_1 ;
  wire \rdata_reg[12] ;
  wire \rdata_reg[12]_0 ;
  wire \rdata_reg[12]_1 ;
  wire \rdata_reg[13] ;
  wire \rdata_reg[13]_0 ;
  wire \rdata_reg[13]_1 ;
  wire \rdata_reg[14] ;
  wire \rdata_reg[14]_0 ;
  wire \rdata_reg[14]_1 ;
  wire \rdata_reg[15] ;
  wire \rdata_reg[15]_0 ;
  wire \rdata_reg[15]_1 ;
  wire \rdata_reg[16] ;
  wire \rdata_reg[16]_0 ;
  wire \rdata_reg[16]_1 ;
  wire \rdata_reg[17] ;
  wire \rdata_reg[17]_0 ;
  wire \rdata_reg[17]_1 ;
  wire \rdata_reg[18] ;
  wire \rdata_reg[18]_0 ;
  wire \rdata_reg[18]_1 ;
  wire \rdata_reg[19] ;
  wire \rdata_reg[19]_0 ;
  wire \rdata_reg[19]_1 ;
  wire \rdata_reg[1] ;
  wire \rdata_reg[1]_0 ;
  wire \rdata_reg[1]_1 ;
  wire \rdata_reg[1]_2 ;
  wire \rdata_reg[20] ;
  wire \rdata_reg[20]_0 ;
  wire \rdata_reg[20]_1 ;
  wire \rdata_reg[21] ;
  wire \rdata_reg[21]_0 ;
  wire \rdata_reg[21]_1 ;
  wire \rdata_reg[22] ;
  wire \rdata_reg[22]_0 ;
  wire \rdata_reg[22]_1 ;
  wire \rdata_reg[23] ;
  wire \rdata_reg[23]_0 ;
  wire \rdata_reg[23]_1 ;
  wire \rdata_reg[24] ;
  wire \rdata_reg[24]_0 ;
  wire \rdata_reg[24]_1 ;
  wire \rdata_reg[25] ;
  wire \rdata_reg[25]_0 ;
  wire \rdata_reg[25]_1 ;
  wire \rdata_reg[26] ;
  wire \rdata_reg[26]_0 ;
  wire \rdata_reg[26]_1 ;
  wire \rdata_reg[27] ;
  wire \rdata_reg[27]_0 ;
  wire \rdata_reg[27]_1 ;
  wire \rdata_reg[28] ;
  wire \rdata_reg[28]_0 ;
  wire \rdata_reg[28]_1 ;
  wire \rdata_reg[29] ;
  wire \rdata_reg[29]_0 ;
  wire \rdata_reg[29]_1 ;
  wire \rdata_reg[2] ;
  wire \rdata_reg[2]_0 ;
  wire \rdata_reg[2]_1 ;
  wire \rdata_reg[30] ;
  wire \rdata_reg[30]_0 ;
  wire \rdata_reg[30]_1 ;
  wire \rdata_reg[31] ;
  wire \rdata_reg[31]_0 ;
  wire \rdata_reg[31]_1 ;
  wire \rdata_reg[31]_2 ;
  wire \rdata_reg[3] ;
  wire \rdata_reg[3]_0 ;
  wire \rdata_reg[3]_1 ;
  wire \rdata_reg[4] ;
  wire \rdata_reg[4]_0 ;
  wire \rdata_reg[4]_1 ;
  wire \rdata_reg[5] ;
  wire \rdata_reg[5]_0 ;
  wire \rdata_reg[5]_1 ;
  wire \rdata_reg[6] ;
  wire \rdata_reg[6]_0 ;
  wire \rdata_reg[6]_1 ;
  wire \rdata_reg[7] ;
  wire \rdata_reg[7]_0 ;
  wire \rdata_reg[7]_1 ;
  wire \rdata_reg[8] ;
  wire \rdata_reg[8]_0 ;
  wire \rdata_reg[8]_1 ;
  wire \rdata_reg[9] ;
  wire \rdata_reg[9]_0 ;
  wire \rdata_reg[9]_1 ;
  wire [1:0]rstate;
  wire [1:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [1:0]wstate;
  wire \NLW_gen_write[1].mem_reg_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_write[1].mem_reg_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_write[1].mem_reg_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_CASDOUTPB_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8_p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "6144" *) 
  (* RTL_RAM_NAME = "int_hfltCoeff/gen_write[1].mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "191" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \gen_write[1].mem_reg 
       (.ADDRARDADDR({1'b1,1'b1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_write[1].mem_reg_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_write[1].mem_reg_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_write[1].mem_reg_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_write[1].mem_reg_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_write[1].mem_reg_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_write[1].mem_reg_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED ),
        .DINADIN(s_axi_CTRL_WDATA),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(DOUTADOUT),
        .DOUTBDOUT(DOUTBDOUT),
        .DOUTPADOUTP(\NLW_gen_write[1].mem_reg_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_write[1].mem_reg_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({\gen_write[1].mem_reg_i_17_n_4 ,\gen_write[1].mem_reg_i_18_n_4 ,\gen_write[1].mem_reg_i_19_n_4 ,\gen_write[1].mem_reg_i_20_n_4 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_17 
       (.I0(s_axi_CTRL_WSTRB[3]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(\gen_write[1].mem_reg_0 ),
        .I5(\gen_write[1].mem_reg_1 ),
        .O(\gen_write[1].mem_reg_i_17_n_4 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_18 
       (.I0(s_axi_CTRL_WSTRB[2]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(\gen_write[1].mem_reg_0 ),
        .I5(\gen_write[1].mem_reg_1 ),
        .O(\gen_write[1].mem_reg_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_19 
       (.I0(s_axi_CTRL_WSTRB[1]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(\gen_write[1].mem_reg_0 ),
        .I5(\gen_write[1].mem_reg_1 ),
        .O(\gen_write[1].mem_reg_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_i_20 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(\gen_write[1].mem_reg_0 ),
        .I5(\gen_write[1].mem_reg_1 ),
        .O(\gen_write[1].mem_reg_i_20_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[0]_i_2 
       (.I0(DOUTADOUT[0]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[0]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[0]_1 ),
        .O(\rdata[0]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[10]_i_1 
       (.I0(\rdata_reg[10] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[10]_i_3_n_4 ),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[10]_i_3 
       (.I0(DOUTADOUT[10]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[10]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[10]_1 ),
        .O(\rdata[10]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[11]_i_1 
       (.I0(\rdata_reg[11] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[11]_i_3_n_4 ),
        .O(D[11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[11]_i_3 
       (.I0(DOUTADOUT[11]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[11]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[11]_1 ),
        .O(\rdata[11]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[12]_i_1 
       (.I0(\rdata_reg[12] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[12]_i_3_n_4 ),
        .O(D[12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[12]_i_3 
       (.I0(DOUTADOUT[12]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[12]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[12]_1 ),
        .O(\rdata[12]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[13]_i_1 
       (.I0(\rdata_reg[13] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[13]_i_3_n_4 ),
        .O(D[13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[13]_i_3 
       (.I0(DOUTADOUT[13]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[13]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[13]_1 ),
        .O(\rdata[13]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[14]_i_1 
       (.I0(\rdata_reg[14] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[14]_i_3_n_4 ),
        .O(D[14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[14]_i_3 
       (.I0(DOUTADOUT[14]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[14]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[14]_1 ),
        .O(\rdata[14]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[15]_i_1 
       (.I0(\rdata_reg[15] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[15]_i_4_n_4 ),
        .O(D[15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[15]_i_4 
       (.I0(DOUTADOUT[15]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[15]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[15]_1 ),
        .O(\rdata[15]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[16]_i_2 
       (.I0(DOUTADOUT[16]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[16]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[16]_1 ),
        .O(\rdata[16]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[17]_i_2 
       (.I0(DOUTADOUT[17]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[17]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[17]_1 ),
        .O(\rdata[17]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[18]_i_2 
       (.I0(DOUTADOUT[18]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[18]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[18]_1 ),
        .O(\rdata[18]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[19]_i_2 
       (.I0(DOUTADOUT[19]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[19]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[19]_1 ),
        .O(\rdata[19]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'h0010FFFF00100000)) 
    \rdata[1]_i_1 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARADDR[0]),
        .I2(\rdata_reg[1] ),
        .I3(\rdata_reg[1]_0 ),
        .I4(\gen_write[1].mem_reg_0 ),
        .I5(\rdata[1]_i_3_n_4 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[1]_i_3 
       (.I0(DOUTADOUT[1]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[1]_1 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[1]_2 ),
        .O(\rdata[1]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[20]_i_2 
       (.I0(DOUTADOUT[20]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[20]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[20]_1 ),
        .O(\rdata[20]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[21]_i_2 
       (.I0(DOUTADOUT[21]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[21]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[21]_1 ),
        .O(\rdata[21]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[22]_i_2 
       (.I0(DOUTADOUT[22]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[22]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[22]_1 ),
        .O(\rdata[22]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[23]_i_2 
       (.I0(DOUTADOUT[23]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[23]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[23]_1 ),
        .O(\rdata[23]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[24]_i_2 
       (.I0(DOUTADOUT[24]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[24]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[24]_1 ),
        .O(\rdata[24]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[25]_i_2 
       (.I0(DOUTADOUT[25]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[25]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[25]_1 ),
        .O(\rdata[25]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[26]_i_2 
       (.I0(DOUTADOUT[26]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[26]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[26]_1 ),
        .O(\rdata[26]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[27]_i_2 
       (.I0(DOUTADOUT[27]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[27]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[27]_1 ),
        .O(\rdata[27]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[28]_i_2 
       (.I0(DOUTADOUT[28]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[28]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[28]_1 ),
        .O(\rdata[28]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[29]_i_2 
       (.I0(DOUTADOUT[29]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[29]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[29]_1 ),
        .O(\rdata[29]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[2]_i_2 
       (.I0(DOUTADOUT[2]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[2]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[2]_1 ),
        .O(\rdata[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[30]_i_2 
       (.I0(DOUTADOUT[30]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[30]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[30]_1 ),
        .O(\rdata[30]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[31]_i_4 
       (.I0(DOUTADOUT[31]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[31]_1 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[31]_2 ),
        .O(\rdata[31]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[3]_i_2 
       (.I0(DOUTADOUT[3]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[3]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[3]_1 ),
        .O(\rdata[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[4]_i_2 
       (.I0(DOUTADOUT[4]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[4]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[4]_1 ),
        .O(\rdata[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[5]_i_2 
       (.I0(DOUTADOUT[5]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[5]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[5]_1 ),
        .O(\rdata[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[6]_i_2 
       (.I0(DOUTADOUT[6]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[6]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[6]_1 ),
        .O(\rdata[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[7]_i_2 
       (.I0(DOUTADOUT[7]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[7]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[7]_1 ),
        .O(\rdata[7]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[8]_i_1 
       (.I0(\rdata_reg[8] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[8]_i_3_n_4 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[8]_i_3 
       (.I0(DOUTADOUT[8]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[8]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[8]_1 ),
        .O(\rdata[8]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFF2F00000020)) 
    \rdata[9]_i_1 
       (.I0(\rdata_reg[9] ),
        .I1(\rdata_reg[1]_0 ),
        .I2(s_axi_CTRL_ARVALID),
        .I3(rstate[0]),
        .I4(rstate[1]),
        .I5(\rdata[9]_i_3_n_4 ),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \rdata[9]_i_3 
       (.I0(DOUTADOUT[9]),
        .I1(\rdata_reg[31] ),
        .I2(\rdata_reg[9]_0 ),
        .I3(int_hfltCoeff_read),
        .I4(\rdata_reg[9]_1 ),
        .O(\rdata[9]_i_3_n_4 ));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_4 ),
        .I1(\rdata_reg[0] ),
        .O(D[0]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[16]_i_1 
       (.I0(\rdata[16]_i_2_n_4 ),
        .I1(\rdata_reg[16] ),
        .O(D[16]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[17]_i_1 
       (.I0(\rdata[17]_i_2_n_4 ),
        .I1(\rdata_reg[17] ),
        .O(D[17]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[18]_i_1 
       (.I0(\rdata[18]_i_2_n_4 ),
        .I1(\rdata_reg[18] ),
        .O(D[18]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[19]_i_1 
       (.I0(\rdata[19]_i_2_n_4 ),
        .I1(\rdata_reg[19] ),
        .O(D[19]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[20]_i_1 
       (.I0(\rdata[20]_i_2_n_4 ),
        .I1(\rdata_reg[20] ),
        .O(D[20]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[21]_i_1 
       (.I0(\rdata[21]_i_2_n_4 ),
        .I1(\rdata_reg[21] ),
        .O(D[21]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[22]_i_1 
       (.I0(\rdata[22]_i_2_n_4 ),
        .I1(\rdata_reg[22] ),
        .O(D[22]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[23]_i_1 
       (.I0(\rdata[23]_i_2_n_4 ),
        .I1(\rdata_reg[23] ),
        .O(D[23]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[24]_i_1 
       (.I0(\rdata[24]_i_2_n_4 ),
        .I1(\rdata_reg[24] ),
        .O(D[24]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[25]_i_1 
       (.I0(\rdata[25]_i_2_n_4 ),
        .I1(\rdata_reg[25] ),
        .O(D[25]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[26]_i_1 
       (.I0(\rdata[26]_i_2_n_4 ),
        .I1(\rdata_reg[26] ),
        .O(D[26]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[27]_i_1 
       (.I0(\rdata[27]_i_2_n_4 ),
        .I1(\rdata_reg[27] ),
        .O(D[27]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[28]_i_1 
       (.I0(\rdata[28]_i_2_n_4 ),
        .I1(\rdata_reg[28] ),
        .O(D[28]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[29]_i_1 
       (.I0(\rdata[29]_i_2_n_4 ),
        .I1(\rdata_reg[29] ),
        .O(D[29]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[2]_i_1 
       (.I0(\rdata[2]_i_2_n_4 ),
        .I1(\rdata_reg[2] ),
        .O(D[2]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[30]_i_1 
       (.I0(\rdata[30]_i_2_n_4 ),
        .I1(\rdata_reg[30] ),
        .O(D[30]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[31]_i_2 
       (.I0(\rdata[31]_i_4_n_4 ),
        .I1(\rdata_reg[31]_0 ),
        .O(D[31]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[3]_i_1 
       (.I0(\rdata[3]_i_2_n_4 ),
        .I1(\rdata_reg[3] ),
        .O(D[3]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[4]_i_1 
       (.I0(\rdata[4]_i_2_n_4 ),
        .I1(\rdata_reg[4] ),
        .O(D[4]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[5]_i_1 
       (.I0(\rdata[5]_i_2_n_4 ),
        .I1(\rdata_reg[5] ),
        .O(D[5]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[6]_i_1 
       (.I0(\rdata[6]_i_2_n_4 ),
        .I1(\rdata_reg[6] ),
        .O(D[6]),
        .S(\gen_write[1].mem_reg_0 ));
  MUXF7 \rdata_reg[7]_i_1 
       (.I0(\rdata[7]_i_2_n_4 ),
        .I1(\rdata_reg[7] ),
        .O(D[7]),
        .S(\gen_write[1].mem_reg_0 ));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_CTRL_s_axi_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_CTRL_s_axi_ram__parameterized0
   (\gen_write[1].mem_reg_0_0 ,
    \gen_write[1].mem_reg_0_1 ,
    ADDRARDADDR,
    \gen_write[1].mem_reg_1_0 ,
    \gen_write[1].mem_reg_1_1 ,
    \gen_write[1].mem_reg_0_2 ,
    \gen_write[1].mem_reg_0_3 ,
    \gen_write[1].mem_reg_0_4 ,
    \gen_write[1].mem_reg_0_5 ,
    \gen_write[1].mem_reg_0_6 ,
    \gen_write[1].mem_reg_0_7 ,
    \gen_write[1].mem_reg_0_8 ,
    \gen_write[1].mem_reg_0_9 ,
    \gen_write[1].mem_reg_0_10 ,
    \gen_write[1].mem_reg_0_11 ,
    \gen_write[1].mem_reg_0_12 ,
    \gen_write[1].mem_reg_0_13 ,
    \gen_write[1].mem_reg_0_14 ,
    \gen_write[1].mem_reg_0_15 ,
    \gen_write[1].mem_reg_0_16 ,
    \gen_write[1].mem_reg_0_17 ,
    \gen_write[1].mem_reg_1_2 ,
    \gen_write[1].mem_reg_1_3 ,
    \gen_write[1].mem_reg_1_4 ,
    \gen_write[1].mem_reg_1_5 ,
    \gen_write[1].mem_reg_1_6 ,
    \gen_write[1].mem_reg_1_7 ,
    \gen_write[1].mem_reg_1_8 ,
    \gen_write[1].mem_reg_1_9 ,
    \gen_write[1].mem_reg_1_10 ,
    \gen_write[1].mem_reg_1_11 ,
    \gen_write[1].mem_reg_1_12 ,
    \gen_write[1].mem_reg_1_13 ,
    \gen_write[1].mem_reg_1_14 ,
    \gen_write[1].mem_reg_1_15 ,
    \gen_write[1].mem_reg_1_16 ,
    \gen_write[1].mem_reg_1_17 ,
    D,
    s_axi_CTRL_ARVALID_0,
    ap_clk,
    \gen_write[1].mem_reg_0_18 ,
    s_axi_CTRL_WDATA,
    \rdata[0]_i_2 ,
    \rdata[0]_i_2_0 ,
    \rdata[1]_i_3 ,
    \rdata[2]_i_2 ,
    \rdata[3]_i_2 ,
    \rdata[4]_i_2 ,
    \rdata[5]_i_2 ,
    \rdata[6]_i_2 ,
    \rdata[7]_i_2 ,
    \rdata[8]_i_3 ,
    \rdata[9]_i_3 ,
    \rdata[10]_i_3 ,
    \rdata[11]_i_3 ,
    \rdata[12]_i_3 ,
    \rdata[13]_i_3 ,
    \rdata[14]_i_3 ,
    \rdata[15]_i_4 ,
    \rdata[16]_i_2 ,
    \rdata[17]_i_2 ,
    \rdata[18]_i_2 ,
    \rdata[19]_i_2 ,
    \rdata[20]_i_2 ,
    \rdata[21]_i_2 ,
    \rdata[22]_i_2 ,
    \rdata[23]_i_2 ,
    \rdata[24]_i_2 ,
    \rdata[25]_i_2 ,
    \rdata[26]_i_2 ,
    \rdata[27]_i_2 ,
    \rdata[28]_i_2 ,
    \rdata[29]_i_2 ,
    \rdata[30]_i_2 ,
    \rdata[31]_i_4 ,
    \d_read_reg_22_reg[17] ,
    \d_read_reg_22_reg[0] ,
    \d_read_reg_22_reg[1] ,
    \d_read_reg_22_reg[2] ,
    \d_read_reg_22_reg[3] ,
    \d_read_reg_22_reg[4] ,
    \d_read_reg_22_reg[5] ,
    \d_read_reg_22_reg[6] ,
    \d_read_reg_22_reg[7] ,
    \d_read_reg_22_reg[8] ,
    \d_read_reg_22_reg[9] ,
    \d_read_reg_22_reg[10] ,
    \d_read_reg_22_reg[11] ,
    \d_read_reg_22_reg[12] ,
    \d_read_reg_22_reg[13] ,
    \d_read_reg_22_reg[14] ,
    \d_read_reg_22_reg[15] ,
    \d_read_reg_22_reg[16] ,
    \d_read_reg_22_reg[17]_0 ,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_WVALID,
    wstate,
    \gen_write[1].mem_reg_0_19 ,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_ARVALID,
    rstate,
    Q);
  output [15:0]\gen_write[1].mem_reg_0_0 ;
  output [15:0]\gen_write[1].mem_reg_0_1 ;
  output [7:0]ADDRARDADDR;
  output [15:0]\gen_write[1].mem_reg_1_0 ;
  output [1:0]\gen_write[1].mem_reg_1_1 ;
  output \gen_write[1].mem_reg_0_2 ;
  output \gen_write[1].mem_reg_0_3 ;
  output \gen_write[1].mem_reg_0_4 ;
  output \gen_write[1].mem_reg_0_5 ;
  output \gen_write[1].mem_reg_0_6 ;
  output \gen_write[1].mem_reg_0_7 ;
  output \gen_write[1].mem_reg_0_8 ;
  output \gen_write[1].mem_reg_0_9 ;
  output \gen_write[1].mem_reg_0_10 ;
  output \gen_write[1].mem_reg_0_11 ;
  output \gen_write[1].mem_reg_0_12 ;
  output \gen_write[1].mem_reg_0_13 ;
  output \gen_write[1].mem_reg_0_14 ;
  output \gen_write[1].mem_reg_0_15 ;
  output \gen_write[1].mem_reg_0_16 ;
  output \gen_write[1].mem_reg_0_17 ;
  output \gen_write[1].mem_reg_1_2 ;
  output \gen_write[1].mem_reg_1_3 ;
  output \gen_write[1].mem_reg_1_4 ;
  output \gen_write[1].mem_reg_1_5 ;
  output \gen_write[1].mem_reg_1_6 ;
  output \gen_write[1].mem_reg_1_7 ;
  output \gen_write[1].mem_reg_1_8 ;
  output \gen_write[1].mem_reg_1_9 ;
  output \gen_write[1].mem_reg_1_10 ;
  output \gen_write[1].mem_reg_1_11 ;
  output \gen_write[1].mem_reg_1_12 ;
  output \gen_write[1].mem_reg_1_13 ;
  output \gen_write[1].mem_reg_1_14 ;
  output \gen_write[1].mem_reg_1_15 ;
  output \gen_write[1].mem_reg_1_16 ;
  output \gen_write[1].mem_reg_1_17 ;
  output [17:0]D;
  output s_axi_CTRL_ARVALID_0;
  input ap_clk;
  input [10:0]\gen_write[1].mem_reg_0_18 ;
  input [31:0]s_axi_CTRL_WDATA;
  input \rdata[0]_i_2 ;
  input \rdata[0]_i_2_0 ;
  input \rdata[1]_i_3 ;
  input \rdata[2]_i_2 ;
  input \rdata[3]_i_2 ;
  input \rdata[4]_i_2 ;
  input \rdata[5]_i_2 ;
  input \rdata[6]_i_2 ;
  input \rdata[7]_i_2 ;
  input \rdata[8]_i_3 ;
  input \rdata[9]_i_3 ;
  input \rdata[10]_i_3 ;
  input \rdata[11]_i_3 ;
  input \rdata[12]_i_3 ;
  input \rdata[13]_i_3 ;
  input \rdata[14]_i_3 ;
  input \rdata[15]_i_4 ;
  input \rdata[16]_i_2 ;
  input \rdata[17]_i_2 ;
  input \rdata[18]_i_2 ;
  input \rdata[19]_i_2 ;
  input \rdata[20]_i_2 ;
  input \rdata[21]_i_2 ;
  input \rdata[22]_i_2 ;
  input \rdata[23]_i_2 ;
  input \rdata[24]_i_2 ;
  input \rdata[25]_i_2 ;
  input \rdata[26]_i_2 ;
  input \rdata[27]_i_2 ;
  input \rdata[28]_i_2 ;
  input \rdata[29]_i_2 ;
  input \rdata[30]_i_2 ;
  input \rdata[31]_i_4 ;
  input \d_read_reg_22_reg[17] ;
  input \d_read_reg_22_reg[0] ;
  input \d_read_reg_22_reg[1] ;
  input \d_read_reg_22_reg[2] ;
  input \d_read_reg_22_reg[3] ;
  input \d_read_reg_22_reg[4] ;
  input \d_read_reg_22_reg[5] ;
  input \d_read_reg_22_reg[6] ;
  input \d_read_reg_22_reg[7] ;
  input \d_read_reg_22_reg[8] ;
  input \d_read_reg_22_reg[9] ;
  input \d_read_reg_22_reg[10] ;
  input \d_read_reg_22_reg[11] ;
  input \d_read_reg_22_reg[12] ;
  input \d_read_reg_22_reg[13] ;
  input \d_read_reg_22_reg[14] ;
  input \d_read_reg_22_reg[15] ;
  input \d_read_reg_22_reg[16] ;
  input \d_read_reg_22_reg[17]_0 ;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_WVALID;
  input [1:0]wstate;
  input \gen_write[1].mem_reg_0_19 ;
  input [10:0]s_axi_CTRL_ARADDR;
  input s_axi_CTRL_ARVALID;
  input [1:0]rstate;
  input [10:0]Q;

  wire [7:0]ADDRARDADDR;
  wire [17:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire \d_read_reg_22_reg[0] ;
  wire \d_read_reg_22_reg[10] ;
  wire \d_read_reg_22_reg[11] ;
  wire \d_read_reg_22_reg[12] ;
  wire \d_read_reg_22_reg[13] ;
  wire \d_read_reg_22_reg[14] ;
  wire \d_read_reg_22_reg[15] ;
  wire \d_read_reg_22_reg[16] ;
  wire \d_read_reg_22_reg[17] ;
  wire \d_read_reg_22_reg[17]_0 ;
  wire \d_read_reg_22_reg[1] ;
  wire \d_read_reg_22_reg[2] ;
  wire \d_read_reg_22_reg[3] ;
  wire \d_read_reg_22_reg[4] ;
  wire \d_read_reg_22_reg[5] ;
  wire \d_read_reg_22_reg[6] ;
  wire \d_read_reg_22_reg[7] ;
  wire \d_read_reg_22_reg[8] ;
  wire \d_read_reg_22_reg[9] ;
  wire [15:0]\gen_write[1].mem_reg_0_0 ;
  wire [15:0]\gen_write[1].mem_reg_0_1 ;
  wire \gen_write[1].mem_reg_0_10 ;
  wire \gen_write[1].mem_reg_0_11 ;
  wire \gen_write[1].mem_reg_0_12 ;
  wire \gen_write[1].mem_reg_0_13 ;
  wire \gen_write[1].mem_reg_0_14 ;
  wire \gen_write[1].mem_reg_0_15 ;
  wire \gen_write[1].mem_reg_0_16 ;
  wire \gen_write[1].mem_reg_0_17 ;
  wire [10:0]\gen_write[1].mem_reg_0_18 ;
  wire \gen_write[1].mem_reg_0_19 ;
  wire \gen_write[1].mem_reg_0_2 ;
  wire \gen_write[1].mem_reg_0_3 ;
  wire \gen_write[1].mem_reg_0_4 ;
  wire \gen_write[1].mem_reg_0_5 ;
  wire \gen_write[1].mem_reg_0_6 ;
  wire \gen_write[1].mem_reg_0_7 ;
  wire \gen_write[1].mem_reg_0_8 ;
  wire \gen_write[1].mem_reg_0_9 ;
  wire \gen_write[1].mem_reg_0_i_15_n_4 ;
  wire \gen_write[1].mem_reg_0_i_16_n_4 ;
  wire [15:0]\gen_write[1].mem_reg_1_0 ;
  wire [1:0]\gen_write[1].mem_reg_1_1 ;
  wire \gen_write[1].mem_reg_1_10 ;
  wire \gen_write[1].mem_reg_1_11 ;
  wire \gen_write[1].mem_reg_1_12 ;
  wire \gen_write[1].mem_reg_1_13 ;
  wire \gen_write[1].mem_reg_1_14 ;
  wire \gen_write[1].mem_reg_1_15 ;
  wire \gen_write[1].mem_reg_1_16 ;
  wire \gen_write[1].mem_reg_1_17 ;
  wire \gen_write[1].mem_reg_1_2 ;
  wire \gen_write[1].mem_reg_1_3 ;
  wire \gen_write[1].mem_reg_1_4 ;
  wire \gen_write[1].mem_reg_1_5 ;
  wire \gen_write[1].mem_reg_1_6 ;
  wire \gen_write[1].mem_reg_1_7 ;
  wire \gen_write[1].mem_reg_1_8 ;
  wire \gen_write[1].mem_reg_1_9 ;
  wire \gen_write[1].mem_reg_1_i_1_n_4 ;
  wire \gen_write[1].mem_reg_1_i_2_n_4 ;
  wire \gen_write[1].mem_reg_1_n_120 ;
  wire \gen_write[1].mem_reg_1_n_121 ;
  wire \gen_write[1].mem_reg_1_n_122 ;
  wire \gen_write[1].mem_reg_1_n_123 ;
  wire \gen_write[1].mem_reg_1_n_124 ;
  wire \gen_write[1].mem_reg_1_n_125 ;
  wire \gen_write[1].mem_reg_1_n_126 ;
  wire \gen_write[1].mem_reg_1_n_127 ;
  wire \gen_write[1].mem_reg_1_n_128 ;
  wire \gen_write[1].mem_reg_1_n_129 ;
  wire \gen_write[1].mem_reg_1_n_130 ;
  wire \gen_write[1].mem_reg_1_n_131 ;
  wire \gen_write[1].mem_reg_1_n_132 ;
  wire \gen_write[1].mem_reg_1_n_133 ;
  wire [10:8]int_phasesH_address1;
  wire \rdata[0]_i_2 ;
  wire \rdata[0]_i_2_0 ;
  wire \rdata[10]_i_3 ;
  wire \rdata[11]_i_3 ;
  wire \rdata[12]_i_3 ;
  wire \rdata[13]_i_3 ;
  wire \rdata[14]_i_3 ;
  wire \rdata[15]_i_4 ;
  wire \rdata[16]_i_2 ;
  wire \rdata[17]_i_2 ;
  wire \rdata[18]_i_2 ;
  wire \rdata[19]_i_2 ;
  wire \rdata[1]_i_3 ;
  wire \rdata[20]_i_2 ;
  wire \rdata[21]_i_2 ;
  wire \rdata[22]_i_2 ;
  wire \rdata[23]_i_2 ;
  wire \rdata[24]_i_2 ;
  wire \rdata[25]_i_2 ;
  wire \rdata[26]_i_2 ;
  wire \rdata[27]_i_2 ;
  wire \rdata[28]_i_2 ;
  wire \rdata[29]_i_2 ;
  wire \rdata[2]_i_2 ;
  wire \rdata[30]_i_2 ;
  wire \rdata[31]_i_4 ;
  wire \rdata[3]_i_2 ;
  wire \rdata[4]_i_2 ;
  wire \rdata[5]_i_2 ;
  wire \rdata[6]_i_2 ;
  wire \rdata[7]_i_2 ;
  wire \rdata[8]_i_3 ;
  wire \rdata[9]_i_3 ;
  wire [1:0]rstate;
  wire [10:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARVALID;
  wire s_axi_CTRL_ARVALID_0;
  wire [31:0]s_axi_CTRL_WDATA;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [1:0]wstate;
  wire \NLW_gen_write[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_write[1].mem_reg_0_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_write[1].mem_reg_0_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_0_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_0_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_write[1].mem_reg_0_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_write[1].mem_reg_0_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_write[1].mem_reg_0_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_write[1].mem_reg_0_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_write[1].mem_reg_0_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_write[1].mem_reg_0_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_gen_write[1].mem_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_gen_write[1].mem_reg_1_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_gen_write[1].mem_reg_1_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_1_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_1_CASDOUTPB_UNCONNECTED ;
  wire [31:16]\NLW_gen_write[1].mem_reg_1_DINADIN_UNCONNECTED ;
  wire [31:16]\NLW_gen_write[1].mem_reg_1_DINBDIN_UNCONNECTED ;
  wire [3:2]\NLW_gen_write[1].mem_reg_1_DINPADINP_UNCONNECTED ;
  wire [3:2]\NLW_gen_write[1].mem_reg_1_DINPBDINP_UNCONNECTED ;
  wire [31:16]\NLW_gen_write[1].mem_reg_1_DOUTADOUT_UNCONNECTED ;
  wire [31:16]\NLW_gen_write[1].mem_reg_1_DOUTBDOUT_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED ;
  wire [3:0]\NLW_gen_write[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED ;
  wire [7:0]\NLW_gen_write[1].mem_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_gen_write[1].mem_reg_1_RDADDRECC_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[0]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [0]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[10]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [10]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[11]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [11]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[11] ),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[12]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [12]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[12] ),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[13]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [13]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[13] ),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[14]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [14]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[14] ),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[15]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [15]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[15] ),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[16]_i_1 
       (.I0(\gen_write[1].mem_reg_1_1 [0]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[16] ),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[17]_i_1 
       (.I0(\gen_write[1].mem_reg_1_1 [1]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[17]_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[1]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [1]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[2]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [2]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[3]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [3]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[4]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [4]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[5]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [5]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[6]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [6]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[7]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [7]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[8]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [8]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \d_read_reg_22[9]_i_1 
       (.I0(\gen_write[1].mem_reg_0_1 [9]),
        .I1(\d_read_reg_22_reg[17] ),
        .I2(\d_read_reg_22_reg[9] ),
        .O(D[9]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "61440" *) 
  (* RTL_RAM_NAME = "int_phasesH/gen_write[1].mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_write[1].mem_reg_0 
       (.ADDRARDADDR({int_phasesH_address1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({\gen_write[1].mem_reg_0_18 ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_write[1].mem_reg_0_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_write[1].mem_reg_0_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_write[1].mem_reg_0_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_write[1].mem_reg_0_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_write[1].mem_reg_0_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_write[1].mem_reg_0_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_0_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_write[1].mem_reg_0_DINADIN_UNCONNECTED [31:16],s_axi_CTRL_WDATA[15:0]}),
        .DINBDIN({\NLW_gen_write[1].mem_reg_0_DINBDIN_UNCONNECTED [31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP({\NLW_gen_write[1].mem_reg_0_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_write[1].mem_reg_0_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_write[1].mem_reg_0_DOUTADOUT_UNCONNECTED [31:16],\gen_write[1].mem_reg_0_0 }),
        .DOUTBDOUT({\NLW_gen_write[1].mem_reg_0_DOUTBDOUT_UNCONNECTED [31:16],\gen_write[1].mem_reg_0_1 }),
        .DOUTPADOUTP(\NLW_gen_write[1].mem_reg_0_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_write[1].mem_reg_0_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_0_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_write[1].mem_reg_0_i_15_n_4 ,\gen_write[1].mem_reg_0_i_16_n_4 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_0_i_1 
       (.I0(s_axi_CTRL_ARADDR[10]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[10]),
        .O(int_phasesH_address1[10]));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_0_i_15 
       (.I0(s_axi_CTRL_WSTRB[1]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(s_axi_CTRL_ARVALID_0),
        .I5(\gen_write[1].mem_reg_0_19 ),
        .O(\gen_write[1].mem_reg_0_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_0_i_16 
       (.I0(s_axi_CTRL_WSTRB[0]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(s_axi_CTRL_ARVALID_0),
        .I5(\gen_write[1].mem_reg_0_19 ),
        .O(\gen_write[1].mem_reg_0_i_16_n_4 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_0_i_2 
       (.I0(s_axi_CTRL_ARADDR[9]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[9]),
        .O(int_phasesH_address1[9]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_0_i_3 
       (.I0(s_axi_CTRL_ARADDR[8]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[8]),
        .O(int_phasesH_address1[8]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8_p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "61440" *) 
  (* RTL_RAM_NAME = "int_phasesH/gen_write[1].mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1919" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "16" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \gen_write[1].mem_reg_1 
       (.ADDRARDADDR({int_phasesH_address1,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({\gen_write[1].mem_reg_0_18 ,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(\NLW_gen_write[1].mem_reg_1_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_gen_write[1].mem_reg_1_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_gen_write[1].mem_reg_1_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_gen_write[1].mem_reg_1_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(\NLW_gen_write[1].mem_reg_1_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_gen_write[1].mem_reg_1_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_gen_write[1].mem_reg_1_DBITERR_UNCONNECTED ),
        .DINADIN({\NLW_gen_write[1].mem_reg_1_DINADIN_UNCONNECTED [31:16],s_axi_CTRL_WDATA[31:16]}),
        .DINBDIN({\NLW_gen_write[1].mem_reg_1_DINBDIN_UNCONNECTED [31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP({\NLW_gen_write[1].mem_reg_1_DINPADINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DINPBDINP({\NLW_gen_write[1].mem_reg_1_DINPBDINP_UNCONNECTED [3:2],1'b0,1'b0}),
        .DOUTADOUT({\NLW_gen_write[1].mem_reg_1_DOUTADOUT_UNCONNECTED [31:16],\gen_write[1].mem_reg_1_0 }),
        .DOUTBDOUT({\NLW_gen_write[1].mem_reg_1_DOUTBDOUT_UNCONNECTED [31:16],\gen_write[1].mem_reg_1_n_120 ,\gen_write[1].mem_reg_1_n_121 ,\gen_write[1].mem_reg_1_n_122 ,\gen_write[1].mem_reg_1_n_123 ,\gen_write[1].mem_reg_1_n_124 ,\gen_write[1].mem_reg_1_n_125 ,\gen_write[1].mem_reg_1_n_126 ,\gen_write[1].mem_reg_1_n_127 ,\gen_write[1].mem_reg_1_n_128 ,\gen_write[1].mem_reg_1_n_129 ,\gen_write[1].mem_reg_1_n_130 ,\gen_write[1].mem_reg_1_n_131 ,\gen_write[1].mem_reg_1_n_132 ,\gen_write[1].mem_reg_1_n_133 ,\gen_write[1].mem_reg_1_1 }),
        .DOUTPADOUTP(\NLW_gen_write[1].mem_reg_1_DOUTPADOUTP_UNCONNECTED [3:0]),
        .DOUTPBDOUTP(\NLW_gen_write[1].mem_reg_1_DOUTPBDOUTP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_gen_write[1].mem_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_gen_write[1].mem_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_gen_write[1].mem_reg_1_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0,\gen_write[1].mem_reg_1_i_1_n_4 ,\gen_write[1].mem_reg_1_i_2_n_4 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_1_i_1 
       (.I0(s_axi_CTRL_WSTRB[3]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(s_axi_CTRL_ARVALID_0),
        .I5(\gen_write[1].mem_reg_0_19 ),
        .O(\gen_write[1].mem_reg_1_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \gen_write[1].mem_reg_1_i_2 
       (.I0(s_axi_CTRL_WSTRB[2]),
        .I1(s_axi_CTRL_WVALID),
        .I2(wstate[1]),
        .I3(wstate[0]),
        .I4(s_axi_CTRL_ARVALID_0),
        .I5(\gen_write[1].mem_reg_0_19 ),
        .O(\gen_write[1].mem_reg_1_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_1 
       (.I0(s_axi_CTRL_ARADDR[7]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[7]),
        .O(ADDRARDADDR[7]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_2 
       (.I0(s_axi_CTRL_ARADDR[6]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[6]),
        .O(ADDRARDADDR[6]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_3 
       (.I0(s_axi_CTRL_ARADDR[5]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[5]),
        .O(ADDRARDADDR[5]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_4 
       (.I0(s_axi_CTRL_ARADDR[4]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[4]),
        .O(ADDRARDADDR[4]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_5 
       (.I0(s_axi_CTRL_ARADDR[3]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[3]),
        .O(ADDRARDADDR[3]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_6 
       (.I0(s_axi_CTRL_ARADDR[2]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[2]),
        .O(ADDRARDADDR[2]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_7 
       (.I0(s_axi_CTRL_ARADDR[1]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[1]),
        .O(ADDRARDADDR[1]));
  LUT5 #(
    .INIT(32'hFFFB0008)) 
    \gen_write[1].mem_reg_i_8 
       (.I0(s_axi_CTRL_ARADDR[0]),
        .I1(s_axi_CTRL_ARVALID),
        .I2(rstate[0]),
        .I3(rstate[1]),
        .I4(Q[0]),
        .O(ADDRARDADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[0]_i_5 
       (.I0(\gen_write[1].mem_reg_0_0 [0]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[0]_i_2_0 ),
        .O(\gen_write[1].mem_reg_0_2 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[10]_i_6 
       (.I0(\gen_write[1].mem_reg_0_0 [10]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[10]_i_3 ),
        .O(\gen_write[1].mem_reg_0_12 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[11]_i_6 
       (.I0(\gen_write[1].mem_reg_0_0 [11]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[11]_i_3 ),
        .O(\gen_write[1].mem_reg_0_13 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[12]_i_6 
       (.I0(\gen_write[1].mem_reg_0_0 [12]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[12]_i_3 ),
        .O(\gen_write[1].mem_reg_0_14 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[13]_i_6 
       (.I0(\gen_write[1].mem_reg_0_0 [13]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[13]_i_3 ),
        .O(\gen_write[1].mem_reg_0_15 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[14]_i_6 
       (.I0(\gen_write[1].mem_reg_0_0 [14]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[14]_i_3 ),
        .O(\gen_write[1].mem_reg_0_16 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[15]_i_9 
       (.I0(\gen_write[1].mem_reg_0_0 [15]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[15]_i_4 ),
        .O(\gen_write[1].mem_reg_0_17 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[16]_i_5 
       (.I0(\gen_write[1].mem_reg_1_0 [0]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[16]_i_2 ),
        .O(\gen_write[1].mem_reg_1_2 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[17]_i_5 
       (.I0(\gen_write[1].mem_reg_1_0 [1]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[17]_i_2 ),
        .O(\gen_write[1].mem_reg_1_3 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[18]_i_5 
       (.I0(\gen_write[1].mem_reg_1_0 [2]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[18]_i_2 ),
        .O(\gen_write[1].mem_reg_1_4 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[19]_i_5 
       (.I0(\gen_write[1].mem_reg_1_0 [3]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[19]_i_2 ),
        .O(\gen_write[1].mem_reg_1_5 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[1]_i_6 
       (.I0(\gen_write[1].mem_reg_0_0 [1]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[1]_i_3 ),
        .O(\gen_write[1].mem_reg_0_3 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[20]_i_5 
       (.I0(\gen_write[1].mem_reg_1_0 [4]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[20]_i_2 ),
        .O(\gen_write[1].mem_reg_1_6 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[21]_i_5 
       (.I0(\gen_write[1].mem_reg_1_0 [5]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[21]_i_2 ),
        .O(\gen_write[1].mem_reg_1_7 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[22]_i_5 
       (.I0(\gen_write[1].mem_reg_1_0 [6]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[22]_i_2 ),
        .O(\gen_write[1].mem_reg_1_8 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[23]_i_5 
       (.I0(\gen_write[1].mem_reg_1_0 [7]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[23]_i_2 ),
        .O(\gen_write[1].mem_reg_1_9 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[24]_i_5 
       (.I0(\gen_write[1].mem_reg_1_0 [8]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[24]_i_2 ),
        .O(\gen_write[1].mem_reg_1_10 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[25]_i_5 
       (.I0(\gen_write[1].mem_reg_1_0 [9]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[25]_i_2 ),
        .O(\gen_write[1].mem_reg_1_11 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[26]_i_5 
       (.I0(\gen_write[1].mem_reg_1_0 [10]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[26]_i_2 ),
        .O(\gen_write[1].mem_reg_1_12 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[27]_i_5 
       (.I0(\gen_write[1].mem_reg_1_0 [11]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[27]_i_2 ),
        .O(\gen_write[1].mem_reg_1_13 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[28]_i_5 
       (.I0(\gen_write[1].mem_reg_1_0 [12]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[28]_i_2 ),
        .O(\gen_write[1].mem_reg_1_14 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[29]_i_5 
       (.I0(\gen_write[1].mem_reg_1_0 [13]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[29]_i_2 ),
        .O(\gen_write[1].mem_reg_1_15 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_5 
       (.I0(\gen_write[1].mem_reg_0_0 [2]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[2]_i_2 ),
        .O(\gen_write[1].mem_reg_0_4 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[30]_i_5 
       (.I0(\gen_write[1].mem_reg_1_0 [14]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[30]_i_2 ),
        .O(\gen_write[1].mem_reg_1_16 ));
  LUT3 #(
    .INIT(8'h02)) 
    \rdata[31]_i_3 
       (.I0(s_axi_CTRL_ARVALID),
        .I1(rstate[0]),
        .I2(rstate[1]),
        .O(s_axi_CTRL_ARVALID_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[31]_i_8 
       (.I0(\gen_write[1].mem_reg_1_0 [15]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[31]_i_4 ),
        .O(\gen_write[1].mem_reg_1_17 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_5 
       (.I0(\gen_write[1].mem_reg_0_0 [3]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[3]_i_2 ),
        .O(\gen_write[1].mem_reg_0_5 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[4]_i_5 
       (.I0(\gen_write[1].mem_reg_0_0 [4]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[4]_i_2 ),
        .O(\gen_write[1].mem_reg_0_6 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[5]_i_5 
       (.I0(\gen_write[1].mem_reg_0_0 [5]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[5]_i_2 ),
        .O(\gen_write[1].mem_reg_0_7 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[6]_i_5 
       (.I0(\gen_write[1].mem_reg_0_0 [6]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[6]_i_2 ),
        .O(\gen_write[1].mem_reg_0_8 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_5 
       (.I0(\gen_write[1].mem_reg_0_0 [7]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[7]_i_2 ),
        .O(\gen_write[1].mem_reg_0_9 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[8]_i_6 
       (.I0(\gen_write[1].mem_reg_0_0 [8]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[8]_i_3 ),
        .O(\gen_write[1].mem_reg_0_10 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[9]_i_6 
       (.I0(\gen_write[1].mem_reg_0_0 [9]),
        .I1(\rdata[0]_i_2 ),
        .I2(\rdata[9]_i_3 ),
        .O(\gen_write[1].mem_reg_0_11 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_MultiPixStream2AXIvideo
   (\B_V_data_1_state_reg[0] ,
    axi_last_V_reg_765,
    Q,
    MultiPixStream2AXIvideo_U0_ap_done,
    \add_ln1342_reg_693_reg[2]_0 ,
    p_13_in,
    MultiPixStream2AXIvideo_U0_stream_out_420_read,
    \j_reg_265_reg[10]_0 ,
    \j_reg_265_reg[0]_0 ,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    mOutPtr110_out,
    \trunc_ln215_reg_717_reg[2]_0 ,
    \trunc_ln215_1_reg_722_reg[2]_0 ,
    \trunc_ln215_2_reg_727_reg[2]_0 ,
    \trunc_ln215_3_reg_732_reg[2]_0 ,
    \trunc_ln215_4_reg_737_reg[2]_0 ,
    \trunc_ln215_5_reg_742_reg[2]_0 ,
    m_axis_video_TDATA,
    SS,
    ap_clk,
    \axi_last_V_reg_765_reg[0]_0 ,
    ap_rst_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    m_axis_video_TREADY,
    \q0_reg[2] ,
    stream_out_420_empty_n,
    \icmp_ln1351_reg_761_reg[0]_0 ,
    \j_reg_265[10]_i_4_0 ,
    \icmp_ln1351_reg_761_reg[0]_1 ,
    \mOutPtr_reg[4] ,
    D,
    sel);
  output \B_V_data_1_state_reg[0] ;
  output axi_last_V_reg_765;
  output [0:0]Q;
  output MultiPixStream2AXIvideo_U0_ap_done;
  output [1:0]\add_ln1342_reg_693_reg[2]_0 ;
  output p_13_in;
  output MultiPixStream2AXIvideo_U0_stream_out_420_read;
  output [8:0]\j_reg_265_reg[10]_0 ;
  output \j_reg_265_reg[0]_0 ;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output mOutPtr110_out;
  output [2:0]\trunc_ln215_reg_717_reg[2]_0 ;
  output [2:0]\trunc_ln215_1_reg_722_reg[2]_0 ;
  output [2:0]\trunc_ln215_2_reg_727_reg[2]_0 ;
  output [2:0]\trunc_ln215_3_reg_732_reg[2]_0 ;
  output [2:0]\trunc_ln215_4_reg_737_reg[2]_0 ;
  output [2:0]\trunc_ln215_5_reg_742_reg[2]_0 ;
  output [47:0]m_axis_video_TDATA;
  input [0:0]SS;
  input ap_clk;
  input \axi_last_V_reg_765_reg[0]_0 ;
  input ap_rst_n;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input m_axis_video_TREADY;
  input [1:0]\q0_reg[2] ;
  input stream_out_420_empty_n;
  input [10:0]\icmp_ln1351_reg_761_reg[0]_0 ;
  input [11:0]\j_reg_265[10]_i_4_0 ;
  input \icmp_ln1351_reg_761_reg[0]_1 ;
  input \mOutPtr_reg[4] ;
  input [47:0]D;
  input [1:0]sel;

  wire \B_V_data_1_state_reg[0] ;
  wire [47:0]D;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_stream_out_420_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [2:0]add_ln1342_fu_325_p2;
  wire [2:0]add_ln1342_reg_693;
  wire [1:0]\add_ln1342_reg_693_reg[2]_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state9;
  wire [5:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_4;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter2_reg_n_4;
  wire ap_phi_mux_i_phi_fu_232_p41;
  wire ap_rst_n;
  wire axi_last_V_reg_765;
  wire \axi_last_V_reg_765_reg[0]_0 ;
  wire i_1_reg_240;
  wire \i_1_reg_240_reg_n_4_[0] ;
  wire \i_1_reg_240_reg_n_4_[10] ;
  wire \i_1_reg_240_reg_n_4_[11] ;
  wire \i_1_reg_240_reg_n_4_[1] ;
  wire \i_1_reg_240_reg_n_4_[2] ;
  wire \i_1_reg_240_reg_n_4_[3] ;
  wire \i_1_reg_240_reg_n_4_[4] ;
  wire \i_1_reg_240_reg_n_4_[5] ;
  wire \i_1_reg_240_reg_n_4_[6] ;
  wire \i_1_reg_240_reg_n_4_[7] ;
  wire \i_1_reg_240_reg_n_4_[8] ;
  wire \i_1_reg_240_reg_n_4_[9] ;
  wire [11:0]i_2_fu_442_p2;
  wire [11:0]i_2_reg_747;
  wire \i_2_reg_747_reg[11]_i_2_n_10 ;
  wire \i_2_reg_747_reg[11]_i_2_n_11 ;
  wire \i_2_reg_747_reg[8]_i_1_n_10 ;
  wire \i_2_reg_747_reg[8]_i_1_n_11 ;
  wire \i_2_reg_747_reg[8]_i_1_n_4 ;
  wire \i_2_reg_747_reg[8]_i_1_n_5 ;
  wire \i_2_reg_747_reg[8]_i_1_n_6 ;
  wire \i_2_reg_747_reg[8]_i_1_n_7 ;
  wire \i_2_reg_747_reg[8]_i_1_n_8 ;
  wire \i_2_reg_747_reg[8]_i_1_n_9 ;
  wire i_reg_228;
  wire \i_reg_228_reg_n_4_[0] ;
  wire \i_reg_228_reg_n_4_[1] ;
  wire \i_reg_228_reg_n_4_[2] ;
  wire icmp_ln1342_reg_698;
  wire \icmp_ln1342_reg_698[0]_i_1_n_4 ;
  wire icmp_ln1348_fu_448_p225_in;
  wire icmp_ln1351_fu_459_p2;
  wire \icmp_ln1351_reg_761[0]_i_3_n_4 ;
  wire \icmp_ln1351_reg_761[0]_i_4_n_4 ;
  wire \icmp_ln1351_reg_761[0]_i_6_n_4 ;
  wire \icmp_ln1351_reg_761_pp1_iter1_reg_reg_n_4_[0] ;
  wire [10:0]\icmp_ln1351_reg_761_reg[0]_0 ;
  wire \icmp_ln1351_reg_761_reg[0]_1 ;
  wire \icmp_ln1351_reg_761_reg_n_4_[0] ;
  wire [10:0]j_1_fu_453_p2;
  wire \j_reg_265[10]_i_10_n_4 ;
  wire [11:0]\j_reg_265[10]_i_4_0 ;
  wire \j_reg_265[10]_i_6_n_4 ;
  wire \j_reg_265[10]_i_7_n_4 ;
  wire \j_reg_265[10]_i_8_n_4 ;
  wire \j_reg_265[10]_i_9_n_4 ;
  wire [2:1]j_reg_265_reg;
  wire \j_reg_265_reg[0]_0 ;
  wire [8:0]\j_reg_265_reg[10]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire [47:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire mapComp_ce0;
  wire [2:0]map_V_0_0131_fu_138_reg;
  wire map_V_0_0131_fu_138_reg0;
  wire [2:0]map_V_1_0132_fu_142_reg;
  wire map_V_1_0132_fu_142_reg0;
  wire [2:0]map_V_2_0133_fu_146_reg;
  wire map_V_2_0133_fu_146_reg0;
  wire [2:0]map_V_3_0134_fu_150_reg;
  wire map_V_3_0134_fu_150_reg0;
  wire [2:0]map_V_4_0135_fu_154_reg;
  wire map_V_4_0135_fu_154_reg0;
  wire [2:0]map_V_5_0136_fu_158_reg;
  wire map_V_5_0136_fu_158_reg0;
  wire p_13_in;
  wire [2:0]q0;
  wire [1:0]\q0_reg[2] ;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_14;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_19;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_20;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_5;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_6;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_7;
  wire regslice_both_AXI_video_strm_V_data_V_U_n_8;
  wire [1:0]sel;
  wire sel_0;
  wire sof_2_reg_276;
  wire sof_reg_251;
  wire \sof_reg_251[0]_i_1_n_4 ;
  wire stream_out_420_empty_n;
  wire [2:0]\trunc_ln215_1_reg_722_reg[2]_0 ;
  wire [2:0]\trunc_ln215_2_reg_727_reg[2]_0 ;
  wire [2:0]\trunc_ln215_3_reg_732_reg[2]_0 ;
  wire [2:0]\trunc_ln215_4_reg_737_reg[2]_0 ;
  wire [2:0]\trunc_ln215_5_reg_742_reg[2]_0 ;
  wire [2:0]\trunc_ln215_reg_717_reg[2]_0 ;
  wire [0:0]zext_ln1344_1_fu_337_p1;
  wire [7:2]\NLW_i_2_reg_747_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_i_2_reg_747_reg[11]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0B4F)) 
    \add_ln1342_reg_693[0]_i_1 
       (.I0(icmp_ln1342_reg_698),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\i_reg_228_reg_n_4_[0] ),
        .I3(add_ln1342_reg_693[0]),
        .O(add_ln1342_fu_325_p2[0]));
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \add_ln1342_reg_693[1]_i_1 
       (.I0(\i_reg_228_reg_n_4_[0] ),
        .I1(add_ln1342_reg_693[0]),
        .I2(ap_phi_mux_i_phi_fu_232_p41),
        .I3(\i_reg_228_reg_n_4_[1] ),
        .I4(add_ln1342_reg_693[1]),
        .O(add_ln1342_fu_325_p2[1]));
  LUT6 #(
    .INIT(64'h775F77A0885F88A0)) 
    \add_ln1342_reg_693[2]_i_2 
       (.I0(zext_ln1344_1_fu_337_p1),
        .I1(add_ln1342_reg_693[1]),
        .I2(\i_reg_228_reg_n_4_[1] ),
        .I3(ap_phi_mux_i_phi_fu_232_p41),
        .I4(\i_reg_228_reg_n_4_[2] ),
        .I5(add_ln1342_reg_693[2]),
        .O(add_ln1342_fu_325_p2[2]));
  FDRE \add_ln1342_reg_693_reg[0] 
       (.C(ap_clk),
        .CE(mapComp_ce0),
        .D(add_ln1342_fu_325_p2[0]),
        .Q(add_ln1342_reg_693[0]),
        .R(1'b0));
  FDRE \add_ln1342_reg_693_reg[1] 
       (.C(ap_clk),
        .CE(mapComp_ce0),
        .D(add_ln1342_fu_325_p2[1]),
        .Q(add_ln1342_reg_693[1]),
        .R(1'b0));
  FDRE \add_ln1342_reg_693_reg[2] 
       (.C(ap_clk),
        .CE(mapComp_ce0),
        .D(add_ln1342_fu_325_p2[2]),
        .Q(add_ln1342_reg_693[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h8FFF8888)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(Q),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h00000000AC0CA000)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(add_ln1342_reg_693[1]),
        .I1(\i_reg_228_reg_n_4_[1] ),
        .I2(ap_phi_mux_i_phi_fu_232_p41),
        .I3(add_ln1342_reg_693[2]),
        .I4(\i_reg_228_reg_n_4_[2] ),
        .I5(zext_ln1344_1_fu_337_p1),
        .O(ap_condition_pp0_exit_iter0_state2));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(ap_rst_n),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_14),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .Q(ap_enable_reg_pp1_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .Q(ap_enable_reg_pp1_iter2_reg_n_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4002100808400210)) 
    \axi_last_V_reg_765[0]_i_3 
       (.I0(\j_reg_265_reg[10]_0 [0]),
        .I1(\icmp_ln1351_reg_761_reg[0]_0 [2]),
        .I2(\icmp_ln1351_reg_761_reg[0]_0 [0]),
        .I3(\icmp_ln1351_reg_761_reg[0]_0 [1]),
        .I4(j_reg_265_reg[2]),
        .I5(j_reg_265_reg[1]),
        .O(\j_reg_265_reg[0]_0 ));
  FDRE \axi_last_V_reg_765_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_765_reg[0]_0 ),
        .Q(axi_last_V_reg_765),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \i_1_reg_240[11]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(ap_CS_fsm_state9),
        .O(i_1_reg_240));
  FDRE \i_1_reg_240_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_747[0]),
        .Q(\i_1_reg_240_reg_n_4_[0] ),
        .R(i_1_reg_240));
  FDRE \i_1_reg_240_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_747[10]),
        .Q(\i_1_reg_240_reg_n_4_[10] ),
        .R(i_1_reg_240));
  FDRE \i_1_reg_240_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_747[11]),
        .Q(\i_1_reg_240_reg_n_4_[11] ),
        .R(i_1_reg_240));
  FDRE \i_1_reg_240_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_747[1]),
        .Q(\i_1_reg_240_reg_n_4_[1] ),
        .R(i_1_reg_240));
  FDRE \i_1_reg_240_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_747[2]),
        .Q(\i_1_reg_240_reg_n_4_[2] ),
        .R(i_1_reg_240));
  FDRE \i_1_reg_240_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_747[3]),
        .Q(\i_1_reg_240_reg_n_4_[3] ),
        .R(i_1_reg_240));
  FDRE \i_1_reg_240_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_747[4]),
        .Q(\i_1_reg_240_reg_n_4_[4] ),
        .R(i_1_reg_240));
  FDRE \i_1_reg_240_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_747[5]),
        .Q(\i_1_reg_240_reg_n_4_[5] ),
        .R(i_1_reg_240));
  FDRE \i_1_reg_240_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_747[6]),
        .Q(\i_1_reg_240_reg_n_4_[6] ),
        .R(i_1_reg_240));
  FDRE \i_1_reg_240_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_747[7]),
        .Q(\i_1_reg_240_reg_n_4_[7] ),
        .R(i_1_reg_240));
  FDRE \i_1_reg_240_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_747[8]),
        .Q(\i_1_reg_240_reg_n_4_[8] ),
        .R(i_1_reg_240));
  FDRE \i_1_reg_240_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_2_reg_747[9]),
        .Q(\i_1_reg_240_reg_n_4_[9] ),
        .R(i_1_reg_240));
  LUT1 #(
    .INIT(2'h1)) 
    \i_2_reg_747[0]_i_1 
       (.I0(\i_1_reg_240_reg_n_4_[0] ),
        .O(i_2_fu_442_p2[0]));
  FDRE \i_2_reg_747_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .D(i_2_fu_442_p2[0]),
        .Q(i_2_reg_747[0]),
        .R(1'b0));
  FDRE \i_2_reg_747_reg[10] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .D(i_2_fu_442_p2[10]),
        .Q(i_2_reg_747[10]),
        .R(1'b0));
  FDRE \i_2_reg_747_reg[11] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .D(i_2_fu_442_p2[11]),
        .Q(i_2_reg_747[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_2_reg_747_reg[11]_i_2 
       (.CI(\i_2_reg_747_reg[8]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_i_2_reg_747_reg[11]_i_2_CO_UNCONNECTED [7:2],\i_2_reg_747_reg[11]_i_2_n_10 ,\i_2_reg_747_reg[11]_i_2_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_2_reg_747_reg[11]_i_2_O_UNCONNECTED [7:3],i_2_fu_442_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\i_1_reg_240_reg_n_4_[11] ,\i_1_reg_240_reg_n_4_[10] ,\i_1_reg_240_reg_n_4_[9] }));
  FDRE \i_2_reg_747_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .D(i_2_fu_442_p2[1]),
        .Q(i_2_reg_747[1]),
        .R(1'b0));
  FDRE \i_2_reg_747_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .D(i_2_fu_442_p2[2]),
        .Q(i_2_reg_747[2]),
        .R(1'b0));
  FDRE \i_2_reg_747_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .D(i_2_fu_442_p2[3]),
        .Q(i_2_reg_747[3]),
        .R(1'b0));
  FDRE \i_2_reg_747_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .D(i_2_fu_442_p2[4]),
        .Q(i_2_reg_747[4]),
        .R(1'b0));
  FDRE \i_2_reg_747_reg[5] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .D(i_2_fu_442_p2[5]),
        .Q(i_2_reg_747[5]),
        .R(1'b0));
  FDRE \i_2_reg_747_reg[6] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .D(i_2_fu_442_p2[6]),
        .Q(i_2_reg_747[6]),
        .R(1'b0));
  FDRE \i_2_reg_747_reg[7] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .D(i_2_fu_442_p2[7]),
        .Q(i_2_reg_747[7]),
        .R(1'b0));
  FDRE \i_2_reg_747_reg[8] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .D(i_2_fu_442_p2[8]),
        .Q(i_2_reg_747[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \i_2_reg_747_reg[8]_i_1 
       (.CI(\i_1_reg_240_reg_n_4_[0] ),
        .CI_TOP(1'b0),
        .CO({\i_2_reg_747_reg[8]_i_1_n_4 ,\i_2_reg_747_reg[8]_i_1_n_5 ,\i_2_reg_747_reg[8]_i_1_n_6 ,\i_2_reg_747_reg[8]_i_1_n_7 ,\i_2_reg_747_reg[8]_i_1_n_8 ,\i_2_reg_747_reg[8]_i_1_n_9 ,\i_2_reg_747_reg[8]_i_1_n_10 ,\i_2_reg_747_reg[8]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(i_2_fu_442_p2[8:1]),
        .S({\i_1_reg_240_reg_n_4_[8] ,\i_1_reg_240_reg_n_4_[7] ,\i_1_reg_240_reg_n_4_[6] ,\i_1_reg_240_reg_n_4_[5] ,\i_1_reg_240_reg_n_4_[4] ,\i_1_reg_240_reg_n_4_[3] ,\i_1_reg_240_reg_n_4_[2] ,\i_1_reg_240_reg_n_4_[1] }));
  FDRE \i_2_reg_747_reg[9] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .D(i_2_fu_442_p2[9]),
        .Q(i_2_reg_747[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80888888)) 
    \i_reg_228[2]_i_1 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(Q),
        .I2(icmp_ln1342_reg_698),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(i_reg_228));
  FDRE \i_reg_228_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_phi_fu_232_p41),
        .D(add_ln1342_reg_693[0]),
        .Q(\i_reg_228_reg_n_4_[0] ),
        .R(i_reg_228));
  FDRE \i_reg_228_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_phi_fu_232_p41),
        .D(add_ln1342_reg_693[1]),
        .Q(\i_reg_228_reg_n_4_[1] ),
        .R(i_reg_228));
  FDRE \i_reg_228_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_mux_i_phi_fu_232_p41),
        .D(add_ln1342_reg_693[2]),
        .Q(\i_reg_228_reg_n_4_[2] ),
        .R(i_reg_228));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln1342_reg_698[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln1342_reg_698),
        .O(\icmp_ln1342_reg_698[0]_i_1_n_4 ));
  FDRE \icmp_ln1342_reg_698_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1342_reg_698[0]_i_1_n_4 ),
        .Q(icmp_ln1342_reg_698),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2002000000002002)) 
    \icmp_ln1351_reg_761[0]_i_2 
       (.I0(\icmp_ln1351_reg_761[0]_i_3_n_4 ),
        .I1(\icmp_ln1351_reg_761[0]_i_4_n_4 ),
        .I2(\j_reg_265_reg[10]_0 [7]),
        .I3(\icmp_ln1351_reg_761_reg[0]_0 [9]),
        .I4(\j_reg_265_reg[10]_0 [8]),
        .I5(\icmp_ln1351_reg_761_reg[0]_0 [10]),
        .O(icmp_ln1351_fu_459_p2));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1351_reg_761[0]_i_3 
       (.I0(\j_reg_265_reg[10]_0 [4]),
        .I1(\icmp_ln1351_reg_761_reg[0]_0 [6]),
        .I2(\icmp_ln1351_reg_761_reg[0]_0 [8]),
        .I3(\j_reg_265_reg[10]_0 [6]),
        .I4(\icmp_ln1351_reg_761_reg[0]_0 [7]),
        .I5(\j_reg_265_reg[10]_0 [5]),
        .O(\icmp_ln1351_reg_761[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFFFFFF)) 
    \icmp_ln1351_reg_761[0]_i_4 
       (.I0(j_reg_265_reg[1]),
        .I1(\icmp_ln1351_reg_761_reg[0]_0 [1]),
        .I2(j_reg_265_reg[2]),
        .I3(\icmp_ln1351_reg_761_reg[0]_0 [2]),
        .I4(\icmp_ln1351_reg_761_reg[0]_1 ),
        .I5(\icmp_ln1351_reg_761[0]_i_6_n_4 ),
        .O(\icmp_ln1351_reg_761[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \icmp_ln1351_reg_761[0]_i_6 
       (.I0(\j_reg_265_reg[10]_0 [1]),
        .I1(\icmp_ln1351_reg_761_reg[0]_0 [3]),
        .I2(\icmp_ln1351_reg_761_reg[0]_0 [5]),
        .I3(\j_reg_265_reg[10]_0 [3]),
        .I4(\icmp_ln1351_reg_761_reg[0]_0 [4]),
        .I5(\j_reg_265_reg[10]_0 [2]),
        .O(\icmp_ln1351_reg_761[0]_i_6_n_4 ));
  FDRE \icmp_ln1351_reg_761_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .D(\icmp_ln1351_reg_761_reg_n_4_[0] ),
        .Q(\icmp_ln1351_reg_761_pp1_iter1_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1351_reg_761_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .D(icmp_ln1351_fu_459_p2),
        .Q(\icmp_ln1351_reg_761_reg_n_4_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_265[0]_i_1 
       (.I0(\j_reg_265_reg[10]_0 [0]),
        .O(j_1_fu_453_p2[0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_265[10]_i_10 
       (.I0(\i_1_reg_240_reg_n_4_[6] ),
        .I1(\j_reg_265[10]_i_4_0 [6]),
        .I2(\j_reg_265[10]_i_4_0 [8]),
        .I3(\i_1_reg_240_reg_n_4_[8] ),
        .I4(\j_reg_265[10]_i_4_0 [7]),
        .I5(\i_1_reg_240_reg_n_4_[7] ),
        .O(\j_reg_265[10]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_265[10]_i_3 
       (.I0(\j_reg_265_reg[10]_0 [6]),
        .I1(\j_reg_265_reg[10]_0 [4]),
        .I2(\j_reg_265[10]_i_6_n_4 ),
        .I3(\j_reg_265_reg[10]_0 [5]),
        .I4(\j_reg_265_reg[10]_0 [7]),
        .I5(\j_reg_265_reg[10]_0 [8]),
        .O(j_1_fu_453_p2[10]));
  LUT4 #(
    .INIT(16'h8000)) 
    \j_reg_265[10]_i_4 
       (.I0(\j_reg_265[10]_i_7_n_4 ),
        .I1(\j_reg_265[10]_i_8_n_4 ),
        .I2(\j_reg_265[10]_i_9_n_4 ),
        .I3(\j_reg_265[10]_i_10_n_4 ),
        .O(icmp_ln1348_fu_448_p225_in));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \j_reg_265[10]_i_6 
       (.I0(\j_reg_265_reg[10]_0 [3]),
        .I1(\j_reg_265_reg[10]_0 [1]),
        .I2(j_reg_265_reg[1]),
        .I3(\j_reg_265_reg[10]_0 [0]),
        .I4(j_reg_265_reg[2]),
        .I5(\j_reg_265_reg[10]_0 [2]),
        .O(\j_reg_265[10]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_265[10]_i_7 
       (.I0(\i_1_reg_240_reg_n_4_[3] ),
        .I1(\j_reg_265[10]_i_4_0 [3]),
        .I2(\j_reg_265[10]_i_4_0 [5]),
        .I3(\i_1_reg_240_reg_n_4_[5] ),
        .I4(\j_reg_265[10]_i_4_0 [4]),
        .I5(\i_1_reg_240_reg_n_4_[4] ),
        .O(\j_reg_265[10]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_265[10]_i_8 
       (.I0(\i_1_reg_240_reg_n_4_[0] ),
        .I1(\j_reg_265[10]_i_4_0 [0]),
        .I2(\j_reg_265[10]_i_4_0 [2]),
        .I3(\i_1_reg_240_reg_n_4_[2] ),
        .I4(\j_reg_265[10]_i_4_0 [1]),
        .I5(\i_1_reg_240_reg_n_4_[1] ),
        .O(\j_reg_265[10]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \j_reg_265[10]_i_9 
       (.I0(\i_1_reg_240_reg_n_4_[9] ),
        .I1(\j_reg_265[10]_i_4_0 [9]),
        .I2(\j_reg_265[10]_i_4_0 [11]),
        .I3(\i_1_reg_240_reg_n_4_[11] ),
        .I4(\j_reg_265[10]_i_4_0 [10]),
        .I5(\i_1_reg_240_reg_n_4_[10] ),
        .O(\j_reg_265[10]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_265[1]_i_1 
       (.I0(\j_reg_265_reg[10]_0 [0]),
        .I1(j_reg_265_reg[1]),
        .O(j_1_fu_453_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_265[2]_i_1 
       (.I0(\j_reg_265_reg[10]_0 [0]),
        .I1(j_reg_265_reg[1]),
        .I2(j_reg_265_reg[2]),
        .O(j_1_fu_453_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_265[3]_i_1 
       (.I0(j_reg_265_reg[1]),
        .I1(\j_reg_265_reg[10]_0 [0]),
        .I2(j_reg_265_reg[2]),
        .I3(\j_reg_265_reg[10]_0 [1]),
        .O(j_1_fu_453_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_265[4]_i_1 
       (.I0(j_reg_265_reg[2]),
        .I1(\j_reg_265_reg[10]_0 [0]),
        .I2(j_reg_265_reg[1]),
        .I3(\j_reg_265_reg[10]_0 [1]),
        .I4(\j_reg_265_reg[10]_0 [2]),
        .O(j_1_fu_453_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \j_reg_265[5]_i_1 
       (.I0(\j_reg_265_reg[10]_0 [1]),
        .I1(j_reg_265_reg[1]),
        .I2(\j_reg_265_reg[10]_0 [0]),
        .I3(j_reg_265_reg[2]),
        .I4(\j_reg_265_reg[10]_0 [2]),
        .I5(\j_reg_265_reg[10]_0 [3]),
        .O(j_1_fu_453_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_265[6]_i_1 
       (.I0(\j_reg_265[10]_i_6_n_4 ),
        .I1(\j_reg_265_reg[10]_0 [4]),
        .O(j_1_fu_453_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \j_reg_265[7]_i_1 
       (.I0(\j_reg_265[10]_i_6_n_4 ),
        .I1(\j_reg_265_reg[10]_0 [4]),
        .I2(\j_reg_265_reg[10]_0 [5]),
        .O(j_1_fu_453_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_265[8]_i_1 
       (.I0(\j_reg_265_reg[10]_0 [4]),
        .I1(\j_reg_265[10]_i_6_n_4 ),
        .I2(\j_reg_265_reg[10]_0 [5]),
        .I3(\j_reg_265_reg[10]_0 [6]),
        .O(j_1_fu_453_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \j_reg_265[9]_i_1 
       (.I0(\j_reg_265_reg[10]_0 [5]),
        .I1(\j_reg_265[10]_i_6_n_4 ),
        .I2(\j_reg_265_reg[10]_0 [4]),
        .I3(\j_reg_265_reg[10]_0 [6]),
        .I4(\j_reg_265_reg[10]_0 [7]),
        .O(j_1_fu_453_p2[9]));
  FDRE \j_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(sel_0),
        .D(j_1_fu_453_p2[0]),
        .Q(\j_reg_265_reg[10]_0 [0]),
        .R(regslice_both_AXI_video_strm_V_data_V_U_n_6));
  FDRE \j_reg_265_reg[10] 
       (.C(ap_clk),
        .CE(sel_0),
        .D(j_1_fu_453_p2[10]),
        .Q(\j_reg_265_reg[10]_0 [8]),
        .R(regslice_both_AXI_video_strm_V_data_V_U_n_6));
  FDRE \j_reg_265_reg[1] 
       (.C(ap_clk),
        .CE(sel_0),
        .D(j_1_fu_453_p2[1]),
        .Q(j_reg_265_reg[1]),
        .R(regslice_both_AXI_video_strm_V_data_V_U_n_6));
  FDRE \j_reg_265_reg[2] 
       (.C(ap_clk),
        .CE(sel_0),
        .D(j_1_fu_453_p2[2]),
        .Q(j_reg_265_reg[2]),
        .R(regslice_both_AXI_video_strm_V_data_V_U_n_6));
  FDRE \j_reg_265_reg[3] 
       (.C(ap_clk),
        .CE(sel_0),
        .D(j_1_fu_453_p2[3]),
        .Q(\j_reg_265_reg[10]_0 [1]),
        .R(regslice_both_AXI_video_strm_V_data_V_U_n_6));
  FDRE \j_reg_265_reg[4] 
       (.C(ap_clk),
        .CE(sel_0),
        .D(j_1_fu_453_p2[4]),
        .Q(\j_reg_265_reg[10]_0 [2]),
        .R(regslice_both_AXI_video_strm_V_data_V_U_n_6));
  FDRE \j_reg_265_reg[5] 
       (.C(ap_clk),
        .CE(sel_0),
        .D(j_1_fu_453_p2[5]),
        .Q(\j_reg_265_reg[10]_0 [3]),
        .R(regslice_both_AXI_video_strm_V_data_V_U_n_6));
  FDRE \j_reg_265_reg[6] 
       (.C(ap_clk),
        .CE(sel_0),
        .D(j_1_fu_453_p2[6]),
        .Q(\j_reg_265_reg[10]_0 [4]),
        .R(regslice_both_AXI_video_strm_V_data_V_U_n_6));
  FDRE \j_reg_265_reg[7] 
       (.C(ap_clk),
        .CE(sel_0),
        .D(j_1_fu_453_p2[7]),
        .Q(\j_reg_265_reg[10]_0 [5]),
        .R(regslice_both_AXI_video_strm_V_data_V_U_n_6));
  FDRE \j_reg_265_reg[8] 
       (.C(ap_clk),
        .CE(sel_0),
        .D(j_1_fu_453_p2[8]),
        .Q(\j_reg_265_reg[10]_0 [6]),
        .R(regslice_both_AXI_video_strm_V_data_V_U_n_6));
  FDRE \j_reg_265_reg[9] 
       (.C(ap_clk),
        .CE(sel_0),
        .D(j_1_fu_453_p2[9]),
        .Q(\j_reg_265_reg[10]_0 [7]),
        .R(regslice_both_AXI_video_strm_V_data_V_U_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_MultiPixStream2AXIvideo_mapComp mapComp_U
       (.E(mapComp_ce0),
        .Q(add_ln1342_reg_693),
        .\add_ln1342_reg_693_reg[2] (\add_ln1342_reg_693_reg[2]_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_phi_mux_i_phi_fu_232_p41(ap_phi_mux_i_phi_fu_232_p41),
        .icmp_ln1342_reg_698(icmp_ln1342_reg_698),
        .\q0_reg[0] (ap_CS_fsm_pp0_stage0),
        .\q0_reg[2] (q0),
        .\q0_reg[2]_0 ({\i_reg_228_reg_n_4_[2] ,\i_reg_228_reg_n_4_[1] ,\i_reg_228_reg_n_4_[0] }),
        .\q0_reg[2]_1 (\q0_reg[2] ),
        .sel(sel),
        .zext_ln1344_1_fu_337_p1(zext_ln1344_1_fu_337_p1));
  LUT5 #(
    .INIT(32'h00000008)) 
    \map_V_0_0131_fu_138[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\i_reg_228_reg_n_4_[1] ),
        .I3(\i_reg_228_reg_n_4_[0] ),
        .I4(\i_reg_228_reg_n_4_[2] ),
        .O(map_V_0_0131_fu_138_reg0));
  FDRE \map_V_0_0131_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(map_V_0_0131_fu_138_reg0),
        .D(q0[0]),
        .Q(map_V_0_0131_fu_138_reg[0]),
        .R(1'b0));
  FDRE \map_V_0_0131_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(map_V_0_0131_fu_138_reg0),
        .D(q0[1]),
        .Q(map_V_0_0131_fu_138_reg[1]),
        .R(1'b0));
  FDRE \map_V_0_0131_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(map_V_0_0131_fu_138_reg0),
        .D(q0[2]),
        .Q(map_V_0_0131_fu_138_reg[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \map_V_1_0132_fu_142[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\i_reg_228_reg_n_4_[1] ),
        .I3(\i_reg_228_reg_n_4_[0] ),
        .I4(\i_reg_228_reg_n_4_[2] ),
        .O(map_V_1_0132_fu_142_reg0));
  FDRE \map_V_1_0132_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(map_V_1_0132_fu_142_reg0),
        .D(q0[0]),
        .Q(map_V_1_0132_fu_142_reg[0]),
        .R(1'b0));
  FDRE \map_V_1_0132_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(map_V_1_0132_fu_142_reg0),
        .D(q0[1]),
        .Q(map_V_1_0132_fu_142_reg[1]),
        .R(1'b0));
  FDRE \map_V_1_0132_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(map_V_1_0132_fu_142_reg0),
        .D(q0[2]),
        .Q(map_V_1_0132_fu_142_reg[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000800)) 
    \map_V_2_0133_fu_146[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\i_reg_228_reg_n_4_[0] ),
        .I3(\i_reg_228_reg_n_4_[1] ),
        .I4(\i_reg_228_reg_n_4_[2] ),
        .O(map_V_2_0133_fu_146_reg0));
  FDRE \map_V_2_0133_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(map_V_2_0133_fu_146_reg0),
        .D(q0[0]),
        .Q(map_V_2_0133_fu_146_reg[0]),
        .R(1'b0));
  FDRE \map_V_2_0133_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(map_V_2_0133_fu_146_reg0),
        .D(q0[1]),
        .Q(map_V_2_0133_fu_146_reg[1]),
        .R(1'b0));
  FDRE \map_V_2_0133_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(map_V_2_0133_fu_146_reg0),
        .D(q0[2]),
        .Q(map_V_2_0133_fu_146_reg[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \map_V_3_0134_fu_150[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\i_reg_228_reg_n_4_[1] ),
        .I3(\i_reg_228_reg_n_4_[0] ),
        .I4(\i_reg_228_reg_n_4_[2] ),
        .O(map_V_3_0134_fu_150_reg0));
  FDRE \map_V_3_0134_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(map_V_3_0134_fu_150_reg0),
        .D(q0[0]),
        .Q(map_V_3_0134_fu_150_reg[0]),
        .R(1'b0));
  FDRE \map_V_3_0134_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(map_V_3_0134_fu_150_reg0),
        .D(q0[1]),
        .Q(map_V_3_0134_fu_150_reg[1]),
        .R(1'b0));
  FDRE \map_V_3_0134_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(map_V_3_0134_fu_150_reg0),
        .D(q0[2]),
        .Q(map_V_3_0134_fu_150_reg[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00080000)) 
    \map_V_4_0135_fu_154[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\i_reg_228_reg_n_4_[1] ),
        .I3(\i_reg_228_reg_n_4_[0] ),
        .I4(\i_reg_228_reg_n_4_[2] ),
        .O(map_V_4_0135_fu_154_reg0));
  FDRE \map_V_4_0135_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(map_V_4_0135_fu_154_reg0),
        .D(q0[0]),
        .Q(map_V_4_0135_fu_154_reg[0]),
        .R(1'b0));
  FDRE \map_V_4_0135_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(map_V_4_0135_fu_154_reg0),
        .D(q0[1]),
        .Q(map_V_4_0135_fu_154_reg[1]),
        .R(1'b0));
  FDRE \map_V_4_0135_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(map_V_4_0135_fu_154_reg0),
        .D(q0[2]),
        .Q(map_V_4_0135_fu_154_reg[2]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hE0000000)) 
    \map_V_5_0136_fu_158[2]_i_1 
       (.I0(\i_reg_228_reg_n_4_[1] ),
        .I1(\i_reg_228_reg_n_4_[0] ),
        .I2(\i_reg_228_reg_n_4_[2] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1),
        .O(map_V_5_0136_fu_158_reg0));
  FDRE \map_V_5_0136_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(map_V_5_0136_fu_158_reg0),
        .D(q0[0]),
        .Q(map_V_5_0136_fu_158_reg[0]),
        .R(1'b0));
  FDRE \map_V_5_0136_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(map_V_5_0136_fu_158_reg0),
        .D(q0[1]),
        .Q(map_V_5_0136_fu_158_reg[1]),
        .R(1'b0));
  FDRE \map_V_5_0136_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(map_V_5_0136_fu_158_reg0),
        .D(q0[2]),
        .Q(map_V_5_0136_fu_158_reg[2]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_regslice_both regslice_both_AXI_video_strm_V_data_V_U
       (.\B_V_data_1_payload_B_reg[47]_0 (D),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[1]_0 (\icmp_ln1351_reg_761_reg_n_4_[0] ),
        .D({ap_NS_fsm[5:3],ap_NS_fsm[0]}),
        .E(sel_0),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q({ap_CS_fsm_state9,ap_CS_fsm_pp1_stage0,ap_CS_fsm_state5,ap_CS_fsm_state4,Q}),
        .SS(SS),
        .\ap_CS_fsm_reg[3] (regslice_both_AXI_video_strm_V_data_V_U_n_6),
        .\ap_CS_fsm_reg[3]_0 (regslice_both_AXI_video_strm_V_data_V_U_n_19),
        .\ap_CS_fsm_reg[4] (regslice_both_AXI_video_strm_V_data_V_U_n_20),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter0_reg(regslice_both_AXI_video_strm_V_data_V_U_n_5),
        .ap_enable_reg_pp1_iter0_reg_0(regslice_both_AXI_video_strm_V_data_V_U_n_14),
        .ap_enable_reg_pp1_iter1(ap_enable_reg_pp1_iter1),
        .ap_enable_reg_pp1_iter1_reg(MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .ap_enable_reg_pp1_iter2_reg(regslice_both_AXI_video_strm_V_data_V_U_n_7),
        .ap_enable_reg_pp1_iter2_reg_0(ap_enable_reg_pp1_iter2_reg_n_4),
        .ap_rst_n(ap_rst_n),
        .icmp_ln1348_fu_448_p225_in(icmp_ln1348_fu_448_p225_in),
        .icmp_ln1351_fu_459_p2(icmp_ln1351_fu_459_p2),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[4] (\mOutPtr_reg[4] ),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TREADY_0(MultiPixStream2AXIvideo_U0_ap_done),
        .p_13_in(p_13_in),
        .sof_2_reg_276(sof_2_reg_276),
        .\sof_2_reg_276_reg[0] (regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .\sof_2_reg_276_reg[0]_0 (\icmp_ln1351_reg_761_pp1_iter1_reg_reg_n_4_[0] ),
        .sof_reg_251(sof_reg_251),
        .stream_out_420_empty_n(stream_out_420_empty_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_regslice_both__parameterized1 regslice_both_AXI_video_strm_V_last_V_U
       (.\B_V_data_1_state_reg[1]_0 (MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_reg_765(axi_last_V_reg_765),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_regslice_both__parameterized1_111 regslice_both_AXI_video_strm_V_user_V_U
       (.\B_V_data_1_payload_A_reg[0]_0 (\icmp_ln1351_reg_761_pp1_iter1_reg_reg_n_4_[0] ),
        .\B_V_data_1_payload_A_reg[0]_1 (ap_enable_reg_pp1_iter2_reg_n_4),
        .\B_V_data_1_state_reg[1]_0 (MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .SS(SS),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .sof_2_reg_276(sof_2_reg_276));
  FDRE \sof_2_reg_276_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_AXI_video_strm_V_data_V_U_n_8),
        .Q(sof_2_reg_276),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h0E)) 
    \sof_reg_251[0]_i_1 
       (.I0(sof_reg_251),
        .I1(ap_CS_fsm_state4),
        .I2(ap_CS_fsm_state9),
        .O(\sof_reg_251[0]_i_1_n_4 ));
  FDRE \sof_reg_251_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_reg_251[0]_i_1_n_4 ),
        .Q(sof_reg_251),
        .R(1'b0));
  FDRE \trunc_ln215_1_reg_722_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_1_0132_fu_142_reg[0]),
        .Q(\trunc_ln215_1_reg_722_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln215_1_reg_722_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_1_0132_fu_142_reg[1]),
        .Q(\trunc_ln215_1_reg_722_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln215_1_reg_722_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_1_0132_fu_142_reg[2]),
        .Q(\trunc_ln215_1_reg_722_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln215_2_reg_727_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_2_0133_fu_146_reg[0]),
        .Q(\trunc_ln215_2_reg_727_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln215_2_reg_727_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_2_0133_fu_146_reg[1]),
        .Q(\trunc_ln215_2_reg_727_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln215_2_reg_727_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_2_0133_fu_146_reg[2]),
        .Q(\trunc_ln215_2_reg_727_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln215_3_reg_732_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_3_0134_fu_150_reg[0]),
        .Q(\trunc_ln215_3_reg_732_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln215_3_reg_732_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_3_0134_fu_150_reg[1]),
        .Q(\trunc_ln215_3_reg_732_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln215_3_reg_732_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_3_0134_fu_150_reg[2]),
        .Q(\trunc_ln215_3_reg_732_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln215_4_reg_737_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_4_0135_fu_154_reg[0]),
        .Q(\trunc_ln215_4_reg_737_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln215_4_reg_737_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_4_0135_fu_154_reg[1]),
        .Q(\trunc_ln215_4_reg_737_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln215_4_reg_737_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_4_0135_fu_154_reg[2]),
        .Q(\trunc_ln215_4_reg_737_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln215_5_reg_742_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_5_0136_fu_158_reg[0]),
        .Q(\trunc_ln215_5_reg_742_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln215_5_reg_742_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_5_0136_fu_158_reg[1]),
        .Q(\trunc_ln215_5_reg_742_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln215_5_reg_742_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_5_0136_fu_158_reg[2]),
        .Q(\trunc_ln215_5_reg_742_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln215_reg_717_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_0_0131_fu_138_reg[0]),
        .Q(\trunc_ln215_reg_717_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln215_reg_717_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_0_0131_fu_138_reg[1]),
        .Q(\trunc_ln215_reg_717_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln215_reg_717_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(map_V_0_0131_fu_138_reg[2]),
        .Q(\trunc_ln215_reg_717_reg[2]_0 [2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_MultiPixStream2AXIvideo_mapComp
   (zext_ln1344_1_fu_337_p1,
    \add_ln1342_reg_693_reg[2] ,
    ap_phi_mux_i_phi_fu_232_p41,
    E,
    \q0_reg[2] ,
    Q,
    \q0_reg[2]_0 ,
    \q0_reg[0] ,
    ap_enable_reg_pp0_iter1,
    icmp_ln1342_reg_698,
    \q0_reg[2]_1 ,
    ap_enable_reg_pp0_iter0,
    ap_clk,
    sel);
  output [0:0]zext_ln1344_1_fu_337_p1;
  output [1:0]\add_ln1342_reg_693_reg[2] ;
  output ap_phi_mux_i_phi_fu_232_p41;
  output [0:0]E;
  output [2:0]\q0_reg[2] ;
  input [2:0]Q;
  input [2:0]\q0_reg[2]_0 ;
  input [0:0]\q0_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln1342_reg_698;
  input [1:0]\q0_reg[2]_1 ;
  input ap_enable_reg_pp0_iter0;
  input ap_clk;
  input [1:0]sel;

  wire [0:0]E;
  wire [2:0]Q;
  wire [1:0]\add_ln1342_reg_693_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_phi_mux_i_phi_fu_232_p41;
  wire icmp_ln1342_reg_698;
  wire [0:0]\q0_reg[0] ;
  wire [2:0]\q0_reg[2] ;
  wire [2:0]\q0_reg[2]_0 ;
  wire [1:0]\q0_reg[2]_1 ;
  wire [1:0]sel;
  wire [0:0]zext_ln1344_1_fu_337_p1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_MultiPixStream2AXIvideo_mapComp_rom bd_c2dc_hsc_0_MultiPixStream2AXIvideo_mapComp_rom_U
       (.E(E),
        .Q(Q),
        .\add_ln1342_reg_693_reg[2] (\add_ln1342_reg_693_reg[2] ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_phi_mux_i_phi_fu_232_p41(ap_phi_mux_i_phi_fu_232_p41),
        .icmp_ln1342_reg_698(icmp_ln1342_reg_698),
        .\q0_reg[0]_0 (\q0_reg[0] ),
        .\q0_reg[0]_1 (sel),
        .\q0_reg[2]_0 (\q0_reg[2] ),
        .\q0_reg[2]_1 (\q0_reg[2]_0 ),
        .\q0_reg[2]_2 (\q0_reg[2]_1 ),
        .sel(zext_ln1344_1_fu_337_p1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_MultiPixStream2AXIvideo_mapComp_rom
   (sel,
    \add_ln1342_reg_693_reg[2] ,
    ap_phi_mux_i_phi_fu_232_p41,
    E,
    \q0_reg[2]_0 ,
    Q,
    \q0_reg[2]_1 ,
    \q0_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    icmp_ln1342_reg_698,
    \q0_reg[2]_2 ,
    ap_enable_reg_pp0_iter0,
    ap_clk,
    \q0_reg[0]_1 );
  output [0:0]sel;
  output [1:0]\add_ln1342_reg_693_reg[2] ;
  output ap_phi_mux_i_phi_fu_232_p41;
  output [0:0]E;
  output [2:0]\q0_reg[2]_0 ;
  input [2:0]Q;
  input [2:0]\q0_reg[2]_1 ;
  input [0:0]\q0_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln1342_reg_698;
  input [1:0]\q0_reg[2]_2 ;
  input ap_enable_reg_pp0_iter0;
  input ap_clk;
  input [1:0]\q0_reg[0]_1 ;

  wire [0:0]E;
  wire [2:0]Q;
  wire [1:0]\add_ln1342_reg_693_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_phi_mux_i_phi_fu_232_p41;
  wire g0_b0__2_i_2_n_4;
  wire g0_b0__2_i_3_n_4;
  wire g0_b0__2_n_4;
  wire g0_b1_n_4;
  wire g0_b2_n_4;
  wire icmp_ln1342_reg_698;
  wire [0:0]\q0_reg[0]_0 ;
  wire [1:0]\q0_reg[0]_1 ;
  wire [2:0]\q0_reg[2]_0 ;
  wire [2:0]\q0_reg[2]_1 ;
  wire [1:0]\q0_reg[2]_2 ;
  wire [0:0]sel;

  LUT2 #(
    .INIT(4'h8)) 
    \add_ln1342_reg_693[2]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\q0_reg[0]_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00596AB1)) 
    g0_b0__2
       (.I0(sel),
        .I1(g0_b0__2_i_2_n_4),
        .I2(g0_b0__2_i_3_n_4),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_1 [1]),
        .O(g0_b0__2_n_4));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    g0_b0__2_i_1
       (.I0(Q[0]),
        .I1(\q0_reg[2]_1 [0]),
        .I2(\q0_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln1342_reg_698),
        .O(sel));
  LUT6 #(
    .INIT(64'h00BF40FFFF40BF00)) 
    g0_b0__2_i_2
       (.I0(icmp_ln1342_reg_698),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\q0_reg[0]_0 ),
        .I3(\q0_reg[2]_1 [1]),
        .I4(Q[1]),
        .I5(\q0_reg[2]_2 [0]),
        .O(g0_b0__2_i_2_n_4));
  LUT6 #(
    .INIT(64'h2DD22DD22D2DD2D2)) 
    g0_b0__2_i_3
       (.I0(\q0_reg[2]_2 [0]),
        .I1(\add_ln1342_reg_693_reg[2] [0]),
        .I2(\q0_reg[2]_2 [1]),
        .I3(Q[2]),
        .I4(\q0_reg[2]_1 [2]),
        .I5(ap_phi_mux_i_phi_fu_232_p41),
        .O(g0_b0__2_i_3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    g0_b0__2_i_6
       (.I0(Q[1]),
        .I1(\q0_reg[2]_1 [1]),
        .I2(\q0_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln1342_reg_698),
        .O(\add_ln1342_reg_693_reg[2] [0]));
  LUT5 #(
    .INIT(32'hCCCCACCC)) 
    g0_b0__2_i_7
       (.I0(Q[2]),
        .I1(\q0_reg[2]_1 [2]),
        .I2(\q0_reg[0]_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln1342_reg_698),
        .O(\add_ln1342_reg_693_reg[2] [1]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'h00924322)) 
    g0_b1
       (.I0(sel),
        .I1(g0_b0__2_i_2_n_4),
        .I2(g0_b0__2_i_3_n_4),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_1 [1]),
        .O(g0_b1_n_4));
  LUT5 #(
    .INIT(32'h00618C18)) 
    g0_b2
       (.I0(sel),
        .I1(g0_b0__2_i_2_n_4),
        .I2(g0_b0__2_i_3_n_4),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_1 [1]),
        .O(g0_b2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \i_reg_228[2]_i_2 
       (.I0(\q0_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1342_reg_698),
        .O(ap_phi_mux_i_phi_fu_232_p41));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(g0_b0__2_n_4),
        .Q(\q0_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(g0_b1_n_4),
        .Q(\q0_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(g0_b2_n_4),
        .Q(\q0_reg[2]_0 [2]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d2_S
   (bPassThruHcr1_full_n,
    v_hcresampler_core15_U0_ap_start,
    E,
    ap_enable_reg_pp0_iter3_reg,
    ap_block_pp0_stage0_110014,
    DI,
    S,
    ap_rst_n_0,
    ap_sync_channel_write_bPassThruHcr1,
    v_hcresampler_core15_U0_p_read,
    shiftReg_ce,
    Block_split12_proc_U0_ap_return_0,
    ap_clk,
    \pixbuf_y_val_V_2_0_02_load_reg_877_reg[7] ,
    tmp_1_reg_853_pp0_iter1_reg,
    \SRL_SIG_reg[15][47]_srl16_i_1 ,
    tmp_1_reg_853_pp0_iter2_reg,
    Q,
    CO,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n,
    internal_empty_n_reg_0,
    ap_sync_reg_channel_write_bPassThruHcr1,
    ap_done_reg_reg,
    icmp_ln165_loc_channel_full_n,
    ap_done_reg_reg_0,
    ap_done_reg,
    Block_split12_proc_U0_ap_start,
    ColorMode_c_empty_n,
    ColorMode_c21_full_n,
    SS);
  output bPassThruHcr1_full_n;
  output v_hcresampler_core15_U0_ap_start;
  output [0:0]E;
  output ap_enable_reg_pp0_iter3_reg;
  output ap_block_pp0_stage0_110014;
  output [1:0]DI;
  output [2:0]S;
  output ap_rst_n_0;
  output ap_sync_channel_write_bPassThruHcr1;
  output v_hcresampler_core15_U0_p_read;
  input shiftReg_ce;
  input Block_split12_proc_U0_ap_return_0;
  input ap_clk;
  input [0:0]\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7] ;
  input tmp_1_reg_853_pp0_iter1_reg;
  input \SRL_SIG_reg[15][47]_srl16_i_1 ;
  input tmp_1_reg_853_pp0_iter2_reg;
  input [2:0]Q;
  input [0:0]CO;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input ap_sync_reg_channel_write_bPassThruHcr1;
  input ap_done_reg_reg;
  input icmp_ln165_loc_channel_full_n;
  input ap_done_reg_reg_0;
  input ap_done_reg;
  input Block_split12_proc_U0_ap_start;
  input ColorMode_c_empty_n;
  input ColorMode_c21_full_n;
  input [0:0]SS;

  wire Block_split12_proc_U0_ap_return_0;
  wire Block_split12_proc_U0_ap_start;
  wire [0:0]CO;
  wire ColorMode_c21_full_n;
  wire ColorMode_c_empty_n;
  wire [1:0]DI;
  wire [0:0]E;
  wire [2:0]Q;
  wire [2:0]S;
  wire \SRL_SIG_reg[15][47]_srl16_i_1 ;
  wire [0:0]SS;
  wire ap_block_pp0_stage0_110014;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter3_reg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_sync_channel_write_bPassThruHcr1;
  wire ap_sync_reg_channel_write_bPassThruHcr1;
  wire bPassThruHcr1_full_n;
  wire icmp_ln165_loc_channel_full_n;
  wire internal_empty_n_i_1__12_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__13_n_4;
  wire \mOutPtr[0]_i_1__10_n_4 ;
  wire \mOutPtr[1]_i_1__5_n_4 ;
  wire \mOutPtr[1]_i_2__2_n_4 ;
  wire \mOutPtr[1]_i_3__6_n_4 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire [0:0]\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7] ;
  wire shiftReg_ce;
  wire tmp_1_reg_853_pp0_iter1_reg;
  wire tmp_1_reg_853_pp0_iter2_reg;
  wire v_hcresampler_core15_U0_ap_start;
  wire v_hcresampler_core15_U0_p_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d2_S_shiftReg_110 U_bd_c2dc_hsc_0_fifo_w1_d2_S_ram
       (.Block_split12_proc_U0_ap_return_0(Block_split12_proc_U0_ap_return_0),
        .DI(DI),
        .E(E),
        .Q({\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .S(S),
        .\SRL_SIG_reg[15][47]_srl16_i_1 (\SRL_SIG_reg[15][47]_srl16_i_1 ),
        .ap_block_pp0_stage0_110014(ap_block_pp0_stage0_110014),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg(ap_enable_reg_pp0_iter3_reg),
        .\loopWidth_reg_816_reg[7] (Q),
        .\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7] (\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7] ),
        .shiftReg_ce(shiftReg_ce),
        .tmp_1_reg_853_pp0_iter1_reg(tmp_1_reg_853_pp0_iter1_reg),
        .tmp_1_reg_853_pp0_iter2_reg(tmp_1_reg_853_pp0_iter2_reg),
        .v_hcresampler_core15_U0_p_read(v_hcresampler_core15_U0_p_read));
  LUT6 #(
    .INIT(64'h020202AA00000000)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_channel_write_bPassThruHcr1),
        .I2(bPassThruHcr1_full_n),
        .I3(ap_done_reg_reg),
        .I4(icmp_ln165_loc_channel_full_n),
        .I5(ap_done_reg_reg_0),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hEEEAEAEAEAEAEAEA)) 
    ap_sync_reg_channel_write_bPassThruHcr1_i_2
       (.I0(ap_sync_reg_channel_write_bPassThruHcr1),
        .I1(bPassThruHcr1_full_n),
        .I2(ap_done_reg),
        .I3(Block_split12_proc_U0_ap_start),
        .I4(ColorMode_c_empty_n),
        .I5(ColorMode_c21_full_n),
        .O(ap_sync_channel_write_bPassThruHcr1));
  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(v_hcresampler_core15_U0_ap_start),
        .I2(internal_empty_n_reg_0),
        .I3(\mOutPtr[1]_i_3__6_n_4 ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(internal_empty_n_i_1__12_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_4),
        .Q(v_hcresampler_core15_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF55FF5555)) 
    internal_full_n_i_1__13
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(internal_empty_n_reg_0),
        .I4(\mOutPtr[1]_i_3__6_n_4 ),
        .I5(bPassThruHcr1_full_n),
        .O(internal_full_n_i_1__13_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_4),
        .Q(bPassThruHcr1_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_4 ));
  LUT4 #(
    .INIT(16'h6555)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr[1]_i_3__6_n_4 ),
        .I1(CO),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(v_hcresampler_core15_U0_ap_start),
        .O(\mOutPtr[1]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'h2000DFFFDFFF2000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\mOutPtr[1]_i_3__6_n_4 ),
        .I1(CO),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(v_hcresampler_core15_U0_ap_start),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_2__2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF57777777)) 
    \mOutPtr[1]_i_3__6 
       (.I0(bPassThruHcr1_full_n),
        .I1(ap_done_reg),
        .I2(Block_split12_proc_U0_ap_start),
        .I3(ColorMode_c_empty_n),
        .I4(ColorMode_c21_full_n),
        .I5(ap_sync_reg_channel_write_bPassThruHcr1),
        .O(\mOutPtr[1]_i_3__6_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__5_n_4 ),
        .D(\mOutPtr[0]_i_1__10_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__5_n_4 ),
        .D(\mOutPtr[1]_i_2__2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_fifo_w1_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d2_S_1
   (icmp_ln165_loc_channel_full_n,
    Block_split13_proc_U0_ap_start,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_sync_reg_channel_write_icmp_ln165_loc_channel,
    ap_sync_channel_write_icmp_ln165_loc_channel,
    icmp_ln165_loc_channel_dout,
    internal_empty_n_reg_2,
    internal_empty_n_reg_3,
    internal_empty_n_reg_4,
    shiftReg_ce,
    ap_return_1_preg0,
    ap_clk,
    start_once_reg,
    start_for_v_vcresampler_core_U0_full_n,
    bPassThruVcr_c_full_n,
    bPassThruHcr2_c_full_n,
    bPassThruCsc_c_full_n,
    ap_rst_n,
    internal_empty_n_reg_5,
    internal_full_n_reg_0,
    ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg,
    bPassThruHcr1_full_n,
    ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg_0,
    ap_sync_reg_channel_write_bPassThruHcr1,
    ap_done_reg,
    Block_split12_proc_U0_ap_start,
    ColorMode_c_empty_n,
    ColorMode_c21_full_n,
    SS);
  output icmp_ln165_loc_channel_full_n;
  output Block_split13_proc_U0_ap_start;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output ap_sync_reg_channel_write_icmp_ln165_loc_channel;
  output ap_sync_channel_write_icmp_ln165_loc_channel;
  output icmp_ln165_loc_channel_dout;
  output internal_empty_n_reg_2;
  output internal_empty_n_reg_3;
  output internal_empty_n_reg_4;
  input shiftReg_ce;
  input ap_return_1_preg0;
  input ap_clk;
  input start_once_reg;
  input start_for_v_vcresampler_core_U0_full_n;
  input bPassThruVcr_c_full_n;
  input bPassThruHcr2_c_full_n;
  input bPassThruCsc_c_full_n;
  input ap_rst_n;
  input internal_empty_n_reg_5;
  input internal_full_n_reg_0;
  input ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg;
  input bPassThruHcr1_full_n;
  input ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg_0;
  input ap_sync_reg_channel_write_bPassThruHcr1;
  input ap_done_reg;
  input Block_split12_proc_U0_ap_start;
  input ColorMode_c_empty_n;
  input ColorMode_c21_full_n;
  input [0:0]SS;

  wire Block_split12_proc_U0_ap_start;
  wire Block_split13_proc_U0_ap_start;
  wire ColorMode_c21_full_n;
  wire ColorMode_c_empty_n;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_return_1_preg0;
  wire ap_rst_n;
  wire ap_sync_channel_write_icmp_ln165_loc_channel;
  wire ap_sync_reg_channel_write_bPassThruHcr1;
  wire ap_sync_reg_channel_write_icmp_ln165_loc_channel;
  wire ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg;
  wire ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg_0;
  wire bPassThruCsc_c_full_n;
  wire bPassThruHcr1_full_n;
  wire bPassThruHcr2_c_full_n;
  wire bPassThruVcr_c_full_n;
  wire icmp_ln165_loc_channel_dout;
  wire icmp_ln165_loc_channel_full_n;
  wire internal_empty_n_i_1__10_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_empty_n_reg_3;
  wire internal_empty_n_reg_4;
  wire internal_empty_n_reg_5;
  wire internal_full_n_i_1__11_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__11_n_4 ;
  wire \mOutPtr[1]_i_1__3_n_4 ;
  wire \mOutPtr[1]_i_2__7_n_4 ;
  wire \mOutPtr[1]_i_3__5_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire shiftReg_ce;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d2_S_shiftReg U_bd_c2dc_hsc_0_fifo_w1_d2_S_ram
       (.Q({\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .ap_clk(ap_clk),
        .ap_return_1_preg0(ap_return_1_preg0),
        .icmp_ln165_loc_channel_dout(icmp_ln165_loc_channel_dout),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEE00E000FFFFFFFF)) 
    ap_sync_reg_channel_write_bPassThruHcr1_i_1
       (.I0(ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg),
        .I1(icmp_ln165_loc_channel_full_n),
        .I2(bPassThruHcr1_full_n),
        .I3(ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg_0),
        .I4(ap_sync_reg_channel_write_bPassThruHcr1),
        .I5(ap_rst_n),
        .O(ap_sync_reg_channel_write_icmp_ln165_loc_channel));
  LUT6 #(
    .INIT(64'hEEEAEAEAEAEAEAEA)) 
    ap_sync_reg_channel_write_icmp_ln165_loc_channel_i_1
       (.I0(ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg),
        .I1(icmp_ln165_loc_channel_full_n),
        .I2(ap_done_reg),
        .I3(Block_split12_proc_U0_ap_start),
        .I4(ColorMode_c_empty_n),
        .I5(ColorMode_c21_full_n),
        .O(ap_sync_channel_write_icmp_ln165_loc_channel));
  LUT3 #(
    .INIT(8'hA8)) 
    int_ap_idle_i_4
       (.I0(Block_split13_proc_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_v_vcresampler_core_U0_full_n),
        .O(internal_empty_n_reg_1));
  LUT6 #(
    .INIT(64'h88AA88AA88AA80AA)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(Block_split13_proc_U0_ap_start),
        .I2(internal_empty_n_reg_5),
        .I3(\mOutPtr[1]_i_3__5_n_4 ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(internal_empty_n_i_1__10_n_4));
  LUT6 #(
    .INIT(64'h57FFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__10
       (.I0(Block_split13_proc_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_v_vcresampler_core_U0_full_n),
        .I3(bPassThruVcr_c_full_n),
        .I4(bPassThruHcr2_c_full_n),
        .I5(bPassThruCsc_c_full_n),
        .O(internal_empty_n_reg_4));
  LUT6 #(
    .INIT(64'h57FFFFFFFFFFFFFF)) 
    internal_empty_n_i_2__9
       (.I0(Block_split13_proc_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_v_vcresampler_core_U0_full_n),
        .I3(bPassThruVcr_c_full_n),
        .I4(bPassThruCsc_c_full_n),
        .I5(bPassThruHcr2_c_full_n),
        .O(internal_empty_n_reg_3));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_4),
        .Q(Block_split13_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF55FF5555)) 
    internal_full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr[1]_i_3__5_n_4 ),
        .I5(icmp_ln165_loc_channel_full_n),
        .O(internal_full_n_i_1__11_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_4),
        .Q(icmp_ln165_loc_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_4 ));
  LUT3 #(
    .INIT(8'h65)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr[1]_i_3__5_n_4 ),
        .I1(internal_empty_n_reg_5),
        .I2(Block_split13_proc_U0_ap_start),
        .O(\mOutPtr[1]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[1]_i_2__7 
       (.I0(Block_split13_proc_U0_ap_start),
        .I1(internal_empty_n_reg_5),
        .I2(\mOutPtr[1]_i_3__5_n_4 ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[1]_i_2__7_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF57777777)) 
    \mOutPtr[1]_i_3__5 
       (.I0(icmp_ln165_loc_channel_full_n),
        .I1(ap_done_reg),
        .I2(Block_split12_proc_U0_ap_start),
        .I3(ColorMode_c_empty_n),
        .I4(ColorMode_c21_full_n),
        .I5(ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg),
        .O(\mOutPtr[1]_i_3__5_n_4 ));
  LUT6 #(
    .INIT(64'h57FFFFFFFFFFFFFF)) 
    \mOutPtr[3]_i_3 
       (.I0(Block_split13_proc_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_v_vcresampler_core_U0_full_n),
        .I3(bPassThruHcr2_c_full_n),
        .I4(bPassThruCsc_c_full_n),
        .I5(bPassThruVcr_c_full_n),
        .O(internal_empty_n_reg_2));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__3_n_4 ),
        .D(\mOutPtr[0]_i_1__11_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__3_n_4 ),
        .D(\mOutPtr[1]_i_2__7_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
  LUT6 #(
    .INIT(64'h44ECECECECECECEC)) 
    start_once_reg_i_1
       (.I0(Block_split13_proc_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_v_vcresampler_core_U0_full_n),
        .I3(bPassThruVcr_c_full_n),
        .I4(bPassThruHcr2_c_full_n),
        .I5(bPassThruCsc_c_full_n),
        .O(internal_empty_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d2_S_shiftReg
   (icmp_ln165_loc_channel_dout,
    shiftReg_ce,
    ap_return_1_preg0,
    ap_clk,
    Q);
  output icmp_ln165_loc_channel_dout;
  input shiftReg_ce;
  input ap_return_1_preg0;
  input ap_clk;
  input [1:0]Q;

  wire [1:0]Q;
  wire \SRL_SIG_reg_n_4_[0][0] ;
  wire \SRL_SIG_reg_n_4_[1][0] ;
  wire ap_clk;
  wire ap_return_1_preg0;
  wire icmp_ln165_loc_channel_dout;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_return_1_preg0),
        .Q(\SRL_SIG_reg_n_4_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][0] ),
        .Q(\SRL_SIG_reg_n_4_[1][0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[2][0]_srl3_i_6 
       (.I0(\SRL_SIG_reg_n_4_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_4_[1][0] ),
        .O(icmp_ln165_loc_channel_dout));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_fifo_w1_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d2_S_shiftReg_110
   (E,
    ap_enable_reg_pp0_iter3_reg,
    ap_block_pp0_stage0_110014,
    DI,
    S,
    v_hcresampler_core15_U0_p_read,
    shiftReg_ce,
    Block_split12_proc_U0_ap_return_0,
    ap_clk,
    \pixbuf_y_val_V_2_0_02_load_reg_877_reg[7] ,
    Q,
    tmp_1_reg_853_pp0_iter1_reg,
    \SRL_SIG_reg[15][47]_srl16_i_1 ,
    tmp_1_reg_853_pp0_iter2_reg,
    \loopWidth_reg_816_reg[7] );
  output [0:0]E;
  output ap_enable_reg_pp0_iter3_reg;
  output ap_block_pp0_stage0_110014;
  output [1:0]DI;
  output [2:0]S;
  output v_hcresampler_core15_U0_p_read;
  input shiftReg_ce;
  input Block_split12_proc_U0_ap_return_0;
  input ap_clk;
  input [0:0]\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7] ;
  input [1:0]Q;
  input tmp_1_reg_853_pp0_iter1_reg;
  input \SRL_SIG_reg[15][47]_srl16_i_1 ;
  input tmp_1_reg_853_pp0_iter2_reg;
  input [2:0]\loopWidth_reg_816_reg[7] ;

  wire Block_split12_proc_U0_ap_return_0;
  wire [1:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [2:0]S;
  wire \SRL_SIG_reg[15][47]_srl16_i_1 ;
  wire \SRL_SIG_reg_n_4_[0][0] ;
  wire \SRL_SIG_reg_n_4_[1][0] ;
  wire ap_block_pp0_stage0_110014;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3_reg;
  wire [2:0]\loopWidth_reg_816_reg[7] ;
  wire [0:0]\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7] ;
  wire shiftReg_ce;
  wire tmp_1_reg_853_pp0_iter1_reg;
  wire tmp_1_reg_853_pp0_iter2_reg;
  wire v_hcresampler_core15_U0_p_read;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Block_split12_proc_U0_ap_return_0),
        .Q(\SRL_SIG_reg_n_4_[0][0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000020222A22)) 
    \SRL_SIG_reg[15][0]_srl16_i_8 
       (.I0(\SRL_SIG_reg[15][47]_srl16_i_1 ),
        .I1(\SRL_SIG_reg_n_4_[0][0] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg_n_4_[1][0] ),
        .I5(tmp_1_reg_853_pp0_iter2_reg),
        .O(ap_enable_reg_pp0_iter3_reg));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_4_[0][0] ),
        .Q(\SRL_SIG_reg_n_4_[1][0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(\SRL_SIG_reg_n_4_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_4_[1][0] ),
        .O(v_hcresampler_core15_U0_p_read));
  LUT5 #(
    .INIT(32'h5565AA6A)) 
    \loopWidth_reg_816[7]_i_11 
       (.I0(\loopWidth_reg_816_reg[7] [0]),
        .I1(\SRL_SIG_reg_n_4_[1][0] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\SRL_SIG_reg_n_4_[0][0] ),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h04F7)) 
    \loopWidth_reg_816[7]_i_2 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg_n_4_[0][0] ),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \loopWidth_reg_816[7]_i_3 
       (.I0(\SRL_SIG_reg_n_4_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_4_[1][0] ),
        .O(DI[0]));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \loopWidth_reg_816[7]_i_8 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg_n_4_[0][0] ),
        .I4(\loopWidth_reg_816_reg[7] [2]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h04F7FB08)) 
    \loopWidth_reg_816[7]_i_9 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg_n_4_[0][0] ),
        .I4(\loopWidth_reg_816_reg[7] [1]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h0000000020222A22)) 
    \pixbuf_y_val_V_2_0_02_load_reg_877[7]_i_1 
       (.I0(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7] ),
        .I1(\SRL_SIG_reg_n_4_[0][0] ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg_n_4_[1][0] ),
        .I5(tmp_1_reg_853_pp0_iter1_reg),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h04F7)) 
    \select_ln1443_reg_806[1]_i_1 
       (.I0(\SRL_SIG_reg_n_4_[1][0] ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\SRL_SIG_reg_n_4_[0][0] ),
        .O(ap_block_pp0_stage0_110014));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d3_S
   (v_csc_core_U0_bPassThru_dout,
    bPassThruCsc_c_full_n,
    bPassThruCsc_c_empty_n,
    internal_full_n_reg_0,
    Block_split13_proc_U0_bPassThruCsc_out_din,
    ap_clk,
    ap_rst_n,
    v_csc_core_U0_colorMode_read,
    internal_empty_n_reg_0,
    internal_full_n_reg_1,
    bPassThruHcr2_c_full_n,
    bPassThruVcr_c_full_n,
    start_for_v_vcresampler_core_U0_full_n,
    start_once_reg,
    Block_split13_proc_U0_ap_start,
    SS);
  output v_csc_core_U0_bPassThru_dout;
  output bPassThruCsc_c_full_n;
  output bPassThruCsc_c_empty_n;
  output internal_full_n_reg_0;
  input Block_split13_proc_U0_bPassThruCsc_out_din;
  input ap_clk;
  input ap_rst_n;
  input v_csc_core_U0_colorMode_read;
  input internal_empty_n_reg_0;
  input internal_full_n_reg_1;
  input bPassThruHcr2_c_full_n;
  input bPassThruVcr_c_full_n;
  input start_for_v_vcresampler_core_U0_full_n;
  input start_once_reg;
  input Block_split13_proc_U0_ap_start;
  input [0:0]SS;

  wire Block_split13_proc_U0_ap_start;
  wire Block_split13_proc_U0_bPassThruCsc_out_din;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire bPassThruCsc_c_empty_n;
  wire bPassThruCsc_c_full_n;
  wire bPassThruHcr2_c_full_n;
  wire bPassThruVcr_c_full_n;
  wire internal_empty_n_i_1__9_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__10_n_4;
  wire internal_full_n_i_2__11_n_4;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__12_n_4 ;
  wire \mOutPtr[1]_i_1__2_n_4 ;
  wire \mOutPtr[2]_i_1__8_n_4 ;
  wire \mOutPtr[2]_i_2__0_n_4 ;
  wire \mOutPtr[2]_i_3__0_n_4 ;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire v_csc_core_U0_bPassThru_dout;
  wire v_csc_core_U0_colorMode_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d3_S_shiftReg U_bd_c2dc_hsc_0_fifo_w1_d3_S_ram
       (.Block_split13_proc_U0_ap_start(Block_split13_proc_U0_ap_start),
        .Block_split13_proc_U0_bPassThruCsc_out_din(Block_split13_proc_U0_bPassThruCsc_out_din),
        .Q(mOutPtr),
        .ap_clk(ap_clk),
        .bPassThruHcr2_c_full_n(bPassThruHcr2_c_full_n),
        .bPassThruVcr_c_full_n(bPassThruVcr_c_full_n),
        .\bPassThru_read_reg_1126_reg[0] (bPassThruCsc_c_full_n),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg),
        .v_csc_core_U0_bPassThru_dout(v_csc_core_U0_bPassThru_dout));
  LUT6 #(
    .INIT(64'hA0AAA0AAA0AA20AA)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(v_csc_core_U0_colorMode_read),
        .I2(bPassThruCsc_c_empty_n),
        .I3(internal_empty_n_reg_0),
        .I4(internal_full_n_i_2__11_n_4),
        .I5(mOutPtr[0]),
        .O(internal_empty_n_i_1__9_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_4),
        .Q(bPassThruCsc_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF75555FFFFFFFF)) 
    internal_full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(mOutPtr[0]),
        .I2(internal_full_n_i_2__11_n_4),
        .I3(internal_full_n_reg_0),
        .I4(bPassThruCsc_c_full_n),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__10_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__11
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_2__11_n_4));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    internal_full_n_i_3__3
       (.I0(bPassThruCsc_c_full_n),
        .I1(bPassThruHcr2_c_full_n),
        .I2(bPassThruVcr_c_full_n),
        .I3(start_for_v_vcresampler_core_U0_full_n),
        .I4(start_once_reg),
        .I5(Block_split13_proc_U0_ap_start),
        .O(internal_full_n_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_4),
        .Q(bPassThruCsc_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__12_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr[1]),
        .I1(\mOutPtr[2]_i_3__0_n_4 ),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__2_n_4 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[2]_i_1__8 
       (.I0(internal_full_n_reg_0),
        .I1(bPassThruCsc_c_full_n),
        .I2(bPassThruCsc_c_empty_n),
        .I3(v_csc_core_U0_colorMode_read),
        .O(\mOutPtr[2]_i_1__8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \mOutPtr[2]_i_2__0 
       (.I0(mOutPtr[1]),
        .I1(\mOutPtr[2]_i_3__0_n_4 ),
        .I2(mOutPtr[2]),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__0_n_4 ));
  LUT4 #(
    .INIT(16'h77F7)) 
    \mOutPtr[2]_i_3__0 
       (.I0(v_csc_core_U0_colorMode_read),
        .I1(bPassThruCsc_c_empty_n),
        .I2(bPassThruCsc_c_full_n),
        .I3(internal_full_n_reg_0),
        .O(\mOutPtr[2]_i_3__0_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__8_n_4 ),
        .D(\mOutPtr[0]_i_1__12_n_4 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__8_n_4 ),
        .D(\mOutPtr[1]_i_1__2_n_4 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__8_n_4 ),
        .D(\mOutPtr[2]_i_2__0_n_4 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d3_S_shiftReg
   (v_csc_core_U0_bPassThru_dout,
    Block_split13_proc_U0_bPassThruCsc_out_din,
    ap_clk,
    \bPassThru_read_reg_1126_reg[0] ,
    bPassThruHcr2_c_full_n,
    bPassThruVcr_c_full_n,
    start_for_v_vcresampler_core_U0_full_n,
    start_once_reg,
    Block_split13_proc_U0_ap_start,
    Q);
  output v_csc_core_U0_bPassThru_dout;
  input Block_split13_proc_U0_bPassThruCsc_out_din;
  input ap_clk;
  input \bPassThru_read_reg_1126_reg[0] ;
  input bPassThruHcr2_c_full_n;
  input bPassThruVcr_c_full_n;
  input start_for_v_vcresampler_core_U0_full_n;
  input start_once_reg;
  input Block_split13_proc_U0_ap_start;
  input [2:0]Q;

  wire Block_split13_proc_U0_ap_start;
  wire Block_split13_proc_U0_bPassThruCsc_out_din;
  wire [2:0]Q;
  wire ap_clk;
  wire bPassThruHcr2_c_full_n;
  wire bPassThruVcr_c_full_n;
  wire \bPassThru_read_reg_1126_reg[0] ;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire v_csc_core_U0_bPassThru_dout;

  (* srl_bus_name = "inst/\bPassThruCsc_c_U/U_bd_c2dc_hsc_0_fifo_w1_d3_S_ram/SRL_SIG_reg[2] " *) 
  (* srl_name = "inst/\bPassThruCsc_c_U/U_bd_c2dc_hsc_0_fifo_w1_d3_S_ram/SRL_SIG_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[2][0]_srl3 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Block_split13_proc_U0_bPassThruCsc_out_din),
        .Q(v_csc_core_U0_bPassThru_dout));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \SRL_SIG_reg[2][0]_srl3_i_1 
       (.I0(\bPassThru_read_reg_1126_reg[0] ),
        .I1(bPassThruHcr2_c_full_n),
        .I2(bPassThruVcr_c_full_n),
        .I3(start_for_v_vcresampler_core_U0_full_n),
        .I4(start_once_reg),
        .I5(Block_split13_proc_U0_ap_start),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[2][0]_srl3_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d4_S
   (v_hcresampler_core_U0_bPassThru_dout,
    bPassThruHcr2_c_full_n,
    bPassThruHcr2_c_empty_n,
    xOffset_fu_251_p2,
    Block_split13_proc_U0_bPassThruHcr2_out_din,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    v_hcresampler_core_U0_ap_start,
    Q,
    bPassThruCsc_c_full_n,
    bPassThruVcr_c_full_n,
    start_for_v_vcresampler_core_U0_full_n,
    start_once_reg,
    Block_split13_proc_U0_ap_start,
    internal_empty_n_reg_0,
    SS);
  output v_hcresampler_core_U0_bPassThru_dout;
  output bPassThruHcr2_c_full_n;
  output bPassThruHcr2_c_empty_n;
  output xOffset_fu_251_p2;
  input Block_split13_proc_U0_bPassThruHcr2_out_din;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input internal_full_n_reg_1;
  input v_hcresampler_core_U0_ap_start;
  input [0:0]Q;
  input bPassThruCsc_c_full_n;
  input bPassThruVcr_c_full_n;
  input start_for_v_vcresampler_core_U0_full_n;
  input start_once_reg;
  input Block_split13_proc_U0_ap_start;
  input internal_empty_n_reg_0;
  input [0:0]SS;

  wire Block_split13_proc_U0_ap_start;
  wire Block_split13_proc_U0_bPassThruHcr2_out_din;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire bPassThruCsc_c_full_n;
  wire bPassThruHcr2_c_empty_n;
  wire bPassThruHcr2_c_full_n;
  wire bPassThruVcr_c_full_n;
  wire internal_empty_n_i_1__18_n_4;
  wire internal_empty_n_i_3_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__9_n_4;
  wire internal_full_n_i_2__12_n_4;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__13_n_4 ;
  wire \mOutPtr[1]_i_1__1_n_4 ;
  wire \mOutPtr[2]_i_1__7_n_4 ;
  wire \mOutPtr[2]_i_2_n_4 ;
  wire \mOutPtr[2]_i_3_n_4 ;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire v_hcresampler_core_U0_ap_start;
  wire v_hcresampler_core_U0_bPassThru_dout;
  wire xOffset_fu_251_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d4_S_shiftReg U_bd_c2dc_hsc_0_fifo_w1_d4_S_ram
       (.Block_split13_proc_U0_ap_start(Block_split13_proc_U0_ap_start),
        .Block_split13_proc_U0_bPassThruHcr2_out_din(Block_split13_proc_U0_bPassThruHcr2_out_din),
        .Q(mOutPtr),
        .ap_clk(ap_clk),
        .bPassThruCsc_c_full_n(bPassThruCsc_c_full_n),
        .bPassThruVcr_c_full_n(bPassThruVcr_c_full_n),
        .\bPassThru_read_reg_978_reg[0] (bPassThruHcr2_c_full_n),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg),
        .v_hcresampler_core_U0_bPassThru_dout(v_hcresampler_core_U0_bPassThru_dout),
        .xOffset_fu_251_p2(xOffset_fu_251_p2));
  LUT4 #(
    .INIT(16'hA200)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(bPassThruHcr2_c_empty_n),
        .I3(internal_empty_n_i_3_n_4),
        .O(internal_empty_n_i_1__18_n_4));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    internal_empty_n_i_3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(\mOutPtr[2]_i_3_n_4 ),
        .O(internal_empty_n_i_3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_4),
        .Q(bPassThruHcr2_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFF75555FFFFFFFF)) 
    internal_full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(mOutPtr[1]),
        .I2(internal_full_n_i_2__12_n_4),
        .I3(internal_full_n_reg_0),
        .I4(bPassThruHcr2_c_full_n),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__9_n_4));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__12
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_2__12_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_4),
        .Q(bPassThruHcr2_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__13_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__1 
       (.I0(mOutPtr[1]),
        .I1(\mOutPtr[2]_i_3_n_4 ),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__1_n_4 ));
  LUT5 #(
    .INIT(32'hB4444444)) 
    \mOutPtr[2]_i_1__7 
       (.I0(internal_full_n_reg_0),
        .I1(bPassThruHcr2_c_full_n),
        .I2(v_hcresampler_core_U0_ap_start),
        .I3(Q),
        .I4(bPassThruHcr2_c_empty_n),
        .O(\mOutPtr[2]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(\mOutPtr[2]_i_3_n_4 ),
        .O(\mOutPtr[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h7F7FFF7F)) 
    \mOutPtr[2]_i_3 
       (.I0(bPassThruHcr2_c_empty_n),
        .I1(Q),
        .I2(v_hcresampler_core_U0_ap_start),
        .I3(bPassThruHcr2_c_full_n),
        .I4(internal_full_n_reg_0),
        .O(\mOutPtr[2]_i_3_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__7_n_4 ),
        .D(\mOutPtr[0]_i_1__13_n_4 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__7_n_4 ),
        .D(\mOutPtr[1]_i_1__1_n_4 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__7_n_4 ),
        .D(\mOutPtr[2]_i_2_n_4 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d4_S_shiftReg
   (v_hcresampler_core_U0_bPassThru_dout,
    xOffset_fu_251_p2,
    Block_split13_proc_U0_bPassThruHcr2_out_din,
    ap_clk,
    \bPassThru_read_reg_978_reg[0] ,
    bPassThruCsc_c_full_n,
    bPassThruVcr_c_full_n,
    start_for_v_vcresampler_core_U0_full_n,
    start_once_reg,
    Block_split13_proc_U0_ap_start,
    Q);
  output v_hcresampler_core_U0_bPassThru_dout;
  output xOffset_fu_251_p2;
  input Block_split13_proc_U0_bPassThruHcr2_out_din;
  input ap_clk;
  input \bPassThru_read_reg_978_reg[0] ;
  input bPassThruCsc_c_full_n;
  input bPassThruVcr_c_full_n;
  input start_for_v_vcresampler_core_U0_full_n;
  input start_once_reg;
  input Block_split13_proc_U0_ap_start;
  input [2:0]Q;

  wire Block_split13_proc_U0_ap_start;
  wire Block_split13_proc_U0_bPassThruHcr2_out_din;
  wire [2:0]Q;
  wire ap_clk;
  wire bPassThruCsc_c_full_n;
  wire bPassThruVcr_c_full_n;
  wire \bPassThru_read_reg_978_reg[0] ;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire v_hcresampler_core_U0_bPassThru_dout;
  wire xOffset_fu_251_p2;

  (* srl_bus_name = "inst/\bPassThruHcr2_c_U/U_bd_c2dc_hsc_0_fifo_w1_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\bPassThruHcr2_c_U/U_bd_c2dc_hsc_0_fifo_w1_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(Block_split13_proc_U0_bPassThruHcr2_out_din),
        .Q(v_hcresampler_core_U0_bPassThru_dout));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(\bPassThru_read_reg_978_reg[0] ),
        .I1(bPassThruCsc_c_full_n),
        .I2(bPassThruVcr_c_full_n),
        .I3(start_for_v_vcresampler_core_U0_full_n),
        .I4(start_once_reg),
        .I5(Block_split13_proc_U0_ap_start),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__0 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln1411_reg_983[0]_i_1 
       (.I0(v_hcresampler_core_U0_bPassThru_dout),
        .O(xOffset_fu_251_p2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d5_S
   (bPassThruVcr_c_dout,
    bPassThruVcr_c_full_n,
    bPassThruVcr_c_empty_n,
    if_din,
    ap_clk,
    ap_rst_n,
    D,
    internal_full_n_reg_0,
    mOutPtr110_out,
    bPassThruCsc_c_full_n,
    bPassThruHcr2_c_full_n,
    start_for_v_vcresampler_core_U0_full_n,
    start_once_reg,
    Block_split13_proc_U0_ap_start,
    SS,
    E);
  output bPassThruVcr_c_dout;
  output bPassThruVcr_c_full_n;
  output bPassThruVcr_c_empty_n;
  input [0:0]if_din;
  input ap_clk;
  input ap_rst_n;
  input [0:0]D;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input bPassThruCsc_c_full_n;
  input bPassThruHcr2_c_full_n;
  input start_for_v_vcresampler_core_U0_full_n;
  input start_once_reg;
  input Block_split13_proc_U0_ap_start;
  input [0:0]SS;
  input [0:0]E;

  wire Block_split13_proc_U0_ap_start;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire bPassThruCsc_c_full_n;
  wire bPassThruHcr2_c_full_n;
  wire bPassThruVcr_c_dout;
  wire bPassThruVcr_c_empty_n;
  wire bPassThruVcr_c_full_n;
  wire [0:0]if_din;
  wire internal_empty_n;
  wire internal_empty_n_i_1__1_n_4;
  wire internal_full_n;
  wire internal_full_n_i_1__1_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__1_n_4 ;
  wire \mOutPtr[1]_i_1__12_n_4 ;
  wire \mOutPtr[2]_i_1_n_4 ;
  wire \mOutPtr[3]_i_2_n_4 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d5_S_shiftReg U_bd_c2dc_hsc_0_fifo_w1_d5_S_ram
       (.Block_split13_proc_U0_ap_start(Block_split13_proc_U0_ap_start),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .bPassThruCsc_c_full_n(bPassThruCsc_c_full_n),
        .bPassThruHcr2_c_full_n(bPassThruHcr2_c_full_n),
        .bPassThruVcr_c_dout(bPassThruVcr_c_dout),
        .\bPassThru_read_reg_751_reg[0] (bPassThruVcr_c_full_n),
        .if_din(if_din),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(bPassThruVcr_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(bPassThruVcr_c_empty_n),
        .I4(D),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_4),
        .Q(bPassThruVcr_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__1
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(D),
        .I3(bPassThruVcr_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(bPassThruVcr_c_full_n),
        .O(internal_full_n_i_1__1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_4),
        .Q(bPassThruVcr_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__12 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__12_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__1_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__12_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d5_S_shiftReg
   (bPassThruVcr_c_dout,
    if_din,
    ap_clk,
    \bPassThru_read_reg_751_reg[0] ,
    bPassThruCsc_c_full_n,
    bPassThruHcr2_c_full_n,
    start_for_v_vcresampler_core_U0_full_n,
    start_once_reg,
    Block_split13_proc_U0_ap_start,
    Q);
  output bPassThruVcr_c_dout;
  input [0:0]if_din;
  input ap_clk;
  input \bPassThru_read_reg_751_reg[0] ;
  input bPassThruCsc_c_full_n;
  input bPassThruHcr2_c_full_n;
  input start_for_v_vcresampler_core_U0_full_n;
  input start_once_reg;
  input Block_split13_proc_U0_ap_start;
  input [3:0]Q;

  wire Block_split13_proc_U0_ap_start;
  wire [3:0]Q;
  wire ap_clk;
  wire bPassThruCsc_c_full_n;
  wire bPassThruHcr2_c_full_n;
  wire bPassThruVcr_c_dout;
  wire \bPassThru_read_reg_751_reg[0] ;
  wire [0:0]if_din;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;

  (* srl_bus_name = "inst/\bPassThruVcr_c_U/U_bd_c2dc_hsc_0_fifo_w1_d5_S_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\bPassThruVcr_c_U/U_bd_c2dc_hsc_0_fifo_w1_d5_S_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din),
        .Q(bPassThruVcr_c_dout));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(\bPassThru_read_reg_751_reg[0] ),
        .I1(bPassThruCsc_c_full_n),
        .I2(bPassThruHcr2_c_full_n),
        .I3(start_for_v_vcresampler_core_U0_full_n),
        .I4(start_once_reg),
        .I5(Block_split13_proc_U0_ap_start),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_5 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S
   (out,
    stream_in_full_n,
    stream_in_empty_n,
    shiftReg_ce,
    in,
    ap_clk,
    SS,
    AXIvideo2MultiPixStream_U0_stream_in_write,
    v_hcresampler_core15_U0_srcImg_read,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \mOutPtr_reg[1]_1 );
  output [47:0]out;
  output stream_in_full_n;
  output stream_in_empty_n;
  input shiftReg_ce;
  input [47:0]in;
  input ap_clk;
  input [0:0]SS;
  input AXIvideo2MultiPixStream_U0_stream_in_write;
  input v_hcresampler_core15_U0_srcImg_read;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input \mOutPtr_reg[1]_1 ;

  wire AXIvideo2MultiPixStream_U0_stream_in_write;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [47:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__2_n_4;
  wire internal_full_n;
  wire internal_full_n_i_1__2_n_4;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__2_n_4 ;
  wire \mOutPtr[1]_i_1__13_n_4 ;
  wire \mOutPtr[2]_i_1__0_n_4 ;
  wire \mOutPtr[3]_i_1__0_n_4 ;
  wire \mOutPtr[4]_i_1_n_4 ;
  wire \mOutPtr[4]_i_2_n_4 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire [47:0]out;
  wire shiftReg_ce;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire v_hcresampler_core15_U0_srcImg_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg_27 U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(stream_in_full_n),
        .I2(AXIvideo2MultiPixStream_U0_stream_in_write),
        .I3(stream_in_empty_n),
        .I4(v_hcresampler_core15_U0_srcImg_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_4),
        .Q(stream_in_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__2
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(v_hcresampler_core15_U0_srcImg_read),
        .I3(stream_in_empty_n),
        .I4(AXIvideo2MultiPixStream_U0_stream_in_write),
        .I5(stream_in_full_n),
        .O(internal_full_n_i_1__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_4),
        .Q(stream_in_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__13 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__13_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__0_n_4 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[4]_i_1 
       (.I0(AXIvideo2MultiPixStream_U0_stream_in_write),
        .I1(stream_in_full_n),
        .I2(v_hcresampler_core15_U0_srcImg_read),
        .I3(stream_in_empty_n),
        .O(\mOutPtr[4]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h80888888)) 
    \mOutPtr[4]_i_3 
       (.I0(v_hcresampler_core15_U0_srcImg_read),
        .I1(stream_in_empty_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg[1]_1 ),
        .I4(stream_in_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_4 ),
        .D(\mOutPtr[0]_i_1__2_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_4 ),
        .D(\mOutPtr[1]_i_1__13_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_4 ),
        .D(\mOutPtr[2]_i_1__0_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_4 ),
        .D(\mOutPtr[3]_i_1__0_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_4 ),
        .D(\mOutPtr[4]_i_2_n_4 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_fifo_w48_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_2
   (stream_out_420_full_n,
    stream_out_420_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    MultiPixStream2AXIvideo_U0_stream_out_420_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E,
    \B_V_data_1_payload_B_reg[7] ,
    \B_V_data_1_payload_B_reg[15] ,
    \B_V_data_1_payload_B_reg[23] ,
    \B_V_data_1_payload_B_reg[31] ,
    \B_V_data_1_payload_B_reg[39] ,
    \B_V_data_1_payload_B_reg[47] );
  output stream_out_420_full_n;
  output stream_out_420_empty_n;
  output [47:0]D;
  input ap_clk;
  input ap_rst_n;
  input MultiPixStream2AXIvideo_U0_stream_out_420_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [47:0]in;
  input [0:0]SS;
  input [0:0]E;
  input [2:0]\B_V_data_1_payload_B_reg[7] ;
  input [2:0]\B_V_data_1_payload_B_reg[15] ;
  input [2:0]\B_V_data_1_payload_B_reg[23] ;
  input [2:0]\B_V_data_1_payload_B_reg[31] ;
  input [2:0]\B_V_data_1_payload_B_reg[39] ;
  input [2:0]\B_V_data_1_payload_B_reg[47] ;

  wire [2:0]\B_V_data_1_payload_B_reg[15] ;
  wire [2:0]\B_V_data_1_payload_B_reg[23] ;
  wire [2:0]\B_V_data_1_payload_B_reg[31] ;
  wire [2:0]\B_V_data_1_payload_B_reg[39] ;
  wire [2:0]\B_V_data_1_payload_B_reg[47] ;
  wire [2:0]\B_V_data_1_payload_B_reg[7] ;
  wire [47:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_stream_out_420_read;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [47:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__7_n_4;
  wire internal_full_n;
  wire internal_full_n_i_1__7_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__7_n_4 ;
  wire \mOutPtr[1]_i_1__18_n_4 ;
  wire \mOutPtr[2]_i_1__5_n_4 ;
  wire \mOutPtr[3]_i_1__5_n_4 ;
  wire \mOutPtr[4]_i_2__4_n_4 ;
  wire [4:0]mOutPtr_reg;
  wire shiftReg_ce;
  wire stream_out_420_empty_n;
  wire stream_out_420_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg_26 U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram
       (.\B_V_data_1_payload_B_reg[15] (\B_V_data_1_payload_B_reg[15] ),
        .\B_V_data_1_payload_B_reg[23] (\B_V_data_1_payload_B_reg[23] ),
        .\B_V_data_1_payload_B_reg[31] (\B_V_data_1_payload_B_reg[31] ),
        .\B_V_data_1_payload_B_reg[39] (\B_V_data_1_payload_B_reg[39] ),
        .\B_V_data_1_payload_B_reg[47] (\B_V_data_1_payload_B_reg[47] ),
        .\B_V_data_1_payload_B_reg[7] (\B_V_data_1_payload_B_reg[7] ),
        .D(D),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(stream_out_420_empty_n),
        .I3(MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__7_n_4));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_4),
        .Q(stream_out_420_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n),
        .I1(stream_out_420_full_n),
        .I2(ap_rst_n),
        .I3(MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .I4(stream_out_420_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__7_n_4));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__4
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_4),
        .Q(stream_out_420_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__18_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__5 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__5_n_4 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__4 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__4_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__18_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__5_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__5_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__4_n_4 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_fifo_w48_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_3
   (stream_out_422_full_n,
    stream_out_422_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    v_vcresampler_core_U0_stream_out_422_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output stream_out_422_full_n;
  output stream_out_422_empty_n;
  output [47:0]out;
  input ap_clk;
  input ap_rst_n;
  input v_vcresampler_core_U0_stream_out_422_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [47:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [47:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__6_n_4;
  wire internal_full_n;
  wire internal_full_n_i_1__6_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__6_n_4 ;
  wire \mOutPtr[1]_i_1__17_n_4 ;
  wire \mOutPtr[2]_i_1__4_n_4 ;
  wire \mOutPtr[3]_i_1__4_n_4 ;
  wire \mOutPtr[4]_i_2__3_n_4 ;
  wire [4:0]mOutPtr_reg;
  wire [47:0]out;
  wire shiftReg_ce;
  wire stream_out_422_empty_n;
  wire stream_out_422_full_n;
  wire v_vcresampler_core_U0_stream_out_422_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg_25 U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(stream_out_422_empty_n),
        .I3(v_vcresampler_core_U0_stream_out_422_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__6_n_4));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_4),
        .Q(stream_out_422_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n),
        .I1(stream_out_422_full_n),
        .I2(ap_rst_n),
        .I3(v_vcresampler_core_U0_stream_out_422_read),
        .I4(stream_out_422_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__6_n_4));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_4),
        .Q(stream_out_422_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__17 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__17_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__4 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__3 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__3_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__17_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__4_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__4_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__3_n_4 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_fifo_w48_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_4
   (stream_scaled_full_n,
    stream_scaled_empty_n,
    B,
    out,
    ap_clk_0,
    internal_full_n,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    CEB1,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output stream_scaled_full_n;
  output stream_scaled_empty_n;
  output [7:0]B;
  output [40:0]out;
  output [0:0]ap_clk_0;
  output internal_full_n;
  input internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input CEB1;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [47:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [7:0]B;
  wire CEB1;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire [0:0]ap_clk_0;
  wire ap_rst_n;
  wire [47:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__4_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_4 ;
  wire \mOutPtr[1]_i_1__15_n_4 ;
  wire \mOutPtr[2]_i_1__2_n_4 ;
  wire \mOutPtr[3]_i_1__2_n_4 ;
  wire \mOutPtr[4]_i_2__1_n_4 ;
  wire [4:0]mOutPtr_reg;
  wire [40:0]out;
  wire shiftReg_ce;
  wire stream_scaled_empty_n;
  wire stream_scaled_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg_24 U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram
       (.B(B),
        .Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h22A2A2A2A2A2A2A2)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(stream_scaled_empty_n),
        .I3(internal_empty_n_reg_1),
        .I4(CEB1),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__4_n_4));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_4),
        .Q(stream_scaled_empty_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_3
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_reg_0),
        .Q(stream_scaled_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__15 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__2_n_4 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__4_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__15_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__2_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__1_n_4 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_fifo_w48_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_5
   (stream_scaled_csc_full_n,
    stream_scaled_csc_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    v_hcresampler_core_U0_srcImg_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    E);
  output stream_scaled_csc_full_n;
  output stream_scaled_csc_empty_n;
  output [47:0]out;
  input ap_clk;
  input ap_rst_n;
  input v_hcresampler_core_U0_srcImg_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [47:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [47:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__5_n_4;
  wire internal_full_n;
  wire internal_full_n_i_1__5_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__5_n_4 ;
  wire \mOutPtr[1]_i_1__16_n_4 ;
  wire \mOutPtr[2]_i_1__3_n_4 ;
  wire \mOutPtr[3]_i_1__3_n_4 ;
  wire \mOutPtr[4]_i_2__2_n_4 ;
  wire [4:0]mOutPtr_reg;
  wire [47:0]out;
  wire shiftReg_ce;
  wire stream_scaled_csc_empty_n;
  wire stream_scaled_csc_full_n;
  wire v_hcresampler_core_U0_srcImg_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg_23 U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT5 #(
    .INIT(32'h22A2A2A2)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(stream_scaled_csc_empty_n),
        .I3(v_hcresampler_core_U0_srcImg_read),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_4),
        .Q(stream_scaled_csc_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n),
        .I1(stream_scaled_csc_full_n),
        .I2(ap_rst_n),
        .I3(v_hcresampler_core_U0_srcImg_read),
        .I4(stream_scaled_csc_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__5_n_4));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_4),
        .Q(stream_scaled_csc_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__16_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__3 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__3_n_4 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__2 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__2_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__5_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__16_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__3_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__3_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2__2_n_4 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_fifo_w48_d16_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_6
   (stream_upsampled_full_n,
    stream_upsampled_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    E,
    internal_full_n_reg_0,
    icmp_ln659_reg_2854,
    ap_condition_1167,
    mOutPtr110_out,
    shiftReg_ce,
    in,
    SS,
    \mOutPtr_reg[4]_0 );
  output stream_upsampled_full_n;
  output stream_upsampled_empty_n;
  output [47:0]out;
  input ap_clk;
  input ap_rst_n;
  input [0:0]E;
  input internal_full_n_reg_0;
  input icmp_ln659_reg_2854;
  input ap_condition_1167;
  input mOutPtr110_out;
  input shiftReg_ce;
  input [47:0]in;
  input [0:0]SS;
  input [0:0]\mOutPtr_reg[4]_0 ;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_condition_1167;
  wire ap_rst_n;
  wire icmp_ln659_reg_2854;
  wire [47:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__3_n_4;
  wire internal_full_n;
  wire internal_full_n_i_1__3_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_4 ;
  wire \mOutPtr[1]_i_1__14_n_4 ;
  wire \mOutPtr[2]_i_1__1_n_4 ;
  wire \mOutPtr[3]_i_1__1_n_4 ;
  wire \mOutPtr[4]_i_2__0_n_4 ;
  wire [4:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[4]_0 ;
  wire [47:0]out;
  wire shiftReg_ce;
  wire stream_upsampled_empty_n;
  wire stream_upsampled_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'h22A2A2A2A2A2A2A2)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(internal_full_n_reg_0),
        .I2(stream_upsampled_empty_n),
        .I3(icmp_ln659_reg_2854),
        .I4(ap_condition_1167),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_4),
        .Q(stream_upsampled_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFCFCFCFCF4F4F4F)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n),
        .I1(stream_upsampled_full_n),
        .I2(ap_rst_n),
        .I3(E),
        .I4(stream_upsampled_empty_n),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__3_n_4));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[3]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_4),
        .Q(stream_upsampled_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__14 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__14_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__1_n_4 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__0_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[0]_i_1__3_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[1]_i_1__14_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[2]_i_1__1_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[3]_i_1__1_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[4]_0 ),
        .D(\mOutPtr[4]_i_2__0_n_4 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [47:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [47:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ;
  wire ap_clk;
  wire [47:0]in;
  wire [47:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_upsampled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__0_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg_23
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [47:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [47:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ;
  wire ap_clk;
  wire [47:0]in;
  wire [47:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__2 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__1 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__2 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_csc_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__2_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg_24
   (B,
    out,
    ap_clk_0,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [7:0]B;
  output [40:0]out;
  output [0:0]ap_clk_0;
  input [4:0]Q;
  input shiftReg_ce;
  input [47:0]in;
  input ap_clk;

  wire [7:0]B;
  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ;
  wire ap_clk;
  wire [0:0]ap_clk_0;
  wire [47:0]in;
  wire [40:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__1 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__1 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(B[0]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(B[1]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(B[2]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(B[3]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(B[4]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(B[5]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(B[6]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_scaled_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__1_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__20
       (.I0(out[16]),
        .O(B[7]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__21
       (.I0(out[40]),
        .O(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg_25
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [47:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [47:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ;
  wire ap_clk;
  wire [47:0]in;
  wire [47:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__3 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__2 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6__3 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_422_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_6__3_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg_26
   (D,
    Q,
    shiftReg_ce,
    in,
    ap_clk,
    \B_V_data_1_payload_B_reg[7] ,
    \B_V_data_1_payload_B_reg[15] ,
    \B_V_data_1_payload_B_reg[23] ,
    \B_V_data_1_payload_B_reg[31] ,
    \B_V_data_1_payload_B_reg[39] ,
    \B_V_data_1_payload_B_reg[47] );
  output [47:0]D;
  input [4:0]Q;
  input shiftReg_ce;
  input [47:0]in;
  input ap_clk;
  input [2:0]\B_V_data_1_payload_B_reg[7] ;
  input [2:0]\B_V_data_1_payload_B_reg[15] ;
  input [2:0]\B_V_data_1_payload_B_reg[23] ;
  input [2:0]\B_V_data_1_payload_B_reg[31] ;
  input [2:0]\B_V_data_1_payload_B_reg[39] ;
  input [2:0]\B_V_data_1_payload_B_reg[47] ;

  wire [2:0]\B_V_data_1_payload_B_reg[15] ;
  wire [2:0]\B_V_data_1_payload_B_reg[23] ;
  wire [2:0]\B_V_data_1_payload_B_reg[31] ;
  wire [2:0]\B_V_data_1_payload_B_reg[39] ;
  wire [2:0]\B_V_data_1_payload_B_reg[47] ;
  wire [2:0]\B_V_data_1_payload_B_reg[7] ;
  wire [47:0]D;
  wire [7:0]\MultiPixStream2AXIvideo_U0/mux_2_0 ;
  wire [7:0]\MultiPixStream2AXIvideo_U0/mux_2_0__0 ;
  wire [7:0]\MultiPixStream2AXIvideo_U0/mux_2_0__1 ;
  wire [7:0]\MultiPixStream2AXIvideo_U0/mux_2_0__2 ;
  wire [7:0]\MultiPixStream2AXIvideo_U0/mux_2_0__3 ;
  wire [7:0]\MultiPixStream2AXIvideo_U0/mux_2_0__4 ;
  wire [4:0]Q;
  wire ap_clk;
  wire [47:0]in;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [47:0]stream_out_420_dout;

  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[0]_i_1__1 
       (.I0(stream_out_420_dout[40]),
        .I1(\B_V_data_1_payload_B_reg[7] [0]),
        .I2(stream_out_420_dout[32]),
        .I3(\B_V_data_1_payload_B_reg[7] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[0]_i_2__0 
       (.I0(stream_out_420_dout[24]),
        .I1(stream_out_420_dout[16]),
        .I2(\B_V_data_1_payload_B_reg[7] [1]),
        .I3(stream_out_420_dout[8]),
        .I4(\B_V_data_1_payload_B_reg[7] [0]),
        .I5(stream_out_420_dout[0]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(stream_out_420_dout[42]),
        .I1(\B_V_data_1_payload_B_reg[15] [0]),
        .I2(stream_out_420_dout[34]),
        .I3(\B_V_data_1_payload_B_reg[15] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [2]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[10]_i_2 
       (.I0(stream_out_420_dout[26]),
        .I1(stream_out_420_dout[18]),
        .I2(\B_V_data_1_payload_B_reg[15] [1]),
        .I3(stream_out_420_dout[10]),
        .I4(\B_V_data_1_payload_B_reg[15] [0]),
        .I5(stream_out_420_dout[2]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(stream_out_420_dout[43]),
        .I1(\B_V_data_1_payload_B_reg[15] [0]),
        .I2(stream_out_420_dout[35]),
        .I3(\B_V_data_1_payload_B_reg[15] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [3]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[11]_i_2 
       (.I0(stream_out_420_dout[27]),
        .I1(stream_out_420_dout[19]),
        .I2(\B_V_data_1_payload_B_reg[15] [1]),
        .I3(stream_out_420_dout[11]),
        .I4(\B_V_data_1_payload_B_reg[15] [0]),
        .I5(stream_out_420_dout[3]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(stream_out_420_dout[44]),
        .I1(\B_V_data_1_payload_B_reg[15] [0]),
        .I2(stream_out_420_dout[36]),
        .I3(\B_V_data_1_payload_B_reg[15] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [4]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[12]_i_2 
       (.I0(stream_out_420_dout[28]),
        .I1(stream_out_420_dout[20]),
        .I2(\B_V_data_1_payload_B_reg[15] [1]),
        .I3(stream_out_420_dout[12]),
        .I4(\B_V_data_1_payload_B_reg[15] [0]),
        .I5(stream_out_420_dout[4]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(stream_out_420_dout[45]),
        .I1(\B_V_data_1_payload_B_reg[15] [0]),
        .I2(stream_out_420_dout[37]),
        .I3(\B_V_data_1_payload_B_reg[15] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [5]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[13]_i_2 
       (.I0(stream_out_420_dout[29]),
        .I1(stream_out_420_dout[21]),
        .I2(\B_V_data_1_payload_B_reg[15] [1]),
        .I3(stream_out_420_dout[13]),
        .I4(\B_V_data_1_payload_B_reg[15] [0]),
        .I5(stream_out_420_dout[5]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(stream_out_420_dout[46]),
        .I1(\B_V_data_1_payload_B_reg[15] [0]),
        .I2(stream_out_420_dout[38]),
        .I3(\B_V_data_1_payload_B_reg[15] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [6]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[14]_i_2 
       (.I0(stream_out_420_dout[30]),
        .I1(stream_out_420_dout[22]),
        .I2(\B_V_data_1_payload_B_reg[15] [1]),
        .I3(stream_out_420_dout[14]),
        .I4(\B_V_data_1_payload_B_reg[15] [0]),
        .I5(stream_out_420_dout[6]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(stream_out_420_dout[47]),
        .I1(\B_V_data_1_payload_B_reg[15] [0]),
        .I2(stream_out_420_dout[39]),
        .I3(\B_V_data_1_payload_B_reg[15] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [7]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[15]_i_2 
       (.I0(stream_out_420_dout[31]),
        .I1(stream_out_420_dout[23]),
        .I2(\B_V_data_1_payload_B_reg[15] [1]),
        .I3(stream_out_420_dout[15]),
        .I4(\B_V_data_1_payload_B_reg[15] [0]),
        .I5(stream_out_420_dout[7]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(stream_out_420_dout[40]),
        .I1(\B_V_data_1_payload_B_reg[23] [0]),
        .I2(stream_out_420_dout[32]),
        .I3(\B_V_data_1_payload_B_reg[23] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [0]),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[16]_i_2 
       (.I0(stream_out_420_dout[24]),
        .I1(stream_out_420_dout[16]),
        .I2(\B_V_data_1_payload_B_reg[23] [1]),
        .I3(stream_out_420_dout[8]),
        .I4(\B_V_data_1_payload_B_reg[23] [0]),
        .I5(stream_out_420_dout[0]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(stream_out_420_dout[41]),
        .I1(\B_V_data_1_payload_B_reg[23] [0]),
        .I2(stream_out_420_dout[33]),
        .I3(\B_V_data_1_payload_B_reg[23] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [1]),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[17]_i_2 
       (.I0(stream_out_420_dout[25]),
        .I1(stream_out_420_dout[17]),
        .I2(\B_V_data_1_payload_B_reg[23] [1]),
        .I3(stream_out_420_dout[9]),
        .I4(\B_V_data_1_payload_B_reg[23] [0]),
        .I5(stream_out_420_dout[1]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(stream_out_420_dout[42]),
        .I1(\B_V_data_1_payload_B_reg[23] [0]),
        .I2(stream_out_420_dout[34]),
        .I3(\B_V_data_1_payload_B_reg[23] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [2]),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[18]_i_2 
       (.I0(stream_out_420_dout[26]),
        .I1(stream_out_420_dout[18]),
        .I2(\B_V_data_1_payload_B_reg[23] [1]),
        .I3(stream_out_420_dout[10]),
        .I4(\B_V_data_1_payload_B_reg[23] [0]),
        .I5(stream_out_420_dout[2]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(stream_out_420_dout[43]),
        .I1(\B_V_data_1_payload_B_reg[23] [0]),
        .I2(stream_out_420_dout[35]),
        .I3(\B_V_data_1_payload_B_reg[23] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [3]),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[19]_i_2 
       (.I0(stream_out_420_dout[27]),
        .I1(stream_out_420_dout[19]),
        .I2(\B_V_data_1_payload_B_reg[23] [1]),
        .I3(stream_out_420_dout[11]),
        .I4(\B_V_data_1_payload_B_reg[23] [0]),
        .I5(stream_out_420_dout[3]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(stream_out_420_dout[41]),
        .I1(\B_V_data_1_payload_B_reg[7] [0]),
        .I2(stream_out_420_dout[33]),
        .I3(\B_V_data_1_payload_B_reg[7] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[1]_i_2 
       (.I0(stream_out_420_dout[25]),
        .I1(stream_out_420_dout[17]),
        .I2(\B_V_data_1_payload_B_reg[7] [1]),
        .I3(stream_out_420_dout[9]),
        .I4(\B_V_data_1_payload_B_reg[7] [0]),
        .I5(stream_out_420_dout[1]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(stream_out_420_dout[44]),
        .I1(\B_V_data_1_payload_B_reg[23] [0]),
        .I2(stream_out_420_dout[36]),
        .I3(\B_V_data_1_payload_B_reg[23] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [4]),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[20]_i_2 
       (.I0(stream_out_420_dout[28]),
        .I1(stream_out_420_dout[20]),
        .I2(\B_V_data_1_payload_B_reg[23] [1]),
        .I3(stream_out_420_dout[12]),
        .I4(\B_V_data_1_payload_B_reg[23] [0]),
        .I5(stream_out_420_dout[4]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(stream_out_420_dout[45]),
        .I1(\B_V_data_1_payload_B_reg[23] [0]),
        .I2(stream_out_420_dout[37]),
        .I3(\B_V_data_1_payload_B_reg[23] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [5]),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[21]_i_2 
       (.I0(stream_out_420_dout[29]),
        .I1(stream_out_420_dout[21]),
        .I2(\B_V_data_1_payload_B_reg[23] [1]),
        .I3(stream_out_420_dout[13]),
        .I4(\B_V_data_1_payload_B_reg[23] [0]),
        .I5(stream_out_420_dout[5]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(stream_out_420_dout[46]),
        .I1(\B_V_data_1_payload_B_reg[23] [0]),
        .I2(stream_out_420_dout[38]),
        .I3(\B_V_data_1_payload_B_reg[23] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [6]),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[22]_i_2 
       (.I0(stream_out_420_dout[30]),
        .I1(stream_out_420_dout[22]),
        .I2(\B_V_data_1_payload_B_reg[23] [1]),
        .I3(stream_out_420_dout[14]),
        .I4(\B_V_data_1_payload_B_reg[23] [0]),
        .I5(stream_out_420_dout[6]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(stream_out_420_dout[47]),
        .I1(\B_V_data_1_payload_B_reg[23] [0]),
        .I2(stream_out_420_dout[39]),
        .I3(\B_V_data_1_payload_B_reg[23] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [7]),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(stream_out_420_dout[31]),
        .I1(stream_out_420_dout[23]),
        .I2(\B_V_data_1_payload_B_reg[23] [1]),
        .I3(stream_out_420_dout[15]),
        .I4(\B_V_data_1_payload_B_reg[23] [0]),
        .I5(stream_out_420_dout[7]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__1 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[24]_i_1 
       (.I0(stream_out_420_dout[40]),
        .I1(\B_V_data_1_payload_B_reg[31] [0]),
        .I2(stream_out_420_dout[32]),
        .I3(\B_V_data_1_payload_B_reg[31] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [0]),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[24]_i_2 
       (.I0(stream_out_420_dout[24]),
        .I1(stream_out_420_dout[16]),
        .I2(\B_V_data_1_payload_B_reg[31] [1]),
        .I3(stream_out_420_dout[8]),
        .I4(\B_V_data_1_payload_B_reg[31] [0]),
        .I5(stream_out_420_dout[0]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[25]_i_1 
       (.I0(stream_out_420_dout[41]),
        .I1(\B_V_data_1_payload_B_reg[31] [0]),
        .I2(stream_out_420_dout[33]),
        .I3(\B_V_data_1_payload_B_reg[31] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [1]),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[25]_i_2 
       (.I0(stream_out_420_dout[25]),
        .I1(stream_out_420_dout[17]),
        .I2(\B_V_data_1_payload_B_reg[31] [1]),
        .I3(stream_out_420_dout[9]),
        .I4(\B_V_data_1_payload_B_reg[31] [0]),
        .I5(stream_out_420_dout[1]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[26]_i_1 
       (.I0(stream_out_420_dout[42]),
        .I1(\B_V_data_1_payload_B_reg[31] [0]),
        .I2(stream_out_420_dout[34]),
        .I3(\B_V_data_1_payload_B_reg[31] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [2]),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[26]_i_2 
       (.I0(stream_out_420_dout[26]),
        .I1(stream_out_420_dout[18]),
        .I2(\B_V_data_1_payload_B_reg[31] [1]),
        .I3(stream_out_420_dout[10]),
        .I4(\B_V_data_1_payload_B_reg[31] [0]),
        .I5(stream_out_420_dout[2]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[27]_i_1 
       (.I0(stream_out_420_dout[43]),
        .I1(\B_V_data_1_payload_B_reg[31] [0]),
        .I2(stream_out_420_dout[35]),
        .I3(\B_V_data_1_payload_B_reg[31] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [3]),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[27]_i_2 
       (.I0(stream_out_420_dout[27]),
        .I1(stream_out_420_dout[19]),
        .I2(\B_V_data_1_payload_B_reg[31] [1]),
        .I3(stream_out_420_dout[11]),
        .I4(\B_V_data_1_payload_B_reg[31] [0]),
        .I5(stream_out_420_dout[3]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[28]_i_1 
       (.I0(stream_out_420_dout[44]),
        .I1(\B_V_data_1_payload_B_reg[31] [0]),
        .I2(stream_out_420_dout[36]),
        .I3(\B_V_data_1_payload_B_reg[31] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [4]),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[28]_i_2 
       (.I0(stream_out_420_dout[28]),
        .I1(stream_out_420_dout[20]),
        .I2(\B_V_data_1_payload_B_reg[31] [1]),
        .I3(stream_out_420_dout[12]),
        .I4(\B_V_data_1_payload_B_reg[31] [0]),
        .I5(stream_out_420_dout[4]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[29]_i_1 
       (.I0(stream_out_420_dout[45]),
        .I1(\B_V_data_1_payload_B_reg[31] [0]),
        .I2(stream_out_420_dout[37]),
        .I3(\B_V_data_1_payload_B_reg[31] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [5]),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[29]_i_2 
       (.I0(stream_out_420_dout[29]),
        .I1(stream_out_420_dout[21]),
        .I2(\B_V_data_1_payload_B_reg[31] [1]),
        .I3(stream_out_420_dout[13]),
        .I4(\B_V_data_1_payload_B_reg[31] [0]),
        .I5(stream_out_420_dout[5]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(stream_out_420_dout[42]),
        .I1(\B_V_data_1_payload_B_reg[7] [0]),
        .I2(stream_out_420_dout[34]),
        .I3(\B_V_data_1_payload_B_reg[7] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[2]_i_2 
       (.I0(stream_out_420_dout[26]),
        .I1(stream_out_420_dout[18]),
        .I2(\B_V_data_1_payload_B_reg[7] [1]),
        .I3(stream_out_420_dout[10]),
        .I4(\B_V_data_1_payload_B_reg[7] [0]),
        .I5(stream_out_420_dout[2]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[30]_i_1 
       (.I0(stream_out_420_dout[46]),
        .I1(\B_V_data_1_payload_B_reg[31] [0]),
        .I2(stream_out_420_dout[38]),
        .I3(\B_V_data_1_payload_B_reg[31] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [6]),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[30]_i_2 
       (.I0(stream_out_420_dout[30]),
        .I1(stream_out_420_dout[22]),
        .I2(\B_V_data_1_payload_B_reg[31] [1]),
        .I3(stream_out_420_dout[14]),
        .I4(\B_V_data_1_payload_B_reg[31] [0]),
        .I5(stream_out_420_dout[6]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(stream_out_420_dout[47]),
        .I1(\B_V_data_1_payload_B_reg[31] [0]),
        .I2(stream_out_420_dout[39]),
        .I3(\B_V_data_1_payload_B_reg[31] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [7]),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[31]_i_2 
       (.I0(stream_out_420_dout[31]),
        .I1(stream_out_420_dout[23]),
        .I2(\B_V_data_1_payload_B_reg[31] [1]),
        .I3(stream_out_420_dout[15]),
        .I4(\B_V_data_1_payload_B_reg[31] [0]),
        .I5(stream_out_420_dout[7]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__2 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[32]_i_1 
       (.I0(stream_out_420_dout[40]),
        .I1(\B_V_data_1_payload_B_reg[39] [0]),
        .I2(stream_out_420_dout[32]),
        .I3(\B_V_data_1_payload_B_reg[39] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [0]),
        .O(D[32]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[32]_i_2 
       (.I0(stream_out_420_dout[24]),
        .I1(stream_out_420_dout[16]),
        .I2(\B_V_data_1_payload_B_reg[39] [1]),
        .I3(stream_out_420_dout[8]),
        .I4(\B_V_data_1_payload_B_reg[39] [0]),
        .I5(stream_out_420_dout[0]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[33]_i_1 
       (.I0(stream_out_420_dout[41]),
        .I1(\B_V_data_1_payload_B_reg[39] [0]),
        .I2(stream_out_420_dout[33]),
        .I3(\B_V_data_1_payload_B_reg[39] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [1]),
        .O(D[33]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[33]_i_2 
       (.I0(stream_out_420_dout[25]),
        .I1(stream_out_420_dout[17]),
        .I2(\B_V_data_1_payload_B_reg[39] [1]),
        .I3(stream_out_420_dout[9]),
        .I4(\B_V_data_1_payload_B_reg[39] [0]),
        .I5(stream_out_420_dout[1]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[34]_i_1 
       (.I0(stream_out_420_dout[42]),
        .I1(\B_V_data_1_payload_B_reg[39] [0]),
        .I2(stream_out_420_dout[34]),
        .I3(\B_V_data_1_payload_B_reg[39] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [2]),
        .O(D[34]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[34]_i_2 
       (.I0(stream_out_420_dout[26]),
        .I1(stream_out_420_dout[18]),
        .I2(\B_V_data_1_payload_B_reg[39] [1]),
        .I3(stream_out_420_dout[10]),
        .I4(\B_V_data_1_payload_B_reg[39] [0]),
        .I5(stream_out_420_dout[2]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[35]_i_1 
       (.I0(stream_out_420_dout[43]),
        .I1(\B_V_data_1_payload_B_reg[39] [0]),
        .I2(stream_out_420_dout[35]),
        .I3(\B_V_data_1_payload_B_reg[39] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [3]),
        .O(D[35]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[35]_i_2 
       (.I0(stream_out_420_dout[27]),
        .I1(stream_out_420_dout[19]),
        .I2(\B_V_data_1_payload_B_reg[39] [1]),
        .I3(stream_out_420_dout[11]),
        .I4(\B_V_data_1_payload_B_reg[39] [0]),
        .I5(stream_out_420_dout[3]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[36]_i_1 
       (.I0(stream_out_420_dout[44]),
        .I1(\B_V_data_1_payload_B_reg[39] [0]),
        .I2(stream_out_420_dout[36]),
        .I3(\B_V_data_1_payload_B_reg[39] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [4]),
        .O(D[36]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[36]_i_2 
       (.I0(stream_out_420_dout[28]),
        .I1(stream_out_420_dout[20]),
        .I2(\B_V_data_1_payload_B_reg[39] [1]),
        .I3(stream_out_420_dout[12]),
        .I4(\B_V_data_1_payload_B_reg[39] [0]),
        .I5(stream_out_420_dout[4]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[37]_i_1 
       (.I0(stream_out_420_dout[45]),
        .I1(\B_V_data_1_payload_B_reg[39] [0]),
        .I2(stream_out_420_dout[37]),
        .I3(\B_V_data_1_payload_B_reg[39] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [5]),
        .O(D[37]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[37]_i_2 
       (.I0(stream_out_420_dout[29]),
        .I1(stream_out_420_dout[21]),
        .I2(\B_V_data_1_payload_B_reg[39] [1]),
        .I3(stream_out_420_dout[13]),
        .I4(\B_V_data_1_payload_B_reg[39] [0]),
        .I5(stream_out_420_dout[5]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[38]_i_1 
       (.I0(stream_out_420_dout[46]),
        .I1(\B_V_data_1_payload_B_reg[39] [0]),
        .I2(stream_out_420_dout[38]),
        .I3(\B_V_data_1_payload_B_reg[39] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [6]),
        .O(D[38]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[38]_i_2 
       (.I0(stream_out_420_dout[30]),
        .I1(stream_out_420_dout[22]),
        .I2(\B_V_data_1_payload_B_reg[39] [1]),
        .I3(stream_out_420_dout[14]),
        .I4(\B_V_data_1_payload_B_reg[39] [0]),
        .I5(stream_out_420_dout[6]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[39]_i_1 
       (.I0(stream_out_420_dout[47]),
        .I1(\B_V_data_1_payload_B_reg[39] [0]),
        .I2(stream_out_420_dout[39]),
        .I3(\B_V_data_1_payload_B_reg[39] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [7]),
        .O(D[39]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[39]_i_2 
       (.I0(stream_out_420_dout[31]),
        .I1(stream_out_420_dout[23]),
        .I2(\B_V_data_1_payload_B_reg[39] [1]),
        .I3(stream_out_420_dout[15]),
        .I4(\B_V_data_1_payload_B_reg[39] [0]),
        .I5(stream_out_420_dout[7]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__3 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(stream_out_420_dout[43]),
        .I1(\B_V_data_1_payload_B_reg[7] [0]),
        .I2(stream_out_420_dout[35]),
        .I3(\B_V_data_1_payload_B_reg[7] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[3]_i_2 
       (.I0(stream_out_420_dout[27]),
        .I1(stream_out_420_dout[19]),
        .I2(\B_V_data_1_payload_B_reg[7] [1]),
        .I3(stream_out_420_dout[11]),
        .I4(\B_V_data_1_payload_B_reg[7] [0]),
        .I5(stream_out_420_dout[3]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[40]_i_1 
       (.I0(stream_out_420_dout[40]),
        .I1(\B_V_data_1_payload_B_reg[47] [0]),
        .I2(stream_out_420_dout[32]),
        .I3(\B_V_data_1_payload_B_reg[47] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [0]),
        .O(D[40]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[40]_i_2 
       (.I0(stream_out_420_dout[24]),
        .I1(stream_out_420_dout[16]),
        .I2(\B_V_data_1_payload_B_reg[47] [1]),
        .I3(stream_out_420_dout[8]),
        .I4(\B_V_data_1_payload_B_reg[47] [0]),
        .I5(stream_out_420_dout[0]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[41]_i_1 
       (.I0(stream_out_420_dout[41]),
        .I1(\B_V_data_1_payload_B_reg[47] [0]),
        .I2(stream_out_420_dout[33]),
        .I3(\B_V_data_1_payload_B_reg[47] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [1]),
        .O(D[41]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[41]_i_2 
       (.I0(stream_out_420_dout[25]),
        .I1(stream_out_420_dout[17]),
        .I2(\B_V_data_1_payload_B_reg[47] [1]),
        .I3(stream_out_420_dout[9]),
        .I4(\B_V_data_1_payload_B_reg[47] [0]),
        .I5(stream_out_420_dout[1]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[42]_i_1 
       (.I0(stream_out_420_dout[42]),
        .I1(\B_V_data_1_payload_B_reg[47] [0]),
        .I2(stream_out_420_dout[34]),
        .I3(\B_V_data_1_payload_B_reg[47] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [2]),
        .O(D[42]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[42]_i_2 
       (.I0(stream_out_420_dout[26]),
        .I1(stream_out_420_dout[18]),
        .I2(\B_V_data_1_payload_B_reg[47] [1]),
        .I3(stream_out_420_dout[10]),
        .I4(\B_V_data_1_payload_B_reg[47] [0]),
        .I5(stream_out_420_dout[2]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[43]_i_1 
       (.I0(stream_out_420_dout[43]),
        .I1(\B_V_data_1_payload_B_reg[47] [0]),
        .I2(stream_out_420_dout[35]),
        .I3(\B_V_data_1_payload_B_reg[47] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [3]),
        .O(D[43]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[43]_i_2 
       (.I0(stream_out_420_dout[27]),
        .I1(stream_out_420_dout[19]),
        .I2(\B_V_data_1_payload_B_reg[47] [1]),
        .I3(stream_out_420_dout[11]),
        .I4(\B_V_data_1_payload_B_reg[47] [0]),
        .I5(stream_out_420_dout[3]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[44]_i_1 
       (.I0(stream_out_420_dout[44]),
        .I1(\B_V_data_1_payload_B_reg[47] [0]),
        .I2(stream_out_420_dout[36]),
        .I3(\B_V_data_1_payload_B_reg[47] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [4]),
        .O(D[44]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[44]_i_2 
       (.I0(stream_out_420_dout[28]),
        .I1(stream_out_420_dout[20]),
        .I2(\B_V_data_1_payload_B_reg[47] [1]),
        .I3(stream_out_420_dout[12]),
        .I4(\B_V_data_1_payload_B_reg[47] [0]),
        .I5(stream_out_420_dout[4]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[45]_i_1 
       (.I0(stream_out_420_dout[45]),
        .I1(\B_V_data_1_payload_B_reg[47] [0]),
        .I2(stream_out_420_dout[37]),
        .I3(\B_V_data_1_payload_B_reg[47] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [5]),
        .O(D[45]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[45]_i_2 
       (.I0(stream_out_420_dout[29]),
        .I1(stream_out_420_dout[21]),
        .I2(\B_V_data_1_payload_B_reg[47] [1]),
        .I3(stream_out_420_dout[13]),
        .I4(\B_V_data_1_payload_B_reg[47] [0]),
        .I5(stream_out_420_dout[5]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[46]_i_1 
       (.I0(stream_out_420_dout[46]),
        .I1(\B_V_data_1_payload_B_reg[47] [0]),
        .I2(stream_out_420_dout[38]),
        .I3(\B_V_data_1_payload_B_reg[47] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [6]),
        .O(D[46]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[46]_i_2 
       (.I0(stream_out_420_dout[30]),
        .I1(stream_out_420_dout[22]),
        .I2(\B_V_data_1_payload_B_reg[47] [1]),
        .I3(stream_out_420_dout[14]),
        .I4(\B_V_data_1_payload_B_reg[47] [0]),
        .I5(stream_out_420_dout[6]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[47]_i_2 
       (.I0(stream_out_420_dout[47]),
        .I1(\B_V_data_1_payload_B_reg[47] [0]),
        .I2(stream_out_420_dout[39]),
        .I3(\B_V_data_1_payload_B_reg[47] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [7]),
        .O(D[47]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[47]_i_3 
       (.I0(stream_out_420_dout[31]),
        .I1(stream_out_420_dout[23]),
        .I2(\B_V_data_1_payload_B_reg[47] [1]),
        .I3(stream_out_420_dout[15]),
        .I4(\B_V_data_1_payload_B_reg[47] [0]),
        .I5(stream_out_420_dout[7]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__4 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(stream_out_420_dout[44]),
        .I1(\B_V_data_1_payload_B_reg[7] [0]),
        .I2(stream_out_420_dout[36]),
        .I3(\B_V_data_1_payload_B_reg[7] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[4]_i_2 
       (.I0(stream_out_420_dout[28]),
        .I1(stream_out_420_dout[20]),
        .I2(\B_V_data_1_payload_B_reg[7] [1]),
        .I3(stream_out_420_dout[12]),
        .I4(\B_V_data_1_payload_B_reg[7] [0]),
        .I5(stream_out_420_dout[4]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(stream_out_420_dout[45]),
        .I1(\B_V_data_1_payload_B_reg[7] [0]),
        .I2(stream_out_420_dout[37]),
        .I3(\B_V_data_1_payload_B_reg[7] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[5]_i_2 
       (.I0(stream_out_420_dout[29]),
        .I1(stream_out_420_dout[21]),
        .I2(\B_V_data_1_payload_B_reg[7] [1]),
        .I3(stream_out_420_dout[13]),
        .I4(\B_V_data_1_payload_B_reg[7] [0]),
        .I5(stream_out_420_dout[5]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(stream_out_420_dout[46]),
        .I1(\B_V_data_1_payload_B_reg[7] [0]),
        .I2(stream_out_420_dout[38]),
        .I3(\B_V_data_1_payload_B_reg[7] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[6]_i_2 
       (.I0(stream_out_420_dout[30]),
        .I1(stream_out_420_dout[22]),
        .I2(\B_V_data_1_payload_B_reg[7] [1]),
        .I3(stream_out_420_dout[14]),
        .I4(\B_V_data_1_payload_B_reg[7] [0]),
        .I5(stream_out_420_dout[6]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(stream_out_420_dout[47]),
        .I1(\B_V_data_1_payload_B_reg[7] [0]),
        .I2(stream_out_420_dout[39]),
        .I3(\B_V_data_1_payload_B_reg[7] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[7]_i_2 
       (.I0(stream_out_420_dout[31]),
        .I1(stream_out_420_dout[23]),
        .I2(\B_V_data_1_payload_B_reg[7] [1]),
        .I3(stream_out_420_dout[15]),
        .I4(\B_V_data_1_payload_B_reg[7] [0]),
        .I5(stream_out_420_dout[7]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(stream_out_420_dout[40]),
        .I1(\B_V_data_1_payload_B_reg[15] [0]),
        .I2(stream_out_420_dout[32]),
        .I3(\B_V_data_1_payload_B_reg[15] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [0]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[8]_i_2 
       (.I0(stream_out_420_dout[24]),
        .I1(stream_out_420_dout[16]),
        .I2(\B_V_data_1_payload_B_reg[15] [1]),
        .I3(stream_out_420_dout[8]),
        .I4(\B_V_data_1_payload_B_reg[15] [0]),
        .I5(stream_out_420_dout[0]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(stream_out_420_dout[41]),
        .I1(\B_V_data_1_payload_B_reg[15] [0]),
        .I2(stream_out_420_dout[33]),
        .I3(\B_V_data_1_payload_B_reg[15] [2]),
        .I4(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [1]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \B_V_data_1_payload_A[9]_i_2 
       (.I0(stream_out_420_dout[25]),
        .I1(stream_out_420_dout[17]),
        .I2(\B_V_data_1_payload_B_reg[15] [1]),
        .I3(stream_out_420_dout[9]),
        .I4(\B_V_data_1_payload_B_reg[15] [0]),
        .I5(stream_out_420_dout[1]),
        .O(\MultiPixStream2AXIvideo_U0/mux_2_0__0 [1]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(stream_out_420_dout[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3__4 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4__4 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__3 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_6 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(stream_out_420_dout[10]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(stream_out_420_dout[11]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(stream_out_420_dout[12]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(stream_out_420_dout[13]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(stream_out_420_dout[14]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(stream_out_420_dout[15]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(stream_out_420_dout[16]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(stream_out_420_dout[17]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(stream_out_420_dout[18]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(stream_out_420_dout[19]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(stream_out_420_dout[1]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(stream_out_420_dout[20]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(stream_out_420_dout[21]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(stream_out_420_dout[22]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(stream_out_420_dout[23]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(stream_out_420_dout[24]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(stream_out_420_dout[25]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(stream_out_420_dout[26]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(stream_out_420_dout[27]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(stream_out_420_dout[28]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(stream_out_420_dout[29]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(stream_out_420_dout[2]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(stream_out_420_dout[30]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(stream_out_420_dout[31]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(stream_out_420_dout[32]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(stream_out_420_dout[33]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(stream_out_420_dout[34]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(stream_out_420_dout[35]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(stream_out_420_dout[36]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(stream_out_420_dout[37]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(stream_out_420_dout[38]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(stream_out_420_dout[39]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(stream_out_420_dout[3]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(stream_out_420_dout[40]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(stream_out_420_dout[41]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(stream_out_420_dout[42]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(stream_out_420_dout[43]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(stream_out_420_dout[44]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(stream_out_420_dout[45]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(stream_out_420_dout[46]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(stream_out_420_dout[47]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(stream_out_420_dout[4]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(stream_out_420_dout[5]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(stream_out_420_dout[6]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(stream_out_420_dout[7]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(stream_out_420_dout[8]));
  (* srl_bus_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_out_420_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(stream_out_420_dout[9]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_shiftReg_27
   (out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [47:0]out;
  input [4:0]Q;
  input shiftReg_ce;
  input [47:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ;
  wire ap_clk;
  wire [47:0]in;
  wire [47:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][0]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__4 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[15][0]_srl16_i_5__4 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][10]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][11]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][12]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][13]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][14]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][15]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][16]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][17]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][18]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][19]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][1]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][20]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][21]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][22]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][23]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][24]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][25]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][26]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][27]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][28]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][29]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][2]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][30]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][31]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][32]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][33]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][34]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][35]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][36]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][37]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][38]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][39]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][3]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][40]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][41]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][42]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][43]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][44]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][45]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][46]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][47]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][4]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][5]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][6]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][7]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][8]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] " *) 
  (* srl_name = "inst/\stream_in_U/U_bd_c2dc_hsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[15][9]_srl16 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(\SRL_SIG_reg[15][0]_srl16_i_5__4_n_4 ),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w8_d2_S
   (ColorMode_c20_full_n,
    ColorMode_c20_empty_n,
    internal_full_n_reg_0,
    D,
    ap_clk,
    \SRL_SIG_reg[1][0] ,
    ColorMode_c_full_n,
    ap_rst_n,
    internal_empty_n_reg_0,
    AXIvideo2MultiPixStream_U0_ColorMode_read,
    AXIvideo2MultiPixStream_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    SS,
    \SRL_SIG_reg[0][7] );
  output ColorMode_c20_full_n;
  output ColorMode_c20_empty_n;
  output internal_full_n_reg_0;
  output [7:0]D;
  input ap_clk;
  input \SRL_SIG_reg[1][0] ;
  input ColorMode_c_full_n;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input AXIvideo2MultiPixStream_U0_ColorMode_read;
  input AXIvideo2MultiPixStream_U0_ap_start;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [0:0]SS;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire AXIvideo2MultiPixStream_U0_ColorMode_read;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire ColorMode_c20_empty_n;
  wire ColorMode_c20_full_n;
  wire ColorMode_c_full_n;
  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__0_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__0_n_4;
  wire internal_full_n_i_2__14_n_4;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_4 ;
  wire \mOutPtr[1]_i_1__0_n_4 ;
  wire \mOutPtr[1]_i_2__0_n_4 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w8_d2_S_shiftReg_112 U_bd_c2dc_hsc_0_fifo_w8_d2_S_ram
       (.ColorMode_c_full_n(ColorMode_c_full_n),
        .D(D),
        .Q({\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (ColorMode_c20_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(ColorMode_c20_empty_n),
        .I3(AXIvideo2MultiPixStream_U0_ColorMode_read),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1__0_n_4));
  LUT3 #(
    .INIT(8'h7F)) 
    internal_empty_n_i_2
       (.I0(ColorMode_c20_full_n),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(ColorMode_c_full_n),
        .O(internal_full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_4),
        .Q(ColorMode_c20_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__14_n_4),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(ColorMode_c20_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_4));
  LUT6 #(
    .INIT(64'h7F00000000000000)) 
    internal_full_n_i_2__14
       (.I0(ColorMode_c20_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(AXIvideo2MultiPixStream_U0_ap_start),
        .I3(ColorMode_c20_full_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(ColorMode_c_full_n),
        .O(internal_full_n_i_2__14_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_4),
        .Q(ColorMode_c20_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_4 ));
  LUT6 #(
    .INIT(64'h7F80808080808080)) 
    \mOutPtr[1]_i_1__0 
       (.I0(ColorMode_c_full_n),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(ColorMode_c20_full_n),
        .I3(AXIvideo2MultiPixStream_U0_ap_start),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(ColorMode_c20_empty_n),
        .O(\mOutPtr[1]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2__0 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_4 ));
  LUT6 #(
    .INIT(64'h0080808080808080)) 
    \mOutPtr[1]_i_3 
       (.I0(AXIvideo2MultiPixStream_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ColorMode_c20_empty_n),
        .I3(ColorMode_c_full_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(ColorMode_c20_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_4 ),
        .D(\mOutPtr[0]_i_1__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__0_n_4 ),
        .D(\mOutPtr[1]_i_2__0_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w8_d2_S_0
   (ColorMode_c_full_n,
    ColorMode_c_empty_n,
    in,
    internal_full_n_reg_0,
    ap_sync_ready,
    ap_sync_reg_v_hscaler_entry22_U0_ap_ready,
    internal_full_n_reg_1,
    ap_return_1_preg0,
    Block_split12_proc_U0_ap_return_0,
    start_once_reg_reg,
    ap_clk,
    ColorMode_c20_full_n,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][0] ,
    ap_rst_n,
    internal_empty_n_reg_0,
    int_ap_ready_reg,
    ap_start,
    int_ap_ready_reg_0,
    ap_sync_hscale_core_polyphase_U0_ap_ready,
    ap_return_1_preg,
    ap_return_0_preg,
    start_once_reg,
    start_for_Block_split12_proc_U0_full_n,
    start_for_AXIvideo2MultiPixStream_U0_full_n,
    SS,
    D);
  output ColorMode_c_full_n;
  output ColorMode_c_empty_n;
  output [7:0]in;
  output internal_full_n_reg_0;
  output ap_sync_ready;
  output ap_sync_reg_v_hscaler_entry22_U0_ap_ready;
  output internal_full_n_reg_1;
  output ap_return_1_preg0;
  output Block_split12_proc_U0_ap_return_0;
  output start_once_reg_reg;
  input ap_clk;
  input ColorMode_c20_full_n;
  input \SRL_SIG_reg[1][0] ;
  input \SRL_SIG_reg[0][0] ;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input int_ap_ready_reg;
  input ap_start;
  input int_ap_ready_reg_0;
  input ap_sync_hscale_core_polyphase_U0_ap_ready;
  input ap_return_1_preg;
  input ap_return_0_preg;
  input start_once_reg;
  input start_for_Block_split12_proc_U0_full_n;
  input start_for_AXIvideo2MultiPixStream_U0_full_n;
  input [0:0]SS;
  input [7:0]D;

  wire Block_split12_proc_U0_ap_return_0;
  wire ColorMode_c20_full_n;
  wire ColorMode_c_empty_n;
  wire ColorMode_c_full_n;
  wire [7:0]D;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_return_0_preg;
  wire ap_return_1_preg;
  wire ap_return_1_preg0;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_hscale_core_polyphase_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_v_hscaler_entry22_U0_ap_ready;
  wire [7:0]in;
  wire int_ap_ready_reg;
  wire int_ap_ready_reg_0;
  wire internal_empty_n_i_1_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_4;
  wire internal_full_n_i_2__16_n_4;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1_n_4 ;
  wire \mOutPtr[1]_i_1_n_4 ;
  wire \mOutPtr[1]_i_2_n_4 ;
  wire \mOutPtr[1]_i_5_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire shiftReg_addr;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_Block_split12_proc_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w8_d2_S_shiftReg U_bd_c2dc_hsc_0_fifo_w8_d2_S_ram
       (.Block_split12_proc_U0_ap_return_0(Block_split12_proc_U0_ap_return_0),
        .ColorMode_c20_full_n(ColorMode_c20_full_n),
        .D(D),
        .Q({\mOutPtr_reg_n_4_[1] ,\mOutPtr_reg_n_4_[0] }),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[1][0]_0 (ColorMode_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .ap_return_0_preg(ap_return_0_preg),
        .ap_return_1_preg(ap_return_1_preg),
        .ap_return_1_preg0(ap_return_1_preg0),
        .in(in),
        .shiftReg_addr(shiftReg_addr));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_0_preg[0]_i_2 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .O(shiftReg_addr));
  LUT6 #(
    .INIT(64'hF4000000FFFFFFFF)) 
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_i_1
       (.I0(internal_full_n_reg_1),
        .I1(int_ap_ready_reg_0),
        .I2(int_ap_ready_reg),
        .I3(ap_sync_hscale_core_polyphase_U0_ap_ready),
        .I4(ap_start),
        .I5(ap_rst_n),
        .O(ap_sync_reg_v_hscaler_entry22_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_i_3
       (.I0(ColorMode_c_full_n),
        .I1(ColorMode_c20_full_n),
        .O(internal_full_n_reg_1));
  LUT6 #(
    .INIT(64'hEAAAAAAA00000000)) 
    int_ap_ready_i_1
       (.I0(int_ap_ready_reg),
        .I1(ColorMode_c_full_n),
        .I2(ColorMode_c20_full_n),
        .I3(ap_start),
        .I4(int_ap_ready_reg_0),
        .I5(ap_sync_hscale_core_polyphase_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'hAA0AAA0AAA0A8A0A)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(\SRL_SIG_reg[0][0] ),
        .I2(internal_empty_n_reg_0),
        .I3(ColorMode_c_empty_n),
        .I4(\mOutPtr_reg_n_4_[1] ),
        .I5(\mOutPtr_reg_n_4_[0] ),
        .O(internal_empty_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    internal_empty_n_i_2__0
       (.I0(ColorMode_c_full_n),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(ColorMode_c20_full_n),
        .O(internal_full_n_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_4),
        .Q(ColorMode_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__16_n_4),
        .I1(\mOutPtr_reg_n_4_[1] ),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(ColorMode_c_full_n),
        .I4(ap_rst_n),
        .I5(\mOutPtr[1]_i_5_n_4 ),
        .O(internal_full_n_i_1_n_4));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hD0000000)) 
    internal_full_n_i_2__16
       (.I0(ColorMode_c_empty_n),
        .I1(\SRL_SIG_reg[0][0] ),
        .I2(ColorMode_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(ColorMode_c20_full_n),
        .O(internal_full_n_i_2__16_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_4),
        .Q(ColorMode_c_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h807F8080)) 
    \mOutPtr[1]_i_1 
       (.I0(ColorMode_c20_full_n),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(ColorMode_c_full_n),
        .I3(\SRL_SIG_reg[0][0] ),
        .I4(ColorMode_c_empty_n),
        .O(\mOutPtr[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_2 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .I1(\mOutPtr[1]_i_5_n_4 ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .O(\mOutPtr[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'h00002AAA)) 
    \mOutPtr[1]_i_5 
       (.I0(ColorMode_c_empty_n),
        .I1(ColorMode_c20_full_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(ColorMode_c_full_n),
        .I4(\SRL_SIG_reg[0][0] ),
        .O(\mOutPtr[1]_i_5_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_4 ),
        .D(\mOutPtr[0]_i_1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1_n_4 ),
        .D(\mOutPtr[1]_i_2_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
  LUT6 #(
    .INIT(64'hCCCCA888CCCCCCCC)) 
    start_once_reg_i_1__2
       (.I0(internal_full_n_reg_1),
        .I1(start_once_reg),
        .I2(start_for_Block_split12_proc_U0_full_n),
        .I3(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I4(int_ap_ready_reg),
        .I5(ap_start),
        .O(start_once_reg_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w8_d2_S_shiftReg
   (in,
    ap_return_1_preg0,
    Block_split12_proc_U0_ap_return_0,
    Q,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    ColorMode_c20_full_n,
    ap_return_1_preg,
    \SRL_SIG_reg[0][0]_0 ,
    shiftReg_addr,
    ap_return_0_preg,
    D,
    ap_clk);
  output [7:0]in;
  output ap_return_1_preg0;
  output Block_split12_proc_U0_ap_return_0;
  input [1:0]Q;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input ColorMode_c20_full_n;
  input ap_return_1_preg;
  input \SRL_SIG_reg[0][0]_0 ;
  input shiftReg_addr;
  input ap_return_0_preg;
  input [7:0]D;
  input ap_clk;

  wire Block_split12_proc_U0_ap_return_0;
  wire ColorMode_c20_full_n;
  wire [7:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_return_0_preg;
  wire \ap_return_0_preg[0]_i_3_n_4 ;
  wire \ap_return_0_preg[0]_i_4_n_4 ;
  wire \ap_return_0_preg[0]_i_5_n_4 ;
  wire \ap_return_0_preg[0]_i_6_n_4 ;
  wire ap_return_1_preg;
  wire ap_return_1_preg0;
  wire [7:0]in;
  wire shiftReg_addr;
  wire shiftReg_ce;

  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(ColorMode_c20_full_n),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][1]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][2]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][3]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][4]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][5]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][6]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG_reg[3][7]_srl4_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(in[7]));
  LUT6 #(
    .INIT(64'hFFFF0000FF1BFF1B)) 
    \ap_return_0_preg[0]_i_1 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[1]_1 [1]),
        .I3(\ap_return_0_preg[0]_i_3_n_4 ),
        .I4(ap_return_0_preg),
        .I5(\SRL_SIG_reg[0][0]_0 ),
        .O(Block_split12_proc_U0_ap_return_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFFEE)) 
    \ap_return_0_preg[0]_i_3 
       (.I0(\ap_return_0_preg[0]_i_4_n_4 ),
        .I1(\ap_return_0_preg[0]_i_5_n_4 ),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .I4(shiftReg_addr),
        .I5(\ap_return_0_preg[0]_i_6_n_4 ),
        .O(\ap_return_0_preg[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \ap_return_0_preg[0]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\ap_return_0_preg[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \ap_return_0_preg[0]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\ap_return_0_preg[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFAFAAFCFFACAA)) 
    \ap_return_0_preg[0]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\ap_return_0_preg[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h8888888B8B888B8B)) 
    \ap_return_1_preg[0]_i_1 
       (.I0(ap_return_1_preg),
        .I1(\SRL_SIG_reg[0][0]_0 ),
        .I2(\ap_return_0_preg[0]_i_3_n_4 ),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(ap_return_1_preg0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w8_d2_S_shiftReg_112
   (D,
    Q,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    ColorMode_c_full_n,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input [1:0]Q;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input ColorMode_c_full_n;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire ColorMode_c_full_n;
  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_552[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_552[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_552[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_552[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_552[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_552[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_552[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \ColorMode_read_reg_552[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(D[7]));
  LUT3 #(
    .INIT(8'h80)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .I2(ColorMode_c_full_n),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w8_d4_S
   (ColorMode_c21_full_n,
    ColorMode_c21_empty_n,
    shiftReg_ce,
    shiftReg_ce_0,
    out,
    ap_clk,
    Block_split12_proc_U0_ap_start,
    ColorMode_c_empty_n,
    ap_done_reg,
    v_csc_core_U0_colorMode_read,
    ap_rst_n,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    \SRL_SIG_reg[1][0] ,
    icmp_ln165_loc_channel_full_n,
    ap_sync_reg_channel_write_bPassThruHcr1,
    bPassThruHcr1_full_n,
    Block_split12_proc_U0_ColorMode_out_write,
    in,
    SS);
  output ColorMode_c21_full_n;
  output ColorMode_c21_empty_n;
  output shiftReg_ce;
  output shiftReg_ce_0;
  output [7:0]out;
  input ap_clk;
  input Block_split12_proc_U0_ap_start;
  input ColorMode_c_empty_n;
  input ap_done_reg;
  input v_csc_core_U0_colorMode_read;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input internal_full_n_reg_0;
  input \SRL_SIG_reg[1][0] ;
  input icmp_ln165_loc_channel_full_n;
  input ap_sync_reg_channel_write_bPassThruHcr1;
  input bPassThruHcr1_full_n;
  input Block_split12_proc_U0_ColorMode_out_write;
  input [7:0]in;
  input [0:0]SS;

  wire Block_split12_proc_U0_ColorMode_out_write;
  wire Block_split12_proc_U0_ap_start;
  wire ColorMode_c21_empty_n;
  wire ColorMode_c21_full_n;
  wire ColorMode_c_empty_n;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_sync_reg_channel_write_bPassThruHcr1;
  wire bPassThruHcr1_full_n;
  wire icmp_ln165_loc_channel_full_n;
  wire [7:0]in;
  wire internal_empty_n_i_1__15_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__16_n_4;
  wire internal_full_n_i_2__10_n_4;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__9_n_4 ;
  wire \mOutPtr[1]_i_1__8_n_4 ;
  wire \mOutPtr[2]_i_1__9_n_4 ;
  wire \mOutPtr[2]_i_2__1_n_4 ;
  wire [7:0]out;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire v_csc_core_U0_colorMode_read;

  LUT6 #(
    .INIT(64'h5555400000000000)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(ColorMode_c21_full_n),
        .I2(ColorMode_c_empty_n),
        .I3(Block_split12_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(icmp_ln165_loc_channel_full_n),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h5555400000000000)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(ap_sync_reg_channel_write_bPassThruHcr1),
        .I1(ColorMode_c21_full_n),
        .I2(ColorMode_c_empty_n),
        .I3(Block_split12_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(bPassThruHcr1_full_n),
        .O(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w8_d4_S_shiftReg U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram
       (.Block_split12_proc_U0_ColorMode_out_write(Block_split12_proc_U0_ColorMode_out_write),
        .Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .out(out));
  LUT6 #(
    .INIT(64'h88AA88AA88AA08AA)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(ColorMode_c21_empty_n),
        .I2(v_csc_core_U0_colorMode_read),
        .I3(internal_empty_n_reg_0),
        .I4(internal_full_n_i_2__10_n_4),
        .I5(mOutPtr[1]),
        .O(internal_empty_n_i_1__15_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_4),
        .Q(ColorMode_c21_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFDFFF5F5F5555)) 
    internal_full_n_i_1__16
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__10_n_4),
        .I2(internal_full_n_reg_0),
        .I3(mOutPtr[1]),
        .I4(internal_empty_n_reg_0),
        .I5(ColorMode_c21_full_n),
        .O(internal_full_n_i_1__16_n_4));
  LUT2 #(
    .INIT(4'hE)) 
    internal_full_n_i_2__10
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_2__10_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_4),
        .Q(ColorMode_c21_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h95556AAA)) 
    \mOutPtr[1]_i_1__8 
       (.I0(mOutPtr[1]),
        .I1(ColorMode_c21_empty_n),
        .I2(v_csc_core_U0_colorMode_read),
        .I3(internal_empty_n_reg_0),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[1]_i_1__8_n_4 ));
  LUT6 #(
    .INIT(64'hFF7F008000800080)) 
    \mOutPtr[2]_i_1__9 
       (.I0(Block_split12_proc_U0_ap_start),
        .I1(ColorMode_c_empty_n),
        .I2(ColorMode_c21_full_n),
        .I3(ap_done_reg),
        .I4(v_csc_core_U0_colorMode_read),
        .I5(ColorMode_c21_empty_n),
        .O(\mOutPtr[2]_i_1__9_n_4 ));
  LUT6 #(
    .INIT(64'hD5552AAABFFF4000)) 
    \mOutPtr[2]_i_2__1 
       (.I0(mOutPtr[1]),
        .I1(ColorMode_c21_empty_n),
        .I2(v_csc_core_U0_colorMode_read),
        .I3(internal_empty_n_reg_0),
        .I4(mOutPtr[2]),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[2]_i_2__1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__9_n_4 ),
        .D(\mOutPtr[0]_i_1__9_n_4 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__9_n_4 ),
        .D(\mOutPtr[1]_i_1__8_n_4 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[2]_i_1__9_n_4 ),
        .D(\mOutPtr[2]_i_2__1_n_4 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w8_d4_S_shiftReg
   (out,
    Q,
    Block_split12_proc_U0_ColorMode_out_write,
    in,
    ap_clk);
  output [7:0]out;
  input [2:0]Q;
  input Block_split12_proc_U0_ColorMode_out_write;
  input [7:0]in;
  input ap_clk;

  wire Block_split12_proc_U0_ColorMode_out_write;
  wire [2:0]Q;
  wire ap_clk;
  wire [7:0]in;
  wire [7:0]out;
  wire [1:0]shiftReg_addr;

  (* srl_bus_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_split12_proc_U0_ColorMode_out_write),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_split12_proc_U0_ColorMode_out_write),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_split12_proc_U0_ColorMode_out_write),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_split12_proc_U0_ColorMode_out_write),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_split12_proc_U0_ColorMode_out_write),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_split12_proc_U0_ColorMode_out_write),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_split12_proc_U0_ColorMode_out_write),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\ColorMode_c21_U/U_bd_c2dc_hsc_0_fifo_w8_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(Block_split12_proc_U0_ColorMode_out_write),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase
   (icmp_ln659_reg_2854,
    start_once_reg,
    \int_hfltCoeff_shift_reg[0] ,
    ADDRBWRADDR,
    hscale_core_polyphase_U0_phasesH_ce0,
    E,
    ap_condition_1167,
    Q,
    \x_reg_727_reg[11]_0 ,
    \x_4_reg_2754_reg[11]_0 ,
    hscale_core_polyphase_U0_hfltCoeff_ce0,
    in,
    \y_reg_716_reg[11]_0 ,
    \icmp_ln659_reg_2854_reg[0]_0 ,
    mOutPtr110_out,
    shiftReg_ce,
    ap_enable_reg_pp1_iter16_reg_0,
    ap_sync_hscale_core_polyphase_U0_ap_ready,
    \x_reg_727_reg[3]_0 ,
    ap_clk,
    SS,
    \int_hfltCoeff_shift_reg[0]_0 ,
    ap_rst_n,
    stream_scaled_full_n,
    stream_upsampled_empty_n,
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready,
    ap_start,
    start_for_v_csc_core_U0_full_n,
    ap_enable_reg_pp0_iter0_reg_0,
    \ap_CS_fsm[0]_i_2__1_0 ,
    \icmp_ln636_reg_2741_reg[0]_0 ,
    \icmp_ln636_reg_2741_reg[0]_1 ,
    \icmp_ln636_reg_2741_reg[0]_2 ,
    \icmp_ln636_reg_2741_reg[0]_3 ,
    \icmp_ln636_reg_2741_reg[0]_4 ,
    \icmp_ln636_reg_2741_reg[0]_5 ,
    \icmp_ln636_reg_2741_reg[0]_6 ,
    \icmp_ln659_reg_2854_reg[0]_1 ,
    \and_ln794_reg_2858_reg[0]_i_3_0 ,
    out,
    \icmp_ln636_reg_2741_reg[0]_7 ,
    \icmp_ln636_reg_2741_reg[0]_8 ,
    \mOutPtr_reg[4] ,
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg,
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0,
    D,
    hfltCoeff_q0);
  output icmp_ln659_reg_2854;
  output start_once_reg;
  output \int_hfltCoeff_shift_reg[0] ;
  output [7:0]ADDRBWRADDR;
  output hscale_core_polyphase_U0_phasesH_ce0;
  output [0:0]E;
  output ap_condition_1167;
  output [0:0]Q;
  output [10:0]\x_reg_727_reg[11]_0 ;
  output [4:0]\x_4_reg_2754_reg[11]_0 ;
  output hscale_core_polyphase_U0_hfltCoeff_ce0;
  output [47:0]in;
  output [5:0]\y_reg_716_reg[11]_0 ;
  output [0:0]\icmp_ln659_reg_2854_reg[0]_0 ;
  output mOutPtr110_out;
  output shiftReg_ce;
  output ap_enable_reg_pp1_iter16_reg_0;
  output ap_sync_hscale_core_polyphase_U0_ap_ready;
  output \x_reg_727_reg[3]_0 ;
  input ap_clk;
  input [0:0]SS;
  input \int_hfltCoeff_shift_reg[0]_0 ;
  input ap_rst_n;
  input stream_scaled_full_n;
  input stream_upsampled_empty_n;
  input ap_sync_reg_hscale_core_polyphase_U0_ap_ready;
  input ap_start;
  input start_for_v_csc_core_U0_full_n;
  input ap_enable_reg_pp0_iter0_reg_0;
  input [5:0]\ap_CS_fsm[0]_i_2__1_0 ;
  input \icmp_ln636_reg_2741_reg[0]_0 ;
  input \icmp_ln636_reg_2741_reg[0]_1 ;
  input \icmp_ln636_reg_2741_reg[0]_2 ;
  input \icmp_ln636_reg_2741_reg[0]_3 ;
  input \icmp_ln636_reg_2741_reg[0]_4 ;
  input \icmp_ln636_reg_2741_reg[0]_5 ;
  input \icmp_ln636_reg_2741_reg[0]_6 ;
  input [15:0]\icmp_ln659_reg_2854_reg[0]_1 ;
  input [15:0]\and_ln794_reg_2858_reg[0]_i_3_0 ;
  input [47:0]out;
  input [1:0]\icmp_ln636_reg_2741_reg[0]_7 ;
  input [2:0]\icmp_ln636_reg_2741_reg[0]_8 ;
  input \mOutPtr_reg[4] ;
  input ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg;
  input ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0;
  input [17:0]D;
  input [15:0]hfltCoeff_q0;

  wire [7:0]ADDRBWRADDR;
  wire [1:0]ArrayLoc_0_reg_2764;
  wire ArrayLoc_0_reg_27640;
  wire [1:0]ArrayLoc_0_reg_2764_pp1_iter5_reg;
  wire [0:0]ArrayLoc_1_reg_2783;
  wire [1:1]ArrayLoc_1_reg_2783_pp1_iter4_reg;
  wire [1:0]ArrayLoc_1_reg_2783_pp1_iter5_reg;
  wire BitSetCnt_U_n_5;
  wire BitSetCnt_U_n_7;
  wire [17:0]D;
  wire [0:0]E;
  wire FiltCoeff_0_0_U_n_10;
  wire FiltCoeff_0_0_U_n_11;
  wire FiltCoeff_0_0_U_n_12;
  wire FiltCoeff_0_0_U_n_13;
  wire FiltCoeff_0_0_U_n_14;
  wire FiltCoeff_0_0_U_n_15;
  wire FiltCoeff_0_0_U_n_16;
  wire FiltCoeff_0_0_U_n_17;
  wire FiltCoeff_0_0_U_n_18;
  wire FiltCoeff_0_0_U_n_19;
  wire FiltCoeff_0_0_U_n_4;
  wire FiltCoeff_0_0_U_n_5;
  wire FiltCoeff_0_0_U_n_6;
  wire FiltCoeff_0_0_U_n_7;
  wire FiltCoeff_0_0_U_n_8;
  wire FiltCoeff_0_0_U_n_9;
  wire FiltCoeff_0_1_U_n_10;
  wire FiltCoeff_0_1_U_n_11;
  wire FiltCoeff_0_1_U_n_12;
  wire FiltCoeff_0_1_U_n_13;
  wire FiltCoeff_0_1_U_n_14;
  wire FiltCoeff_0_1_U_n_15;
  wire FiltCoeff_0_1_U_n_16;
  wire FiltCoeff_0_1_U_n_17;
  wire FiltCoeff_0_1_U_n_18;
  wire FiltCoeff_0_1_U_n_19;
  wire FiltCoeff_0_1_U_n_20;
  wire FiltCoeff_0_1_U_n_5;
  wire FiltCoeff_0_1_U_n_6;
  wire FiltCoeff_0_1_U_n_7;
  wire FiltCoeff_0_1_U_n_8;
  wire FiltCoeff_0_1_U_n_9;
  wire FiltCoeff_1_0_U_n_10;
  wire FiltCoeff_1_0_U_n_11;
  wire FiltCoeff_1_0_U_n_12;
  wire FiltCoeff_1_0_U_n_13;
  wire FiltCoeff_1_0_U_n_14;
  wire FiltCoeff_1_0_U_n_15;
  wire FiltCoeff_1_0_U_n_16;
  wire FiltCoeff_1_0_U_n_17;
  wire FiltCoeff_1_0_U_n_18;
  wire FiltCoeff_1_0_U_n_19;
  wire FiltCoeff_1_0_U_n_4;
  wire FiltCoeff_1_0_U_n_5;
  wire FiltCoeff_1_0_U_n_6;
  wire FiltCoeff_1_0_U_n_7;
  wire FiltCoeff_1_0_U_n_8;
  wire FiltCoeff_1_0_U_n_9;
  wire [5:0]FiltCoeff_1_0_address0;
  wire FiltCoeff_1_1_U_n_10;
  wire FiltCoeff_1_1_U_n_11;
  wire FiltCoeff_1_1_U_n_12;
  wire FiltCoeff_1_1_U_n_13;
  wire FiltCoeff_1_1_U_n_14;
  wire FiltCoeff_1_1_U_n_15;
  wire FiltCoeff_1_1_U_n_16;
  wire FiltCoeff_1_1_U_n_17;
  wire FiltCoeff_1_1_U_n_18;
  wire FiltCoeff_1_1_U_n_19;
  wire FiltCoeff_1_1_U_n_20;
  wire FiltCoeff_1_1_U_n_5;
  wire FiltCoeff_1_1_U_n_6;
  wire FiltCoeff_1_1_U_n_7;
  wire FiltCoeff_1_1_U_n_8;
  wire FiltCoeff_1_1_U_n_9;
  wire [5:0]FiltCoeff_1_1_address0;
  wire FiltCoeff_2_0_U_n_10;
  wire FiltCoeff_2_0_U_n_11;
  wire FiltCoeff_2_0_U_n_12;
  wire FiltCoeff_2_0_U_n_13;
  wire FiltCoeff_2_0_U_n_14;
  wire FiltCoeff_2_0_U_n_15;
  wire FiltCoeff_2_0_U_n_16;
  wire FiltCoeff_2_0_U_n_17;
  wire FiltCoeff_2_0_U_n_18;
  wire FiltCoeff_2_0_U_n_19;
  wire FiltCoeff_2_0_U_n_4;
  wire FiltCoeff_2_0_U_n_5;
  wire FiltCoeff_2_0_U_n_6;
  wire FiltCoeff_2_0_U_n_7;
  wire FiltCoeff_2_0_U_n_8;
  wire FiltCoeff_2_0_U_n_9;
  wire [5:0]FiltCoeff_2_0_address0;
  wire FiltCoeff_2_1_U_n_10;
  wire FiltCoeff_2_1_U_n_11;
  wire FiltCoeff_2_1_U_n_12;
  wire FiltCoeff_2_1_U_n_13;
  wire FiltCoeff_2_1_U_n_14;
  wire FiltCoeff_2_1_U_n_15;
  wire FiltCoeff_2_1_U_n_16;
  wire FiltCoeff_2_1_U_n_17;
  wire FiltCoeff_2_1_U_n_18;
  wire FiltCoeff_2_1_U_n_19;
  wire FiltCoeff_2_1_U_n_20;
  wire FiltCoeff_2_1_U_n_5;
  wire FiltCoeff_2_1_U_n_6;
  wire FiltCoeff_2_1_U_n_7;
  wire FiltCoeff_2_1_U_n_8;
  wire FiltCoeff_2_1_U_n_9;
  wire [5:0]FiltCoeff_2_1_address0;
  wire FiltCoeff_3_0_U_n_10;
  wire FiltCoeff_3_0_U_n_11;
  wire FiltCoeff_3_0_U_n_12;
  wire FiltCoeff_3_0_U_n_13;
  wire FiltCoeff_3_0_U_n_14;
  wire FiltCoeff_3_0_U_n_15;
  wire FiltCoeff_3_0_U_n_16;
  wire FiltCoeff_3_0_U_n_17;
  wire FiltCoeff_3_0_U_n_18;
  wire FiltCoeff_3_0_U_n_19;
  wire FiltCoeff_3_0_U_n_4;
  wire FiltCoeff_3_0_U_n_5;
  wire FiltCoeff_3_0_U_n_6;
  wire FiltCoeff_3_0_U_n_7;
  wire FiltCoeff_3_0_U_n_8;
  wire FiltCoeff_3_0_U_n_9;
  wire [5:0]FiltCoeff_3_0_address0;
  wire FiltCoeff_3_1_U_n_10;
  wire FiltCoeff_3_1_U_n_11;
  wire FiltCoeff_3_1_U_n_12;
  wire FiltCoeff_3_1_U_n_13;
  wire FiltCoeff_3_1_U_n_14;
  wire FiltCoeff_3_1_U_n_15;
  wire FiltCoeff_3_1_U_n_16;
  wire FiltCoeff_3_1_U_n_17;
  wire FiltCoeff_3_1_U_n_18;
  wire FiltCoeff_3_1_U_n_19;
  wire FiltCoeff_3_1_U_n_20;
  wire FiltCoeff_3_1_U_n_5;
  wire FiltCoeff_3_1_U_n_6;
  wire FiltCoeff_3_1_U_n_7;
  wire FiltCoeff_3_1_U_n_8;
  wire FiltCoeff_3_1_U_n_9;
  wire [5:0]FiltCoeff_3_1_address0;
  wire FiltCoeff_4_0_U_n_10;
  wire FiltCoeff_4_0_U_n_11;
  wire FiltCoeff_4_0_U_n_12;
  wire FiltCoeff_4_0_U_n_13;
  wire FiltCoeff_4_0_U_n_14;
  wire FiltCoeff_4_0_U_n_15;
  wire FiltCoeff_4_0_U_n_16;
  wire FiltCoeff_4_0_U_n_17;
  wire FiltCoeff_4_0_U_n_18;
  wire FiltCoeff_4_0_U_n_19;
  wire FiltCoeff_4_0_U_n_4;
  wire FiltCoeff_4_0_U_n_5;
  wire FiltCoeff_4_0_U_n_6;
  wire FiltCoeff_4_0_U_n_7;
  wire FiltCoeff_4_0_U_n_8;
  wire FiltCoeff_4_0_U_n_9;
  wire [5:0]FiltCoeff_4_0_address0;
  wire FiltCoeff_4_1_U_n_10;
  wire FiltCoeff_4_1_U_n_11;
  wire FiltCoeff_4_1_U_n_12;
  wire FiltCoeff_4_1_U_n_13;
  wire FiltCoeff_4_1_U_n_14;
  wire FiltCoeff_4_1_U_n_15;
  wire FiltCoeff_4_1_U_n_16;
  wire FiltCoeff_4_1_U_n_17;
  wire FiltCoeff_4_1_U_n_18;
  wire FiltCoeff_4_1_U_n_19;
  wire FiltCoeff_4_1_U_n_20;
  wire FiltCoeff_4_1_U_n_5;
  wire FiltCoeff_4_1_U_n_6;
  wire FiltCoeff_4_1_U_n_7;
  wire FiltCoeff_4_1_U_n_8;
  wire FiltCoeff_4_1_U_n_9;
  wire [5:0]FiltCoeff_4_1_address0;
  wire FiltCoeff_5_0_U_n_10;
  wire FiltCoeff_5_0_U_n_11;
  wire FiltCoeff_5_0_U_n_12;
  wire FiltCoeff_5_0_U_n_13;
  wire FiltCoeff_5_0_U_n_14;
  wire FiltCoeff_5_0_U_n_15;
  wire FiltCoeff_5_0_U_n_16;
  wire FiltCoeff_5_0_U_n_17;
  wire FiltCoeff_5_0_U_n_18;
  wire FiltCoeff_5_0_U_n_19;
  wire FiltCoeff_5_0_U_n_4;
  wire FiltCoeff_5_0_U_n_5;
  wire FiltCoeff_5_0_U_n_6;
  wire FiltCoeff_5_0_U_n_7;
  wire FiltCoeff_5_0_U_n_8;
  wire FiltCoeff_5_0_U_n_9;
  wire [5:0]FiltCoeff_5_0_address0;
  wire FiltCoeff_5_1_U_n_10;
  wire FiltCoeff_5_1_U_n_11;
  wire FiltCoeff_5_1_U_n_12;
  wire FiltCoeff_5_1_U_n_13;
  wire FiltCoeff_5_1_U_n_14;
  wire FiltCoeff_5_1_U_n_15;
  wire FiltCoeff_5_1_U_n_16;
  wire FiltCoeff_5_1_U_n_17;
  wire FiltCoeff_5_1_U_n_18;
  wire FiltCoeff_5_1_U_n_19;
  wire FiltCoeff_5_1_U_n_20;
  wire FiltCoeff_5_1_U_n_5;
  wire FiltCoeff_5_1_U_n_6;
  wire FiltCoeff_5_1_U_n_7;
  wire FiltCoeff_5_1_U_n_8;
  wire FiltCoeff_5_1_U_n_9;
  wire [5:0]FiltCoeff_5_1_address0;
  wire OutPixPrv_0_val_V_1_fu_260;
  wire [7:0]OutPixPrv_0_val_V_1_fu_260__0;
  wire [7:0]OutPixPrv_1_val_V_1_fu_264;
  wire [7:0]OutPixPrv_2_val_V_1_fu_268;
  wire [7:0]OutPix_1_reg_2958;
  wire OutPix_1_reg_29580;
  wire [7:0]OutPix_2_reg_2967;
  wire [7:0]OutPix_3_reg_2976;
  wire [7:0]OutPix_4_reg_2985;
  wire [7:0]OutPix_5_reg_2994;
  wire [7:0]OutPix_reg_2949;
  wire [5:0]PhaseH_0_reg_2759;
  wire \PhaseH_0_reg_2759_pp1_iter4_reg_reg[0]_srl2_n_4 ;
  wire \PhaseH_0_reg_2759_pp1_iter4_reg_reg[1]_srl2_n_4 ;
  wire \PhaseH_0_reg_2759_pp1_iter4_reg_reg[2]_srl2_n_4 ;
  wire \PhaseH_0_reg_2759_pp1_iter4_reg_reg[3]_srl2_n_4 ;
  wire \PhaseH_0_reg_2759_pp1_iter4_reg_reg[4]_srl2_n_4 ;
  wire \PhaseH_0_reg_2759_pp1_iter4_reg_reg[5]_srl2_n_4 ;
  wire [5:0]PhaseH_0_reg_2759_pp1_iter5_reg;
  wire [5:0]PhaseH_1_reg_2778;
  wire \PhaseH_1_reg_2778_pp1_iter4_reg_reg[0]_srl2_n_4 ;
  wire \PhaseH_1_reg_2778_pp1_iter4_reg_reg[1]_srl2_n_4 ;
  wire \PhaseH_1_reg_2778_pp1_iter4_reg_reg[2]_srl2_n_4 ;
  wire \PhaseH_1_reg_2778_pp1_iter4_reg_reg[3]_srl2_n_4 ;
  wire \PhaseH_1_reg_2778_pp1_iter4_reg_reg[4]_srl2_n_4 ;
  wire \PhaseH_1_reg_2778_pp1_iter4_reg_reg[5]_srl2_n_4 ;
  wire [5:0]PhaseH_1_reg_2778_pp1_iter5_reg;
  wire [7:0]PixArray_val_V_0_0_fu_300;
  wire \PixArray_val_V_0_0_fu_300[0]_i_1_n_4 ;
  wire \PixArray_val_V_0_0_fu_300[1]_i_1_n_4 ;
  wire \PixArray_val_V_0_0_fu_300[2]_i_1_n_4 ;
  wire \PixArray_val_V_0_0_fu_300[3]_i_1_n_4 ;
  wire \PixArray_val_V_0_0_fu_300[4]_i_1_n_4 ;
  wire \PixArray_val_V_0_0_fu_300[5]_i_1_n_4 ;
  wire \PixArray_val_V_0_0_fu_300[6]_i_1_n_4 ;
  wire \PixArray_val_V_0_0_fu_300[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_0_1_fu_304;
  wire \PixArray_val_V_0_1_fu_304[0]_i_1_n_4 ;
  wire \PixArray_val_V_0_1_fu_304[1]_i_1_n_4 ;
  wire \PixArray_val_V_0_1_fu_304[2]_i_1_n_4 ;
  wire \PixArray_val_V_0_1_fu_304[3]_i_1_n_4 ;
  wire \PixArray_val_V_0_1_fu_304[4]_i_1_n_4 ;
  wire \PixArray_val_V_0_1_fu_304[5]_i_1_n_4 ;
  wire \PixArray_val_V_0_1_fu_304[6]_i_1_n_4 ;
  wire \PixArray_val_V_0_1_fu_304[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_0_2_fu_284;
  wire \PixArray_val_V_0_2_fu_284[0]_i_1_n_4 ;
  wire \PixArray_val_V_0_2_fu_284[1]_i_1_n_4 ;
  wire \PixArray_val_V_0_2_fu_284[2]_i_1_n_4 ;
  wire \PixArray_val_V_0_2_fu_284[3]_i_1_n_4 ;
  wire \PixArray_val_V_0_2_fu_284[4]_i_1_n_4 ;
  wire \PixArray_val_V_0_2_fu_284[5]_i_1_n_4 ;
  wire \PixArray_val_V_0_2_fu_284[6]_i_1_n_4 ;
  wire \PixArray_val_V_0_2_fu_284[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_1_0_fu_312;
  wire \PixArray_val_V_1_0_fu_312[0]_i_1_n_4 ;
  wire \PixArray_val_V_1_0_fu_312[1]_i_1_n_4 ;
  wire \PixArray_val_V_1_0_fu_312[2]_i_1_n_4 ;
  wire \PixArray_val_V_1_0_fu_312[3]_i_1_n_4 ;
  wire \PixArray_val_V_1_0_fu_312[4]_i_1_n_4 ;
  wire \PixArray_val_V_1_0_fu_312[5]_i_1_n_4 ;
  wire \PixArray_val_V_1_0_fu_312[6]_i_1_n_4 ;
  wire \PixArray_val_V_1_0_fu_312[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_1_1_fu_316;
  wire \PixArray_val_V_1_1_fu_316[0]_i_1_n_4 ;
  wire \PixArray_val_V_1_1_fu_316[1]_i_1_n_4 ;
  wire \PixArray_val_V_1_1_fu_316[2]_i_1_n_4 ;
  wire \PixArray_val_V_1_1_fu_316[3]_i_1_n_4 ;
  wire \PixArray_val_V_1_1_fu_316[4]_i_1_n_4 ;
  wire \PixArray_val_V_1_1_fu_316[5]_i_1_n_4 ;
  wire \PixArray_val_V_1_1_fu_316[6]_i_1_n_4 ;
  wire \PixArray_val_V_1_1_fu_316[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_1_2_fu_296;
  wire \PixArray_val_V_1_2_fu_296[0]_i_1_n_4 ;
  wire \PixArray_val_V_1_2_fu_296[1]_i_1_n_4 ;
  wire \PixArray_val_V_1_2_fu_296[2]_i_1_n_4 ;
  wire \PixArray_val_V_1_2_fu_296[3]_i_1_n_4 ;
  wire \PixArray_val_V_1_2_fu_296[4]_i_1_n_4 ;
  wire \PixArray_val_V_1_2_fu_296[5]_i_1_n_4 ;
  wire \PixArray_val_V_1_2_fu_296[6]_i_1_n_4 ;
  wire \PixArray_val_V_1_2_fu_296[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_2_0_fu_324;
  wire \PixArray_val_V_2_0_fu_324[0]_i_1_n_4 ;
  wire \PixArray_val_V_2_0_fu_324[1]_i_1_n_4 ;
  wire \PixArray_val_V_2_0_fu_324[2]_i_1_n_4 ;
  wire \PixArray_val_V_2_0_fu_324[3]_i_1_n_4 ;
  wire \PixArray_val_V_2_0_fu_324[4]_i_1_n_4 ;
  wire \PixArray_val_V_2_0_fu_324[5]_i_1_n_4 ;
  wire \PixArray_val_V_2_0_fu_324[6]_i_1_n_4 ;
  wire \PixArray_val_V_2_0_fu_324[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_2_1_fu_328;
  wire \PixArray_val_V_2_1_fu_328[0]_i_1_n_4 ;
  wire \PixArray_val_V_2_1_fu_328[1]_i_1_n_4 ;
  wire \PixArray_val_V_2_1_fu_328[2]_i_1_n_4 ;
  wire \PixArray_val_V_2_1_fu_328[3]_i_1_n_4 ;
  wire \PixArray_val_V_2_1_fu_328[4]_i_1_n_4 ;
  wire \PixArray_val_V_2_1_fu_328[5]_i_1_n_4 ;
  wire \PixArray_val_V_2_1_fu_328[6]_i_1_n_4 ;
  wire \PixArray_val_V_2_1_fu_328[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_2_2_fu_308;
  wire \PixArray_val_V_2_2_fu_308[0]_i_1_n_4 ;
  wire \PixArray_val_V_2_2_fu_308[1]_i_1_n_4 ;
  wire \PixArray_val_V_2_2_fu_308[2]_i_1_n_4 ;
  wire \PixArray_val_V_2_2_fu_308[3]_i_1_n_4 ;
  wire \PixArray_val_V_2_2_fu_308[4]_i_1_n_4 ;
  wire \PixArray_val_V_2_2_fu_308[5]_i_1_n_4 ;
  wire \PixArray_val_V_2_2_fu_308[6]_i_1_n_4 ;
  wire \PixArray_val_V_2_2_fu_308[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_3_0_fu_336;
  wire \PixArray_val_V_3_0_fu_336[0]_i_1_n_4 ;
  wire \PixArray_val_V_3_0_fu_336[1]_i_1_n_4 ;
  wire \PixArray_val_V_3_0_fu_336[2]_i_1_n_4 ;
  wire \PixArray_val_V_3_0_fu_336[3]_i_1_n_4 ;
  wire \PixArray_val_V_3_0_fu_336[4]_i_1_n_4 ;
  wire \PixArray_val_V_3_0_fu_336[5]_i_1_n_4 ;
  wire \PixArray_val_V_3_0_fu_336[6]_i_1_n_4 ;
  wire \PixArray_val_V_3_0_fu_336[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_3_1_fu_340;
  wire \PixArray_val_V_3_1_fu_340[0]_i_1_n_4 ;
  wire \PixArray_val_V_3_1_fu_340[1]_i_1_n_4 ;
  wire \PixArray_val_V_3_1_fu_340[2]_i_1_n_4 ;
  wire \PixArray_val_V_3_1_fu_340[3]_i_1_n_4 ;
  wire \PixArray_val_V_3_1_fu_340[4]_i_1_n_4 ;
  wire \PixArray_val_V_3_1_fu_340[5]_i_1_n_4 ;
  wire \PixArray_val_V_3_1_fu_340[6]_i_1_n_4 ;
  wire \PixArray_val_V_3_1_fu_340[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_3_2_fu_320;
  wire \PixArray_val_V_3_2_fu_320[0]_i_1_n_4 ;
  wire \PixArray_val_V_3_2_fu_320[1]_i_1_n_4 ;
  wire \PixArray_val_V_3_2_fu_320[2]_i_1_n_4 ;
  wire \PixArray_val_V_3_2_fu_320[3]_i_1_n_4 ;
  wire \PixArray_val_V_3_2_fu_320[4]_i_1_n_4 ;
  wire \PixArray_val_V_3_2_fu_320[5]_i_1_n_4 ;
  wire \PixArray_val_V_3_2_fu_320[6]_i_1_n_4 ;
  wire \PixArray_val_V_3_2_fu_320[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_4_0_fu_348;
  wire [7:0]PixArray_val_V_4_1_fu_352;
  wire [7:0]PixArray_val_V_4_2_fu_332;
  wire \PixArray_val_V_4_2_fu_332[0]_i_1_n_4 ;
  wire \PixArray_val_V_4_2_fu_332[1]_i_1_n_4 ;
  wire \PixArray_val_V_4_2_fu_332[2]_i_1_n_4 ;
  wire \PixArray_val_V_4_2_fu_332[3]_i_1_n_4 ;
  wire \PixArray_val_V_4_2_fu_332[4]_i_1_n_4 ;
  wire \PixArray_val_V_4_2_fu_332[5]_i_1_n_4 ;
  wire \PixArray_val_V_4_2_fu_332[6]_i_1_n_4 ;
  wire \PixArray_val_V_4_2_fu_332[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_5_0_fu_360;
  wire [7:0]PixArray_val_V_5_1_fu_364;
  wire [7:0]PixArray_val_V_5_2_fu_344;
  wire \PixArray_val_V_5_2_fu_344[0]_i_1_n_4 ;
  wire \PixArray_val_V_5_2_fu_344[1]_i_1_n_4 ;
  wire \PixArray_val_V_5_2_fu_344[2]_i_1_n_4 ;
  wire \PixArray_val_V_5_2_fu_344[3]_i_1_n_4 ;
  wire \PixArray_val_V_5_2_fu_344[4]_i_1_n_4 ;
  wire \PixArray_val_V_5_2_fu_344[5]_i_1_n_4 ;
  wire \PixArray_val_V_5_2_fu_344[6]_i_1_n_4 ;
  wire \PixArray_val_V_5_2_fu_344[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_6_0_2_fu_276;
  wire \PixArray_val_V_6_0_2_fu_276[0]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_2_fu_276[1]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_2_fu_276[2]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_2_fu_276[3]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_2_fu_276[4]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_2_fu_276[5]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_2_fu_276[6]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_2_fu_276[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_6_0_7_fu_288;
  wire \PixArray_val_V_6_0_7_fu_288[0]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_7_fu_288[1]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_7_fu_288[2]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_7_fu_288[3]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_7_fu_288[4]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_7_fu_288[5]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_7_fu_288[6]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_7_fu_288[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_6_0_8_fu_372;
  wire \PixArray_val_V_6_0_8_fu_372[0]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_8_fu_372[1]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_8_fu_372[2]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_8_fu_372[3]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_8_fu_372[4]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_8_fu_372[5]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_8_fu_372[6]_i_1_n_4 ;
  wire \PixArray_val_V_6_0_8_fu_372[7]_i_2_n_4 ;
  wire [7:0]PixArray_val_V_6_1_2_fu_280;
  wire \PixArray_val_V_6_1_2_fu_280[0]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_2_fu_280[1]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_2_fu_280[2]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_2_fu_280[3]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_2_fu_280[4]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_2_fu_280[5]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_2_fu_280[6]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_2_fu_280[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_6_1_7_fu_292;
  wire \PixArray_val_V_6_1_7_fu_292[0]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_7_fu_292[1]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_7_fu_292[2]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_7_fu_292[3]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_7_fu_292[4]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_7_fu_292[5]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_7_fu_292[6]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_7_fu_292[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_6_1_8_fu_376;
  wire \PixArray_val_V_6_1_8_fu_376[0]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_8_fu_376[1]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_8_fu_376[2]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_8_fu_376[3]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_8_fu_376[4]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_8_fu_376[5]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_8_fu_376[6]_i_1_n_4 ;
  wire \PixArray_val_V_6_1_8_fu_376[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_6_2_1_fu_380;
  wire \PixArray_val_V_6_2_1_fu_380[0]_i_1_n_4 ;
  wire \PixArray_val_V_6_2_1_fu_380[1]_i_1_n_4 ;
  wire \PixArray_val_V_6_2_1_fu_380[2]_i_1_n_4 ;
  wire \PixArray_val_V_6_2_1_fu_380[3]_i_1_n_4 ;
  wire \PixArray_val_V_6_2_1_fu_380[4]_i_1_n_4 ;
  wire \PixArray_val_V_6_2_1_fu_380[5]_i_1_n_4 ;
  wire \PixArray_val_V_6_2_1_fu_380[6]_i_1_n_4 ;
  wire \PixArray_val_V_6_2_1_fu_380[7]_i_1_n_4 ;
  wire [7:0]PixArray_val_V_6_2_fu_356;
  wire [7:0]PixArray_val_V_7_0_fu_384;
  wire [7:0]PixArray_val_V_7_1_fu_388;
  wire [7:0]PixArray_val_V_7_2_1_fu_392;
  wire [7:0]PixArray_val_V_7_2_fu_368;
  wire [0:0]Q;
  wire [0:0]ReadEn_1_reg_794;
  wire ReadEn_1_reg_7941;
  wire ReadEn_reg_773;
  wire ReadEn_reg_7730;
  wire \ReadEn_reg_773_reg_n_4_[0] ;
  wire [0:0]SS;
  wire [8:0]add_ln608_1_fu_932_p2;
  wire [2:0]add_ln611_fu_976_p2;
  wire and_ln794_fu_1320_p2;
  wire and_ln794_reg_2858;
  wire and_ln794_reg_28580;
  wire \and_ln794_reg_2858[0]_i_10_n_4 ;
  wire \and_ln794_reg_2858[0]_i_11_n_4 ;
  wire \and_ln794_reg_2858[0]_i_12_n_4 ;
  wire \and_ln794_reg_2858[0]_i_13_n_4 ;
  wire \and_ln794_reg_2858[0]_i_14_n_4 ;
  wire \and_ln794_reg_2858[0]_i_15_n_4 ;
  wire \and_ln794_reg_2858[0]_i_16_n_4 ;
  wire \and_ln794_reg_2858[0]_i_17_n_4 ;
  wire \and_ln794_reg_2858[0]_i_18_n_4 ;
  wire \and_ln794_reg_2858[0]_i_19_n_4 ;
  wire \and_ln794_reg_2858[0]_i_4_n_4 ;
  wire \and_ln794_reg_2858[0]_i_5_n_4 ;
  wire \and_ln794_reg_2858[0]_i_6_n_4 ;
  wire \and_ln794_reg_2858[0]_i_7_n_4 ;
  wire \and_ln794_reg_2858[0]_i_8_n_4 ;
  wire \and_ln794_reg_2858[0]_i_9_n_4 ;
  wire \and_ln794_reg_2858_pp1_iter14_reg_reg[0]_srl10_n_4 ;
  wire and_ln794_reg_2858_pp1_iter15_reg;
  wire [15:0]\and_ln794_reg_2858_reg[0]_i_3_0 ;
  wire \and_ln794_reg_2858_reg[0]_i_3_n_10 ;
  wire \and_ln794_reg_2858_reg[0]_i_3_n_11 ;
  wire \and_ln794_reg_2858_reg[0]_i_3_n_5 ;
  wire \and_ln794_reg_2858_reg[0]_i_3_n_6 ;
  wire \and_ln794_reg_2858_reg[0]_i_3_n_7 ;
  wire \and_ln794_reg_2858_reg[0]_i_3_n_8 ;
  wire \and_ln794_reg_2858_reg[0]_i_3_n_9 ;
  wire [5:0]\ap_CS_fsm[0]_i_2__1_0 ;
  wire \ap_CS_fsm[5]_i_2__0_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_state24;
  wire ap_CS_fsm_state5;
  wire ap_CS_fsm_state6;
  wire [5:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_condition_1167;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_4;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter11;
  wire ap_enable_reg_pp1_iter12;
  wire ap_enable_reg_pp1_iter13;
  wire ap_enable_reg_pp1_iter14;
  wire ap_enable_reg_pp1_iter15;
  wire ap_enable_reg_pp1_iter16_i_1_n_4;
  wire ap_enable_reg_pp1_iter16_reg_0;
  wire ap_enable_reg_pp1_iter16_reg_n_4;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter3;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter6_i_1_n_4;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8;
  wire ap_enable_reg_pp1_iter9;
  wire [15:0]ap_phi_mux_xWritePos_phi_fu_766_p4;
  wire [12:0]ap_phi_mux_x_phi_fu_731_p4;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_hscale_core_polyphase_U0_ap_ready;
  wire ap_sync_reg_hscale_core_polyphase_U0_ap_ready;
  wire ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg;
  wire ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0;
  wire \bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in ;
  wire \bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in_0 ;
  wire \bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in_1 ;
  wire \bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in_2 ;
  wire \bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in_3 ;
  wire \bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in_4 ;
  wire brmerge_0_demorgan_fu_1459_p2;
  wire brmerge_0_demorgan_reg_2901;
  wire \brmerge_0_demorgan_reg_2901_pp1_iter14_reg_reg[0]_srl10_n_4 ;
  wire brmerge_0_demorgan_reg_2901_pp1_iter15_reg;
  wire cmp138_0_reg_2862;
  wire \cmp138_0_reg_2862[0]_i_1_n_4 ;
  wire \cmp138_0_reg_2862_pp1_iter14_reg_reg[0]_srl10_n_4 ;
  wire cmp138_0_reg_2862_pp1_iter15_reg;
  wire cmp189_0_reg_2886;
  wire \cmp189_0_reg_2886_pp1_iter14_reg_reg[0]_srl10_n_4 ;
  wire cmp189_0_reg_2886_pp1_iter15_reg;
  wire empty_74_reg_24640;
  wire \empty_74_reg_2464[0]_i_1_n_4 ;
  wire \empty_74_reg_2464[1]_i_2_n_4 ;
  wire \empty_74_reg_2464[2]_i_2_n_4 ;
  wire \empty_74_reg_2464[3]_i_2_n_4 ;
  wire \empty_74_reg_2464[4]_i_2_n_4 ;
  wire \empty_74_reg_2464[5]_i_2_n_4 ;
  wire \gen_write[1].mem_reg_0_i_17_n_4 ;
  wire \gen_write[1].mem_reg_0_i_20_n_4 ;
  wire \gen_write[1].mem_reg_0_i_21_n_4 ;
  wire \gen_write[1].mem_reg_0_i_22_n_4 ;
  wire \gen_write[1].mem_reg_0_i_23_n_4 ;
  wire \gen_write[1].mem_reg_0_i_24_n_4 ;
  wire \gen_write[1].mem_reg_0_i_25_n_4 ;
  wire \gen_write[1].mem_reg_i_21_n_4 ;
  wire \gen_write[1].mem_reg_i_22_n_4 ;
  wire \gen_write[1].mem_reg_i_23_n_4 ;
  wire [7:0]grp_hscale_polyphase_fu_852_ap_return_0;
  wire [7:0]grp_hscale_polyphase_fu_852_ap_return_1;
  wire [7:0]grp_hscale_polyphase_fu_852_ap_return_2;
  wire [7:0]grp_hscale_polyphase_fu_852_ap_return_3;
  wire [7:0]grp_hscale_polyphase_fu_852_ap_return_4;
  wire [7:0]grp_hscale_polyphase_fu_852_ap_return_5;
  wire grp_hscale_polyphase_fu_852_ap_start_reg;
  wire grp_hscale_polyphase_fu_852_ap_start_reg_i_1_n_4;
  wire [17:8]grp_reg_ap_uint_18_s_fu_1119_ap_return;
  wire grp_reg_ap_uint_18_s_fu_1119_n_10;
  wire grp_reg_ap_uint_18_s_fu_1119_n_11;
  wire grp_reg_ap_uint_18_s_fu_1119_n_12;
  wire grp_reg_ap_uint_18_s_fu_1119_n_13;
  wire grp_reg_ap_uint_18_s_fu_1119_n_16;
  wire grp_reg_ap_uint_18_s_fu_1119_n_17;
  wire grp_reg_ap_uint_18_s_fu_1119_n_18;
  wire grp_reg_ap_uint_18_s_fu_1119_n_19;
  wire grp_reg_ap_uint_18_s_fu_1119_n_20;
  wire grp_reg_ap_uint_18_s_fu_1119_n_21;
  wire grp_reg_ap_uint_18_s_fu_1119_n_22;
  wire grp_reg_ap_uint_18_s_fu_1119_n_23;
  wire grp_reg_ap_uint_18_s_fu_1119_n_4;
  wire grp_reg_ap_uint_18_s_fu_1119_n_5;
  wire grp_reg_ap_uint_18_s_fu_1119_n_6;
  wire grp_reg_ap_uint_18_s_fu_1119_n_7;
  wire grp_reg_ap_uint_18_s_fu_1119_n_8;
  wire grp_reg_ap_uint_18_s_fu_1119_n_9;
  wire [15:0]hfltCoeff_q0;
  wire hscale_core_polyphase_U0_ap_ready;
  wire [0:0]hscale_core_polyphase_U0_hfltCoeff_address0;
  wire hscale_core_polyphase_U0_hfltCoeff_ce0;
  wire hscale_core_polyphase_U0_phasesH_ce0;
  wire i_reg_694;
  wire i_reg_6940;
  wire \i_reg_694_reg_n_4_[0] ;
  wire \i_reg_694_reg_n_4_[1] ;
  wire \i_reg_694_reg_n_4_[2] ;
  wire \i_reg_694_reg_n_4_[3] ;
  wire \i_reg_694_reg_n_4_[4] ;
  wire \i_reg_694_reg_n_4_[5] ;
  wire \i_reg_694_reg_n_4_[6] ;
  wire icmp141_reg_28220;
  wire icmp_ln608_fu_938_p2;
  wire icmp_ln608_reg_2448;
  wire \icmp_ln608_reg_2448[0]_i_2_n_4 ;
  wire icmp_ln636_fu_1073_p2;
  wire icmp_ln636_reg_2741;
  wire icmp_ln636_reg_27410;
  wire \icmp_ln636_reg_2741[0]_i_11_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_12_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_14_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_4_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_5_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_6_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_7_n_4 ;
  wire \icmp_ln636_reg_2741[0]_i_8_n_4 ;
  wire icmp_ln636_reg_2741_pp1_iter10_reg;
  wire icmp_ln636_reg_2741_pp1_iter11_reg;
  wire \icmp_ln636_reg_2741_pp1_iter13_reg_reg[0]_srl2_n_4 ;
  wire icmp_ln636_reg_2741_pp1_iter14_reg;
  wire icmp_ln636_reg_2741_pp1_iter15_reg;
  wire icmp_ln636_reg_2741_pp1_iter1_reg;
  wire icmp_ln636_reg_2741_pp1_iter2_reg;
  wire \icmp_ln636_reg_2741_pp1_iter3_reg_reg_n_4_[0] ;
  wire \icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ;
  wire icmp_ln636_reg_2741_pp1_iter5_reg;
  wire icmp_ln636_reg_2741_pp1_iter6_reg;
  wire icmp_ln636_reg_2741_pp1_iter7_reg;
  wire icmp_ln636_reg_2741_pp1_iter8_reg;
  wire icmp_ln636_reg_2741_pp1_iter9_reg;
  wire \icmp_ln636_reg_2741_reg[0]_0 ;
  wire \icmp_ln636_reg_2741_reg[0]_1 ;
  wire \icmp_ln636_reg_2741_reg[0]_2 ;
  wire \icmp_ln636_reg_2741_reg[0]_3 ;
  wire \icmp_ln636_reg_2741_reg[0]_4 ;
  wire \icmp_ln636_reg_2741_reg[0]_5 ;
  wire \icmp_ln636_reg_2741_reg[0]_6 ;
  wire [1:0]\icmp_ln636_reg_2741_reg[0]_7 ;
  wire [2:0]\icmp_ln636_reg_2741_reg[0]_8 ;
  wire \icmp_ln636_reg_2741_reg[0]_i_1_n_10 ;
  wire \icmp_ln636_reg_2741_reg[0]_i_1_n_11 ;
  wire \icmp_ln636_reg_2741_reg[0]_i_1_n_6 ;
  wire \icmp_ln636_reg_2741_reg[0]_i_1_n_7 ;
  wire \icmp_ln636_reg_2741_reg[0]_i_1_n_8 ;
  wire \icmp_ln636_reg_2741_reg[0]_i_1_n_9 ;
  wire \icmp_ln647_reg_2828[0]_i_1_n_4 ;
  wire \icmp_ln647_reg_2828[0]_i_2_n_4 ;
  wire \icmp_ln647_reg_2828_reg_n_4_[0] ;
  wire icmp_ln659_fu_1276_p2;
  wire icmp_ln659_reg_2854;
  wire icmp_ln659_reg_28540;
  wire \icmp_ln659_reg_2854[0]_i_10_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_11_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_12_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_13_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_14_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_15_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_16_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_17_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_18_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_19_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_20_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_21_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_22_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_23_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_24_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_25_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_26_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_27_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_28_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_29_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_30_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_31_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_32_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_33_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_34_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_35_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_36_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_37_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_38_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_4_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_5_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_7_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_8_n_4 ;
  wire \icmp_ln659_reg_2854[0]_i_9_n_4 ;
  wire [0:0]\icmp_ln659_reg_2854_reg[0]_0 ;
  wire [15:0]\icmp_ln659_reg_2854_reg[0]_1 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_2_n_11 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_3_n_10 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_3_n_11 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_3_n_4 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_3_n_5 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_3_n_6 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_3_n_7 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_3_n_8 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_3_n_9 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_6_n_10 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_6_n_11 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_6_n_4 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_6_n_5 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_6_n_6 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_6_n_7 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_6_n_8 ;
  wire \icmp_ln659_reg_2854_reg[0]_i_6_n_9 ;
  wire icmp_ln696_reg_2745;
  wire \icmp_ln696_reg_2745[0]_i_1_n_4 ;
  wire \icmp_ln696_reg_2745[0]_i_2_n_4 ;
  wire icmp_ln696_reg_2745_pp1_iter10_reg;
  wire icmp_ln696_reg_2745_pp1_iter11_reg;
  wire \icmp_ln696_reg_2745_pp1_iter13_reg_reg[0]_srl2_n_4 ;
  wire icmp_ln696_reg_2745_pp1_iter14_reg;
  wire icmp_ln696_reg_2745_pp1_iter15_reg;
  wire icmp_ln696_reg_2745_pp1_iter1_reg;
  wire icmp_ln696_reg_2745_pp1_iter2_reg;
  wire icmp_ln696_reg_2745_pp1_iter3_reg;
  wire icmp_ln696_reg_2745_pp1_iter4_reg;
  wire icmp_ln696_reg_2745_pp1_iter5_reg;
  wire icmp_ln696_reg_2745_pp1_iter6_reg;
  wire icmp_ln696_reg_2745_pp1_iter7_reg;
  wire icmp_ln696_reg_2745_pp1_iter8_reg;
  wire icmp_ln696_reg_2745_pp1_iter9_reg;
  wire icmp_ln794_1_fu_1315_p2;
  wire icmp_ln800_1_fu_1941_p2;
  wire icmp_ln800_1_reg_2921;
  wire icmp_ln800_1_reg_29210;
  wire \icmp_ln800_1_reg_2921_pp1_iter14_reg_reg[0]_srl9_n_4 ;
  wire icmp_ln800_1_reg_2921_pp1_iter15_reg;
  wire icmp_ln800_fu_1919_p2;
  wire icmp_ln800_reg_2914;
  wire \icmp_ln800_reg_2914_pp1_iter14_reg_reg[0]_srl9_n_4 ;
  wire icmp_ln800_reg_2914_pp1_iter15_reg;
  wire icmp_ln815_1_reg_2935;
  wire icmp_ln815_1_reg_29350;
  wire \icmp_ln815_1_reg_2935_pp1_iter14_reg_reg[0]_srl9_n_4 ;
  wire icmp_ln815_1_reg_2935_pp1_iter15_reg;
  wire icmp_ln815_fu_1979_p2;
  wire icmp_ln815_reg_2928;
  wire \icmp_ln815_reg_2928_pp1_iter14_reg_reg[0]_srl9_n_4 ;
  wire icmp_ln815_reg_2928_pp1_iter15_reg;
  wire \icmp_reg_2832[0]_i_1_n_4 ;
  wire \icmp_reg_2832[0]_i_2_n_4 ;
  wire \icmp_reg_2832[0]_i_3_n_4 ;
  wire \icmp_reg_2832_reg_n_4_[0] ;
  wire [47:0]in;
  wire indvar_flatten_reg_683;
  wire indvar_flatten_reg_6830;
  wire \indvar_flatten_reg_683[8]_i_2_n_4 ;
  wire [8:0]indvar_flatten_reg_683_reg;
  wire \int_hfltCoeff_shift_reg[0] ;
  wire \int_hfltCoeff_shift_reg[0]_0 ;
  wire [2:0]j_reg_705;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire [1:1]nrWrsAccu_fu_1212_p2;
  wire \nrWrsPrev_reg_739[0]_i_1_n_4 ;
  wire \nrWrsPrev_reg_739_reg_n_4_[0] ;
  wire [47:0]out;
  wire p_1_in2_in;
  wire [0:0]p_2_in;
  wire p_Result_7_1_reg_2788;
  wire p_Result_7_1_reg_2788_pp1_iter3_reg;
  wire p_Result_7_reg_2769;
  wire p_Result_7_reg_2769_pp1_iter3_reg;
  wire [10:0]sel0;
  wire [7:0]sel_tmp4_fu_2324_p3;
  wire [7:0]sel_tmp8_fu_2349_p3;
  wire [7:0]sel_tmp_fu_2289_p3;
  wire [6:6]select_ln608_1_fu_964_p3;
  wire [5:1]select_ln608_1_fu_964_p3__0;
  wire \select_ln608_1_reg_2457[6]_i_2_n_4 ;
  wire [5:0]select_ln608_1_reg_2457_pp0_iter1_reg;
  wire [6:0]select_ln608_1_reg_2457_reg;
  wire [2:1]select_ln608_fu_956_p3;
  wire [2:1]select_ln608_reg_2452;
  wire [2:0]select_ln608_reg_2452_pp0_iter1_reg;
  wire shiftReg_ce;
  wire start_for_v_csc_core_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_4;
  wire stream_scaled_full_n;
  wire stream_upsampled_empty_n;
  wire tmp_20_reg_2802;
  wire tmp_20_reg_2802_pp1_iter3_reg;
  wire [1:0]tmp_21_reg_2817;
  wire [8:3]tmp_8_cast_fu_982_p3;
  wire trunc_ln793_1_reg_2812;
  wire [15:0]xReadPos_2_reg_838;
  wire \xReadPos_2_reg_838[7]_i_7_n_4 ;
  wire \xReadPos_2_reg_838[7]_i_9_n_4 ;
  wire \xReadPos_2_reg_838_reg[15]_i_1_n_10 ;
  wire \xReadPos_2_reg_838_reg[15]_i_1_n_11 ;
  wire \xReadPos_2_reg_838_reg[15]_i_1_n_12 ;
  wire \xReadPos_2_reg_838_reg[15]_i_1_n_13 ;
  wire \xReadPos_2_reg_838_reg[15]_i_1_n_14 ;
  wire \xReadPos_2_reg_838_reg[15]_i_1_n_15 ;
  wire \xReadPos_2_reg_838_reg[15]_i_1_n_16 ;
  wire \xReadPos_2_reg_838_reg[15]_i_1_n_17 ;
  wire \xReadPos_2_reg_838_reg[15]_i_1_n_18 ;
  wire \xReadPos_2_reg_838_reg[15]_i_1_n_19 ;
  wire \xReadPos_2_reg_838_reg[15]_i_1_n_5 ;
  wire \xReadPos_2_reg_838_reg[15]_i_1_n_6 ;
  wire \xReadPos_2_reg_838_reg[15]_i_1_n_7 ;
  wire \xReadPos_2_reg_838_reg[15]_i_1_n_8 ;
  wire \xReadPos_2_reg_838_reg[15]_i_1_n_9 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_10 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_11 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_12 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_13 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_14 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_15 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_16 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_17 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_18 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_19 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_4 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_5 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_6 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_7 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_8 ;
  wire \xReadPos_2_reg_838_reg[7]_i_1_n_9 ;
  wire [15:0]xReadPos_reg_751;
  wire [15:0]xWritePos_2_reg_822;
  wire \xWritePos_2_reg_822[15]_i_10_n_4 ;
  wire \xWritePos_2_reg_822[15]_i_1_n_4 ;
  wire \xWritePos_2_reg_822[15]_i_3_n_4 ;
  wire \xWritePos_2_reg_822[15]_i_4_n_4 ;
  wire \xWritePos_2_reg_822[15]_i_5_n_4 ;
  wire \xWritePos_2_reg_822[15]_i_6_n_4 ;
  wire \xWritePos_2_reg_822[15]_i_7_n_4 ;
  wire \xWritePos_2_reg_822[15]_i_8_n_4 ;
  wire \xWritePos_2_reg_822[15]_i_9_n_4 ;
  wire \xWritePos_2_reg_822[7]_i_3_n_4 ;
  wire \xWritePos_2_reg_822[7]_i_4_n_4 ;
  wire \xWritePos_2_reg_822[7]_i_5_n_4 ;
  wire \xWritePos_2_reg_822[7]_i_6_n_4 ;
  wire \xWritePos_2_reg_822[7]_i_7_n_4 ;
  wire \xWritePos_2_reg_822[7]_i_8_n_4 ;
  wire \xWritePos_2_reg_822[7]_i_9_n_4 ;
  wire \xWritePos_2_reg_822_reg[15]_i_2_n_10 ;
  wire \xWritePos_2_reg_822_reg[15]_i_2_n_11 ;
  wire \xWritePos_2_reg_822_reg[15]_i_2_n_12 ;
  wire \xWritePos_2_reg_822_reg[15]_i_2_n_13 ;
  wire \xWritePos_2_reg_822_reg[15]_i_2_n_14 ;
  wire \xWritePos_2_reg_822_reg[15]_i_2_n_15 ;
  wire \xWritePos_2_reg_822_reg[15]_i_2_n_16 ;
  wire \xWritePos_2_reg_822_reg[15]_i_2_n_17 ;
  wire \xWritePos_2_reg_822_reg[15]_i_2_n_18 ;
  wire \xWritePos_2_reg_822_reg[15]_i_2_n_19 ;
  wire \xWritePos_2_reg_822_reg[15]_i_2_n_5 ;
  wire \xWritePos_2_reg_822_reg[15]_i_2_n_6 ;
  wire \xWritePos_2_reg_822_reg[15]_i_2_n_7 ;
  wire \xWritePos_2_reg_822_reg[15]_i_2_n_8 ;
  wire \xWritePos_2_reg_822_reg[15]_i_2_n_9 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_10 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_11 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_12 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_13 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_14 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_15 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_16 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_17 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_18 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_19 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_4 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_5 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_6 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_7 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_8 ;
  wire \xWritePos_2_reg_822_reg[7]_i_1_n_9 ;
  wire [15:0]xWritePos_reg_762;
  wire [12:0]x_4_fu_1109_p2;
  wire x_4_reg_27540;
  wire \x_4_reg_2754[12]_i_3_n_4 ;
  wire \x_4_reg_2754[12]_i_4_n_4 ;
  wire \x_4_reg_2754[12]_i_5_n_4 ;
  wire \x_4_reg_2754[12]_i_6_n_4 ;
  wire \x_4_reg_2754[12]_i_7_n_4 ;
  wire \x_4_reg_2754[7]_i_3_n_4 ;
  wire \x_4_reg_2754[7]_i_4_n_4 ;
  wire \x_4_reg_2754[7]_i_5_n_4 ;
  wire \x_4_reg_2754[7]_i_6_n_4 ;
  wire \x_4_reg_2754[7]_i_7_n_4 ;
  wire \x_4_reg_2754[7]_i_8_n_4 ;
  wire \x_4_reg_2754[7]_i_9_n_4 ;
  wire [12:0]x_4_reg_2754_reg;
  wire [4:0]\x_4_reg_2754_reg[11]_0 ;
  wire \x_4_reg_2754_reg[12]_i_2_n_10 ;
  wire \x_4_reg_2754_reg[12]_i_2_n_11 ;
  wire \x_4_reg_2754_reg[12]_i_2_n_8 ;
  wire \x_4_reg_2754_reg[12]_i_2_n_9 ;
  wire \x_4_reg_2754_reg[7]_i_1_n_10 ;
  wire \x_4_reg_2754_reg[7]_i_1_n_11 ;
  wire \x_4_reg_2754_reg[7]_i_1_n_4 ;
  wire \x_4_reg_2754_reg[7]_i_1_n_5 ;
  wire \x_4_reg_2754_reg[7]_i_1_n_6 ;
  wire \x_4_reg_2754_reg[7]_i_1_n_7 ;
  wire \x_4_reg_2754_reg[7]_i_1_n_8 ;
  wire \x_4_reg_2754_reg[7]_i_1_n_9 ;
  wire x_reg_727;
  wire x_reg_7270;
  wire \x_reg_727[12]_i_6_n_4 ;
  wire \x_reg_727[12]_i_7_n_4 ;
  wire [12:2]x_reg_727_pp1_iter1_reg;
  wire [12:2]x_reg_727_pp1_iter2_reg;
  wire [10:0]\x_reg_727_reg[11]_0 ;
  wire \x_reg_727_reg[3]_0 ;
  wire \x_reg_727_reg_n_4_[0] ;
  wire \x_reg_727_reg_n_4_[10] ;
  wire \x_reg_727_reg_n_4_[11] ;
  wire \x_reg_727_reg_n_4_[12] ;
  wire \x_reg_727_reg_n_4_[1] ;
  wire \x_reg_727_reg_n_4_[2] ;
  wire \x_reg_727_reg_n_4_[3] ;
  wire \x_reg_727_reg_n_4_[4] ;
  wire \x_reg_727_reg_n_4_[5] ;
  wire \x_reg_727_reg_n_4_[6] ;
  wire \x_reg_727_reg_n_4_[7] ;
  wire \x_reg_727_reg_n_4_[8] ;
  wire \x_reg_727_reg_n_4_[9] ;
  wire [11:0]y_4_fu_1062_p2;
  wire [11:0]y_4_reg_2732;
  wire \y_4_reg_2732_reg[11]_i_1_n_10 ;
  wire \y_4_reg_2732_reg[11]_i_1_n_11 ;
  wire \y_4_reg_2732_reg[8]_i_1_n_10 ;
  wire \y_4_reg_2732_reg[8]_i_1_n_11 ;
  wire \y_4_reg_2732_reg[8]_i_1_n_4 ;
  wire \y_4_reg_2732_reg[8]_i_1_n_5 ;
  wire \y_4_reg_2732_reg[8]_i_1_n_6 ;
  wire \y_4_reg_2732_reg[8]_i_1_n_7 ;
  wire \y_4_reg_2732_reg[8]_i_1_n_8 ;
  wire \y_4_reg_2732_reg[8]_i_1_n_9 ;
  wire y_reg_716;
  wire [5:0]\y_reg_716_reg[11]_0 ;
  wire \y_reg_716_reg_n_4_[0] ;
  wire \y_reg_716_reg_n_4_[1] ;
  wire \y_reg_716_reg_n_4_[2] ;
  wire \y_reg_716_reg_n_4_[3] ;
  wire \y_reg_716_reg_n_4_[4] ;
  wire \y_reg_716_reg_n_4_[5] ;
  wire [15:0]zext_ln659_fu_1266_p1;
  wire [7:0]\NLW_and_ln794_reg_2858_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:7]\NLW_icmp_ln636_reg_2741_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln636_reg_2741_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_icmp_ln659_reg_2854_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln659_reg_2854_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln659_reg_2854_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:0]\NLW_icmp_ln659_reg_2854_reg[0]_i_6_O_UNCONNECTED ;
  wire [7:7]\NLW_xReadPos_2_reg_838_reg[15]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_xWritePos_2_reg_822_reg[15]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_x_4_reg_2754_reg[12]_i_2_CO_UNCONNECTED ;
  wire [7:5]\NLW_x_4_reg_2754_reg[12]_i_2_O_UNCONNECTED ;
  wire [7:2]\NLW_y_4_reg_2732_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_y_4_reg_2732_reg[11]_i_1_O_UNCONNECTED ;

  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/ArrayLoc_0_reg_2764_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/ArrayLoc_0_reg_2764_pp1_iter5_reg_reg[0]_srl3 " *) 
  SRL16E \ArrayLoc_0_reg_2764_pp1_iter5_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ArrayLoc_0_reg_2764[0]),
        .Q(ArrayLoc_0_reg_2764_pp1_iter5_reg[0]));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/ArrayLoc_0_reg_2764_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/ArrayLoc_0_reg_2764_pp1_iter5_reg_reg[1]_srl3 " *) 
  SRL16E \ArrayLoc_0_reg_2764_pp1_iter5_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ArrayLoc_0_reg_2764[1]),
        .Q(ArrayLoc_0_reg_2764_pp1_iter5_reg[1]));
  FDRE \ArrayLoc_0_reg_2764_reg[0] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_13),
        .Q(ArrayLoc_0_reg_2764[0]),
        .R(1'b0));
  FDRE \ArrayLoc_0_reg_2764_reg[1] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_12),
        .Q(ArrayLoc_0_reg_2764[1]),
        .R(1'b0));
  FDRE \ArrayLoc_1_reg_2783_pp1_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(tmp_20_reg_2802_pp1_iter3_reg),
        .Q(ArrayLoc_1_reg_2783_pp1_iter4_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/ArrayLoc_1_reg_2783_pp1_iter5_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/ArrayLoc_1_reg_2783_pp1_iter5_reg_reg[0]_srl3 " *) 
  SRL16E \ArrayLoc_1_reg_2783_pp1_iter5_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(ArrayLoc_1_reg_2783),
        .Q(ArrayLoc_1_reg_2783_pp1_iter5_reg[0]));
  FDRE \ArrayLoc_1_reg_2783_pp1_iter5_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ArrayLoc_1_reg_2783_pp1_iter4_reg),
        .Q(ArrayLoc_1_reg_2783_pp1_iter5_reg[1]),
        .R(1'b0));
  FDRE \ArrayLoc_1_reg_2783_reg[0] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_22),
        .Q(ArrayLoc_1_reg_2783),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_BitSetCnt BitSetCnt_U
       (.D({BitSetCnt_U_n_5,nrWrsAccu_fu_1212_p2}),
        .\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0 (ap_enable_reg_pp1_iter16_reg_n_4),
        .\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_0 (\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_1 (\icmp_ln647_reg_2828_reg_n_4_[0] ),
        .\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_2 (icmp_ln659_reg_2854),
        .Q(BitSetCnt_U_n_7),
        .and_ln794_reg_2858_pp1_iter15_reg(and_ln794_reg_2858_pp1_iter15_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .icmp_ln636_reg_2741_pp1_iter15_reg(icmp_ln636_reg_2741_pp1_iter15_reg),
        .icmp_ln696_reg_2745_pp1_iter15_reg(icmp_ln696_reg_2745_pp1_iter15_reg),
        .icmp_ln696_reg_2745_pp1_iter3_reg(icmp_ln696_reg_2745_pp1_iter3_reg),
        .\q0_reg[1] ({grp_reg_ap_uint_18_s_fu_1119_n_4,grp_reg_ap_uint_18_s_fu_1119_n_5}),
        .stream_scaled_full_n(stream_scaled_full_n),
        .stream_upsampled_empty_n(stream_upsampled_empty_n),
        .\tmp_21_reg_2817_reg[0] (\nrWrsPrev_reg_739_reg_n_4_[0] ),
        .\tmp_21_reg_2817_reg[0]_0 (\icmp_ln636_reg_2741_pp1_iter3_reg_reg_n_4_[0] ),
        .trunc_ln793_1_reg_2812(trunc_ln793_1_reg_2812));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0 FiltCoeff_0_0_U
       (.D(PhaseH_0_reg_2759_pp1_iter5_reg),
        .Q(select_ln608_1_reg_2457_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(\bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in ),
        .q00({FiltCoeff_0_0_U_n_4,FiltCoeff_0_0_U_n_5,FiltCoeff_0_0_U_n_6,FiltCoeff_0_0_U_n_7,FiltCoeff_0_0_U_n_8,FiltCoeff_0_0_U_n_9,FiltCoeff_0_0_U_n_10,FiltCoeff_0_0_U_n_11,FiltCoeff_0_0_U_n_12,FiltCoeff_0_0_U_n_13,FiltCoeff_0_0_U_n_14,FiltCoeff_0_0_U_n_15,FiltCoeff_0_0_U_n_16,FiltCoeff_0_0_U_n_17,FiltCoeff_0_0_U_n_18,FiltCoeff_0_0_U_n_19}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_28 FiltCoeff_0_1_U
       (.D(PhaseH_1_reg_2778_pp1_iter5_reg),
        .Q(select_ln608_reg_2452_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(\bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in ),
        .q00({FiltCoeff_0_1_U_n_5,FiltCoeff_0_1_U_n_6,FiltCoeff_0_1_U_n_7,FiltCoeff_0_1_U_n_8,FiltCoeff_0_1_U_n_9,FiltCoeff_0_1_U_n_10,FiltCoeff_0_1_U_n_11,FiltCoeff_0_1_U_n_12,FiltCoeff_0_1_U_n_13,FiltCoeff_0_1_U_n_14,FiltCoeff_0_1_U_n_15,FiltCoeff_0_1_U_n_16,FiltCoeff_0_1_U_n_17,FiltCoeff_0_1_U_n_18,FiltCoeff_0_1_U_n_19,FiltCoeff_0_1_U_n_20}),
        .ram_reg_0_63_15_15(select_ln608_1_reg_2457_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_29 FiltCoeff_1_0_U
       (.FiltCoeff_1_0_address0(FiltCoeff_1_0_address0),
        .ap_clk(ap_clk),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(\bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in_0 ),
        .q00({FiltCoeff_1_0_U_n_4,FiltCoeff_1_0_U_n_5,FiltCoeff_1_0_U_n_6,FiltCoeff_1_0_U_n_7,FiltCoeff_1_0_U_n_8,FiltCoeff_1_0_U_n_9,FiltCoeff_1_0_U_n_10,FiltCoeff_1_0_U_n_11,FiltCoeff_1_0_U_n_12,FiltCoeff_1_0_U_n_13,FiltCoeff_1_0_U_n_14,FiltCoeff_1_0_U_n_15,FiltCoeff_1_0_U_n_16,FiltCoeff_1_0_U_n_17,FiltCoeff_1_0_U_n_18,FiltCoeff_1_0_U_n_19}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_30 FiltCoeff_1_1_U
       (.FiltCoeff_1_1_address0(FiltCoeff_1_1_address0),
        .Q(select_ln608_reg_2452_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(\bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in_0 ),
        .q00({FiltCoeff_1_1_U_n_5,FiltCoeff_1_1_U_n_6,FiltCoeff_1_1_U_n_7,FiltCoeff_1_1_U_n_8,FiltCoeff_1_1_U_n_9,FiltCoeff_1_1_U_n_10,FiltCoeff_1_1_U_n_11,FiltCoeff_1_1_U_n_12,FiltCoeff_1_1_U_n_13,FiltCoeff_1_1_U_n_14,FiltCoeff_1_1_U_n_15,FiltCoeff_1_1_U_n_16,FiltCoeff_1_1_U_n_17,FiltCoeff_1_1_U_n_18,FiltCoeff_1_1_U_n_19,FiltCoeff_1_1_U_n_20}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_31 FiltCoeff_2_0_U
       (.FiltCoeff_2_0_address0(FiltCoeff_2_0_address0),
        .ap_clk(ap_clk),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(\bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in_1 ),
        .q00({FiltCoeff_2_0_U_n_4,FiltCoeff_2_0_U_n_5,FiltCoeff_2_0_U_n_6,FiltCoeff_2_0_U_n_7,FiltCoeff_2_0_U_n_8,FiltCoeff_2_0_U_n_9,FiltCoeff_2_0_U_n_10,FiltCoeff_2_0_U_n_11,FiltCoeff_2_0_U_n_12,FiltCoeff_2_0_U_n_13,FiltCoeff_2_0_U_n_14,FiltCoeff_2_0_U_n_15,FiltCoeff_2_0_U_n_16,FiltCoeff_2_0_U_n_17,FiltCoeff_2_0_U_n_18,FiltCoeff_2_0_U_n_19}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_32 FiltCoeff_2_1_U
       (.FiltCoeff_2_1_address0(FiltCoeff_2_1_address0),
        .Q(select_ln608_reg_2452_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(\bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in_1 ),
        .q00({FiltCoeff_2_1_U_n_5,FiltCoeff_2_1_U_n_6,FiltCoeff_2_1_U_n_7,FiltCoeff_2_1_U_n_8,FiltCoeff_2_1_U_n_9,FiltCoeff_2_1_U_n_10,FiltCoeff_2_1_U_n_11,FiltCoeff_2_1_U_n_12,FiltCoeff_2_1_U_n_13,FiltCoeff_2_1_U_n_14,FiltCoeff_2_1_U_n_15,FiltCoeff_2_1_U_n_16,FiltCoeff_2_1_U_n_17,FiltCoeff_2_1_U_n_18,FiltCoeff_2_1_U_n_19,FiltCoeff_2_1_U_n_20}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_33 FiltCoeff_3_0_U
       (.FiltCoeff_3_0_address0(FiltCoeff_3_0_address0),
        .ap_clk(ap_clk),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(\bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in_2 ),
        .q00({FiltCoeff_3_0_U_n_4,FiltCoeff_3_0_U_n_5,FiltCoeff_3_0_U_n_6,FiltCoeff_3_0_U_n_7,FiltCoeff_3_0_U_n_8,FiltCoeff_3_0_U_n_9,FiltCoeff_3_0_U_n_10,FiltCoeff_3_0_U_n_11,FiltCoeff_3_0_U_n_12,FiltCoeff_3_0_U_n_13,FiltCoeff_3_0_U_n_14,FiltCoeff_3_0_U_n_15,FiltCoeff_3_0_U_n_16,FiltCoeff_3_0_U_n_17,FiltCoeff_3_0_U_n_18,FiltCoeff_3_0_U_n_19}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_34 FiltCoeff_3_1_U
       (.FiltCoeff_3_1_address0(FiltCoeff_3_1_address0),
        .Q(select_ln608_reg_2452_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(\bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in_2 ),
        .q00({FiltCoeff_3_1_U_n_5,FiltCoeff_3_1_U_n_6,FiltCoeff_3_1_U_n_7,FiltCoeff_3_1_U_n_8,FiltCoeff_3_1_U_n_9,FiltCoeff_3_1_U_n_10,FiltCoeff_3_1_U_n_11,FiltCoeff_3_1_U_n_12,FiltCoeff_3_1_U_n_13,FiltCoeff_3_1_U_n_14,FiltCoeff_3_1_U_n_15,FiltCoeff_3_1_U_n_16,FiltCoeff_3_1_U_n_17,FiltCoeff_3_1_U_n_18,FiltCoeff_3_1_U_n_19,FiltCoeff_3_1_U_n_20}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_35 FiltCoeff_4_0_U
       (.FiltCoeff_4_0_address0(FiltCoeff_4_0_address0),
        .ap_clk(ap_clk),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(\bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in_3 ),
        .q00({FiltCoeff_4_0_U_n_4,FiltCoeff_4_0_U_n_5,FiltCoeff_4_0_U_n_6,FiltCoeff_4_0_U_n_7,FiltCoeff_4_0_U_n_8,FiltCoeff_4_0_U_n_9,FiltCoeff_4_0_U_n_10,FiltCoeff_4_0_U_n_11,FiltCoeff_4_0_U_n_12,FiltCoeff_4_0_U_n_13,FiltCoeff_4_0_U_n_14,FiltCoeff_4_0_U_n_15,FiltCoeff_4_0_U_n_16,FiltCoeff_4_0_U_n_17,FiltCoeff_4_0_U_n_18,FiltCoeff_4_0_U_n_19}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_36 FiltCoeff_4_1_U
       (.FiltCoeff_4_1_address0(FiltCoeff_4_1_address0),
        .Q(select_ln608_reg_2452_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(\bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in_3 ),
        .q00({FiltCoeff_4_1_U_n_5,FiltCoeff_4_1_U_n_6,FiltCoeff_4_1_U_n_7,FiltCoeff_4_1_U_n_8,FiltCoeff_4_1_U_n_9,FiltCoeff_4_1_U_n_10,FiltCoeff_4_1_U_n_11,FiltCoeff_4_1_U_n_12,FiltCoeff_4_1_U_n_13,FiltCoeff_4_1_U_n_14,FiltCoeff_4_1_U_n_15,FiltCoeff_4_1_U_n_16,FiltCoeff_4_1_U_n_17,FiltCoeff_4_1_U_n_18,FiltCoeff_4_1_U_n_19,FiltCoeff_4_1_U_n_20}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_37 FiltCoeff_5_0_U
       (.FiltCoeff_5_0_address0(FiltCoeff_5_0_address0),
        .ap_clk(ap_clk),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(\bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in_4 ),
        .q00({FiltCoeff_5_0_U_n_4,FiltCoeff_5_0_U_n_5,FiltCoeff_5_0_U_n_6,FiltCoeff_5_0_U_n_7,FiltCoeff_5_0_U_n_8,FiltCoeff_5_0_U_n_9,FiltCoeff_5_0_U_n_10,FiltCoeff_5_0_U_n_11,FiltCoeff_5_0_U_n_12,FiltCoeff_5_0_U_n_13,FiltCoeff_5_0_U_n_14,FiltCoeff_5_0_U_n_15,FiltCoeff_5_0_U_n_16,FiltCoeff_5_0_U_n_17,FiltCoeff_5_0_U_n_18,FiltCoeff_5_0_U_n_19}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_38 FiltCoeff_5_1_U
       (.FiltCoeff_5_1_address0(FiltCoeff_5_1_address0),
        .Q(select_ln608_reg_2452_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(\bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in_4 ),
        .q00({FiltCoeff_5_1_U_n_5,FiltCoeff_5_1_U_n_6,FiltCoeff_5_1_U_n_7,FiltCoeff_5_1_U_n_8,FiltCoeff_5_1_U_n_9,FiltCoeff_5_1_U_n_10,FiltCoeff_5_1_U_n_11,FiltCoeff_5_1_U_n_12,FiltCoeff_5_1_U_n_13,FiltCoeff_5_1_U_n_14,FiltCoeff_5_1_U_n_15,FiltCoeff_5_1_U_n_16,FiltCoeff_5_1_U_n_17,FiltCoeff_5_1_U_n_18,FiltCoeff_5_1_U_n_19,FiltCoeff_5_1_U_n_20}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_OneBitIdx OneBitIdx_U
       (.ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .icmp_ln800_1_fu_1941_p2(icmp_ln800_1_fu_1941_p2),
        .icmp_ln800_fu_1919_p2(icmp_ln800_fu_1919_p2),
        .icmp_ln815_fu_1979_p2(icmp_ln815_fu_1979_p2),
        .p_Result_7_1_reg_2788_pp1_iter3_reg(p_Result_7_1_reg_2788_pp1_iter3_reg),
        .p_Result_7_reg_2769_pp1_iter3_reg(p_Result_7_reg_2769_pp1_iter3_reg),
        .\q1_reg[0]_inv (\nrWrsPrev_reg_739_reg_n_4_[0] ));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_0_val_V_1_fu_260[0]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_reg_2949[0]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[0]),
        .O(sel_tmp_fu_2289_p3[0]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_0_val_V_1_fu_260[1]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_reg_2949[1]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[1]),
        .O(sel_tmp_fu_2289_p3[1]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_0_val_V_1_fu_260[2]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_reg_2949[2]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[2]),
        .O(sel_tmp_fu_2289_p3[2]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_0_val_V_1_fu_260[3]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_reg_2949[3]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[3]),
        .O(sel_tmp_fu_2289_p3[3]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_0_val_V_1_fu_260[4]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_reg_2949[4]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[4]),
        .O(sel_tmp_fu_2289_p3[4]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_0_val_V_1_fu_260[5]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_reg_2949[5]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[5]),
        .O(sel_tmp_fu_2289_p3[5]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_0_val_V_1_fu_260[6]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_reg_2949[6]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[6]),
        .O(sel_tmp_fu_2289_p3[6]));
  LUT6 #(
    .INIT(64'h0800000008000800)) 
    \OutPixPrv_0_val_V_1_fu_260[7]_i_1 
       (.I0(ap_enable_reg_pp1_iter16_reg_n_4),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(icmp_ln636_reg_2741_pp1_iter15_reg),
        .I3(icmp_ln696_reg_2745_pp1_iter15_reg),
        .I4(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I5(cmp189_0_reg_2886_pp1_iter15_reg),
        .O(OutPixPrv_0_val_V_1_fu_260));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_0_val_V_1_fu_260[7]_i_2 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_reg_2949[7]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[7]),
        .O(sel_tmp_fu_2289_p3[7]));
  FDRE \OutPixPrv_0_val_V_1_fu_260_reg[0] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp_fu_2289_p3[0]),
        .Q(OutPixPrv_0_val_V_1_fu_260__0[0]),
        .R(1'b0));
  FDRE \OutPixPrv_0_val_V_1_fu_260_reg[1] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp_fu_2289_p3[1]),
        .Q(OutPixPrv_0_val_V_1_fu_260__0[1]),
        .R(1'b0));
  FDRE \OutPixPrv_0_val_V_1_fu_260_reg[2] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp_fu_2289_p3[2]),
        .Q(OutPixPrv_0_val_V_1_fu_260__0[2]),
        .R(1'b0));
  FDRE \OutPixPrv_0_val_V_1_fu_260_reg[3] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp_fu_2289_p3[3]),
        .Q(OutPixPrv_0_val_V_1_fu_260__0[3]),
        .R(1'b0));
  FDRE \OutPixPrv_0_val_V_1_fu_260_reg[4] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp_fu_2289_p3[4]),
        .Q(OutPixPrv_0_val_V_1_fu_260__0[4]),
        .R(1'b0));
  FDRE \OutPixPrv_0_val_V_1_fu_260_reg[5] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp_fu_2289_p3[5]),
        .Q(OutPixPrv_0_val_V_1_fu_260__0[5]),
        .R(1'b0));
  FDRE \OutPixPrv_0_val_V_1_fu_260_reg[6] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp_fu_2289_p3[6]),
        .Q(OutPixPrv_0_val_V_1_fu_260__0[6]),
        .R(1'b0));
  FDRE \OutPixPrv_0_val_V_1_fu_260_reg[7] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp_fu_2289_p3[7]),
        .Q(OutPixPrv_0_val_V_1_fu_260__0[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_1_val_V_1_fu_264[0]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[0]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[0]),
        .O(sel_tmp4_fu_2324_p3[0]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_1_val_V_1_fu_264[1]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[1]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[1]),
        .O(sel_tmp4_fu_2324_p3[1]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_1_val_V_1_fu_264[2]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[2]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[2]),
        .O(sel_tmp4_fu_2324_p3[2]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_1_val_V_1_fu_264[3]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[3]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[3]),
        .O(sel_tmp4_fu_2324_p3[3]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_1_val_V_1_fu_264[4]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[4]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[4]),
        .O(sel_tmp4_fu_2324_p3[4]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_1_val_V_1_fu_264[5]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[5]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[5]),
        .O(sel_tmp4_fu_2324_p3[5]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_1_val_V_1_fu_264[6]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[6]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[6]),
        .O(sel_tmp4_fu_2324_p3[6]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_1_val_V_1_fu_264[7]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[7]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[7]),
        .O(sel_tmp4_fu_2324_p3[7]));
  FDRE \OutPixPrv_1_val_V_1_fu_264_reg[0] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp4_fu_2324_p3[0]),
        .Q(OutPixPrv_1_val_V_1_fu_264[0]),
        .R(1'b0));
  FDRE \OutPixPrv_1_val_V_1_fu_264_reg[1] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp4_fu_2324_p3[1]),
        .Q(OutPixPrv_1_val_V_1_fu_264[1]),
        .R(1'b0));
  FDRE \OutPixPrv_1_val_V_1_fu_264_reg[2] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp4_fu_2324_p3[2]),
        .Q(OutPixPrv_1_val_V_1_fu_264[2]),
        .R(1'b0));
  FDRE \OutPixPrv_1_val_V_1_fu_264_reg[3] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp4_fu_2324_p3[3]),
        .Q(OutPixPrv_1_val_V_1_fu_264[3]),
        .R(1'b0));
  FDRE \OutPixPrv_1_val_V_1_fu_264_reg[4] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp4_fu_2324_p3[4]),
        .Q(OutPixPrv_1_val_V_1_fu_264[4]),
        .R(1'b0));
  FDRE \OutPixPrv_1_val_V_1_fu_264_reg[5] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp4_fu_2324_p3[5]),
        .Q(OutPixPrv_1_val_V_1_fu_264[5]),
        .R(1'b0));
  FDRE \OutPixPrv_1_val_V_1_fu_264_reg[6] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp4_fu_2324_p3[6]),
        .Q(OutPixPrv_1_val_V_1_fu_264[6]),
        .R(1'b0));
  FDRE \OutPixPrv_1_val_V_1_fu_264_reg[7] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp4_fu_2324_p3[7]),
        .Q(OutPixPrv_1_val_V_1_fu_264[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_2_val_V_1_fu_268[0]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[0]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[0]),
        .O(sel_tmp8_fu_2349_p3[0]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_2_val_V_1_fu_268[1]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[1]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[1]),
        .O(sel_tmp8_fu_2349_p3[1]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_2_val_V_1_fu_268[2]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[2]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[2]),
        .O(sel_tmp8_fu_2349_p3[2]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_2_val_V_1_fu_268[3]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[3]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[3]),
        .O(sel_tmp8_fu_2349_p3[3]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_2_val_V_1_fu_268[4]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[4]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[4]),
        .O(sel_tmp8_fu_2349_p3[4]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_2_val_V_1_fu_268[5]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[5]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[5]),
        .O(sel_tmp8_fu_2349_p3[5]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_2_val_V_1_fu_268[6]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[6]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[6]),
        .O(sel_tmp8_fu_2349_p3[6]));
  LUT5 #(
    .INIT(32'hF4F7B080)) 
    \OutPixPrv_2_val_V_1_fu_268[7]_i_1 
       (.I0(icmp_ln815_reg_2928_pp1_iter15_reg),
        .I1(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[7]),
        .I3(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[7]),
        .O(sel_tmp8_fu_2349_p3[7]));
  FDRE \OutPixPrv_2_val_V_1_fu_268_reg[0] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp8_fu_2349_p3[0]),
        .Q(OutPixPrv_2_val_V_1_fu_268[0]),
        .R(1'b0));
  FDRE \OutPixPrv_2_val_V_1_fu_268_reg[1] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp8_fu_2349_p3[1]),
        .Q(OutPixPrv_2_val_V_1_fu_268[1]),
        .R(1'b0));
  FDRE \OutPixPrv_2_val_V_1_fu_268_reg[2] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp8_fu_2349_p3[2]),
        .Q(OutPixPrv_2_val_V_1_fu_268[2]),
        .R(1'b0));
  FDRE \OutPixPrv_2_val_V_1_fu_268_reg[3] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp8_fu_2349_p3[3]),
        .Q(OutPixPrv_2_val_V_1_fu_268[3]),
        .R(1'b0));
  FDRE \OutPixPrv_2_val_V_1_fu_268_reg[4] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp8_fu_2349_p3[4]),
        .Q(OutPixPrv_2_val_V_1_fu_268[4]),
        .R(1'b0));
  FDRE \OutPixPrv_2_val_V_1_fu_268_reg[5] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp8_fu_2349_p3[5]),
        .Q(OutPixPrv_2_val_V_1_fu_268[5]),
        .R(1'b0));
  FDRE \OutPixPrv_2_val_V_1_fu_268_reg[6] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp8_fu_2349_p3[6]),
        .Q(OutPixPrv_2_val_V_1_fu_268[6]),
        .R(1'b0));
  FDRE \OutPixPrv_2_val_V_1_fu_268_reg[7] 
       (.C(ap_clk),
        .CE(OutPixPrv_0_val_V_1_fu_260),
        .D(sel_tmp8_fu_2349_p3[7]),
        .Q(OutPixPrv_2_val_V_1_fu_268[7]),
        .R(1'b0));
  FDRE \OutPix_1_reg_2958_reg[0] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_1[0]),
        .Q(OutPix_1_reg_2958[0]),
        .R(1'b0));
  FDRE \OutPix_1_reg_2958_reg[1] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_1[1]),
        .Q(OutPix_1_reg_2958[1]),
        .R(1'b0));
  FDRE \OutPix_1_reg_2958_reg[2] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_1[2]),
        .Q(OutPix_1_reg_2958[2]),
        .R(1'b0));
  FDRE \OutPix_1_reg_2958_reg[3] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_1[3]),
        .Q(OutPix_1_reg_2958[3]),
        .R(1'b0));
  FDRE \OutPix_1_reg_2958_reg[4] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_1[4]),
        .Q(OutPix_1_reg_2958[4]),
        .R(1'b0));
  FDRE \OutPix_1_reg_2958_reg[5] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_1[5]),
        .Q(OutPix_1_reg_2958[5]),
        .R(1'b0));
  FDRE \OutPix_1_reg_2958_reg[6] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_1[6]),
        .Q(OutPix_1_reg_2958[6]),
        .R(1'b0));
  FDRE \OutPix_1_reg_2958_reg[7] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_1[7]),
        .Q(OutPix_1_reg_2958[7]),
        .R(1'b0));
  FDRE \OutPix_2_reg_2967_reg[0] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_2[0]),
        .Q(OutPix_2_reg_2967[0]),
        .R(1'b0));
  FDRE \OutPix_2_reg_2967_reg[1] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_2[1]),
        .Q(OutPix_2_reg_2967[1]),
        .R(1'b0));
  FDRE \OutPix_2_reg_2967_reg[2] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_2[2]),
        .Q(OutPix_2_reg_2967[2]),
        .R(1'b0));
  FDRE \OutPix_2_reg_2967_reg[3] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_2[3]),
        .Q(OutPix_2_reg_2967[3]),
        .R(1'b0));
  FDRE \OutPix_2_reg_2967_reg[4] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_2[4]),
        .Q(OutPix_2_reg_2967[4]),
        .R(1'b0));
  FDRE \OutPix_2_reg_2967_reg[5] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_2[5]),
        .Q(OutPix_2_reg_2967[5]),
        .R(1'b0));
  FDRE \OutPix_2_reg_2967_reg[6] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_2[6]),
        .Q(OutPix_2_reg_2967[6]),
        .R(1'b0));
  FDRE \OutPix_2_reg_2967_reg[7] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_2[7]),
        .Q(OutPix_2_reg_2967[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \OutPix_3_reg_2976[7]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln696_reg_2745_pp1_iter14_reg),
        .I2(icmp_ln636_reg_2741_pp1_iter14_reg),
        .O(OutPix_1_reg_29580));
  FDRE \OutPix_3_reg_2976_reg[0] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_3[0]),
        .Q(OutPix_3_reg_2976[0]),
        .R(1'b0));
  FDRE \OutPix_3_reg_2976_reg[1] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_3[1]),
        .Q(OutPix_3_reg_2976[1]),
        .R(1'b0));
  FDRE \OutPix_3_reg_2976_reg[2] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_3[2]),
        .Q(OutPix_3_reg_2976[2]),
        .R(1'b0));
  FDRE \OutPix_3_reg_2976_reg[3] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_3[3]),
        .Q(OutPix_3_reg_2976[3]),
        .R(1'b0));
  FDRE \OutPix_3_reg_2976_reg[4] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_3[4]),
        .Q(OutPix_3_reg_2976[4]),
        .R(1'b0));
  FDRE \OutPix_3_reg_2976_reg[5] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_3[5]),
        .Q(OutPix_3_reg_2976[5]),
        .R(1'b0));
  FDRE \OutPix_3_reg_2976_reg[6] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_3[6]),
        .Q(OutPix_3_reg_2976[6]),
        .R(1'b0));
  FDRE \OutPix_3_reg_2976_reg[7] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_3[7]),
        .Q(OutPix_3_reg_2976[7]),
        .R(1'b0));
  FDRE \OutPix_4_reg_2985_reg[0] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_4[0]),
        .Q(OutPix_4_reg_2985[0]),
        .R(1'b0));
  FDRE \OutPix_4_reg_2985_reg[1] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_4[1]),
        .Q(OutPix_4_reg_2985[1]),
        .R(1'b0));
  FDRE \OutPix_4_reg_2985_reg[2] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_4[2]),
        .Q(OutPix_4_reg_2985[2]),
        .R(1'b0));
  FDRE \OutPix_4_reg_2985_reg[3] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_4[3]),
        .Q(OutPix_4_reg_2985[3]),
        .R(1'b0));
  FDRE \OutPix_4_reg_2985_reg[4] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_4[4]),
        .Q(OutPix_4_reg_2985[4]),
        .R(1'b0));
  FDRE \OutPix_4_reg_2985_reg[5] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_4[5]),
        .Q(OutPix_4_reg_2985[5]),
        .R(1'b0));
  FDRE \OutPix_4_reg_2985_reg[6] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_4[6]),
        .Q(OutPix_4_reg_2985[6]),
        .R(1'b0));
  FDRE \OutPix_4_reg_2985_reg[7] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_4[7]),
        .Q(OutPix_4_reg_2985[7]),
        .R(1'b0));
  FDRE \OutPix_5_reg_2994_reg[0] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_5[0]),
        .Q(OutPix_5_reg_2994[0]),
        .R(1'b0));
  FDRE \OutPix_5_reg_2994_reg[1] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_5[1]),
        .Q(OutPix_5_reg_2994[1]),
        .R(1'b0));
  FDRE \OutPix_5_reg_2994_reg[2] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_5[2]),
        .Q(OutPix_5_reg_2994[2]),
        .R(1'b0));
  FDRE \OutPix_5_reg_2994_reg[3] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_5[3]),
        .Q(OutPix_5_reg_2994[3]),
        .R(1'b0));
  FDRE \OutPix_5_reg_2994_reg[4] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_5[4]),
        .Q(OutPix_5_reg_2994[4]),
        .R(1'b0));
  FDRE \OutPix_5_reg_2994_reg[5] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_5[5]),
        .Q(OutPix_5_reg_2994[5]),
        .R(1'b0));
  FDRE \OutPix_5_reg_2994_reg[6] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_5[6]),
        .Q(OutPix_5_reg_2994[6]),
        .R(1'b0));
  FDRE \OutPix_5_reg_2994_reg[7] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_5[7]),
        .Q(OutPix_5_reg_2994[7]),
        .R(1'b0));
  FDRE \OutPix_reg_2949_reg[0] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_0[0]),
        .Q(OutPix_reg_2949[0]),
        .R(1'b0));
  FDRE \OutPix_reg_2949_reg[1] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_0[1]),
        .Q(OutPix_reg_2949[1]),
        .R(1'b0));
  FDRE \OutPix_reg_2949_reg[2] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_0[2]),
        .Q(OutPix_reg_2949[2]),
        .R(1'b0));
  FDRE \OutPix_reg_2949_reg[3] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_0[3]),
        .Q(OutPix_reg_2949[3]),
        .R(1'b0));
  FDRE \OutPix_reg_2949_reg[4] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_0[4]),
        .Q(OutPix_reg_2949[4]),
        .R(1'b0));
  FDRE \OutPix_reg_2949_reg[5] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_0[5]),
        .Q(OutPix_reg_2949[5]),
        .R(1'b0));
  FDRE \OutPix_reg_2949_reg[6] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_0[6]),
        .Q(OutPix_reg_2949[6]),
        .R(1'b0));
  FDRE \OutPix_reg_2949_reg[7] 
       (.C(ap_clk),
        .CE(OutPix_1_reg_29580),
        .D(grp_hscale_polyphase_fu_852_ap_return_0[7]),
        .Q(OutPix_reg_2949[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/PhaseH_0_reg_2759_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/PhaseH_0_reg_2759_pp1_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \PhaseH_0_reg_2759_pp1_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(PhaseH_0_reg_2759[0]),
        .Q(\PhaseH_0_reg_2759_pp1_iter4_reg_reg[0]_srl2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/PhaseH_0_reg_2759_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/PhaseH_0_reg_2759_pp1_iter4_reg_reg[1]_srl2 " *) 
  SRL16E \PhaseH_0_reg_2759_pp1_iter4_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(PhaseH_0_reg_2759[1]),
        .Q(\PhaseH_0_reg_2759_pp1_iter4_reg_reg[1]_srl2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/PhaseH_0_reg_2759_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/PhaseH_0_reg_2759_pp1_iter4_reg_reg[2]_srl2 " *) 
  SRL16E \PhaseH_0_reg_2759_pp1_iter4_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(PhaseH_0_reg_2759[2]),
        .Q(\PhaseH_0_reg_2759_pp1_iter4_reg_reg[2]_srl2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/PhaseH_0_reg_2759_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/PhaseH_0_reg_2759_pp1_iter4_reg_reg[3]_srl2 " *) 
  SRL16E \PhaseH_0_reg_2759_pp1_iter4_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(PhaseH_0_reg_2759[3]),
        .Q(\PhaseH_0_reg_2759_pp1_iter4_reg_reg[3]_srl2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/PhaseH_0_reg_2759_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/PhaseH_0_reg_2759_pp1_iter4_reg_reg[4]_srl2 " *) 
  SRL16E \PhaseH_0_reg_2759_pp1_iter4_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(PhaseH_0_reg_2759[4]),
        .Q(\PhaseH_0_reg_2759_pp1_iter4_reg_reg[4]_srl2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/PhaseH_0_reg_2759_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/PhaseH_0_reg_2759_pp1_iter4_reg_reg[5]_srl2 " *) 
  SRL16E \PhaseH_0_reg_2759_pp1_iter4_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(PhaseH_0_reg_2759[5]),
        .Q(\PhaseH_0_reg_2759_pp1_iter4_reg_reg[5]_srl2_n_4 ));
  FDRE \PhaseH_0_reg_2759_pp1_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\PhaseH_0_reg_2759_pp1_iter4_reg_reg[0]_srl2_n_4 ),
        .Q(PhaseH_0_reg_2759_pp1_iter5_reg[0]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_2759_pp1_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\PhaseH_0_reg_2759_pp1_iter4_reg_reg[1]_srl2_n_4 ),
        .Q(PhaseH_0_reg_2759_pp1_iter5_reg[1]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_2759_pp1_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\PhaseH_0_reg_2759_pp1_iter4_reg_reg[2]_srl2_n_4 ),
        .Q(PhaseH_0_reg_2759_pp1_iter5_reg[2]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_2759_pp1_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\PhaseH_0_reg_2759_pp1_iter4_reg_reg[3]_srl2_n_4 ),
        .Q(PhaseH_0_reg_2759_pp1_iter5_reg[3]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_2759_pp1_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\PhaseH_0_reg_2759_pp1_iter4_reg_reg[4]_srl2_n_4 ),
        .Q(PhaseH_0_reg_2759_pp1_iter5_reg[4]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_2759_pp1_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\PhaseH_0_reg_2759_pp1_iter4_reg_reg[5]_srl2_n_4 ),
        .Q(PhaseH_0_reg_2759_pp1_iter5_reg[5]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_2759_reg[0] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_11),
        .Q(PhaseH_0_reg_2759[0]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_2759_reg[1] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_10),
        .Q(PhaseH_0_reg_2759[1]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_2759_reg[2] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_9),
        .Q(PhaseH_0_reg_2759[2]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_2759_reg[3] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_8),
        .Q(PhaseH_0_reg_2759[3]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_2759_reg[4] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_7),
        .Q(PhaseH_0_reg_2759[4]),
        .R(1'b0));
  FDRE \PhaseH_0_reg_2759_reg[5] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_6),
        .Q(PhaseH_0_reg_2759[5]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/PhaseH_1_reg_2778_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/PhaseH_1_reg_2778_pp1_iter4_reg_reg[0]_srl2 " *) 
  SRL16E \PhaseH_1_reg_2778_pp1_iter4_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(PhaseH_1_reg_2778[0]),
        .Q(\PhaseH_1_reg_2778_pp1_iter4_reg_reg[0]_srl2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/PhaseH_1_reg_2778_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/PhaseH_1_reg_2778_pp1_iter4_reg_reg[1]_srl2 " *) 
  SRL16E \PhaseH_1_reg_2778_pp1_iter4_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(PhaseH_1_reg_2778[1]),
        .Q(\PhaseH_1_reg_2778_pp1_iter4_reg_reg[1]_srl2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/PhaseH_1_reg_2778_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/PhaseH_1_reg_2778_pp1_iter4_reg_reg[2]_srl2 " *) 
  SRL16E \PhaseH_1_reg_2778_pp1_iter4_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(PhaseH_1_reg_2778[2]),
        .Q(\PhaseH_1_reg_2778_pp1_iter4_reg_reg[2]_srl2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/PhaseH_1_reg_2778_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/PhaseH_1_reg_2778_pp1_iter4_reg_reg[3]_srl2 " *) 
  SRL16E \PhaseH_1_reg_2778_pp1_iter4_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(PhaseH_1_reg_2778[3]),
        .Q(\PhaseH_1_reg_2778_pp1_iter4_reg_reg[3]_srl2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/PhaseH_1_reg_2778_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/PhaseH_1_reg_2778_pp1_iter4_reg_reg[4]_srl2 " *) 
  SRL16E \PhaseH_1_reg_2778_pp1_iter4_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(PhaseH_1_reg_2778[4]),
        .Q(\PhaseH_1_reg_2778_pp1_iter4_reg_reg[4]_srl2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/PhaseH_1_reg_2778_pp1_iter4_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/PhaseH_1_reg_2778_pp1_iter4_reg_reg[5]_srl2 " *) 
  SRL16E \PhaseH_1_reg_2778_pp1_iter4_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(PhaseH_1_reg_2778[5]),
        .Q(\PhaseH_1_reg_2778_pp1_iter4_reg_reg[5]_srl2_n_4 ));
  FDRE \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\PhaseH_1_reg_2778_pp1_iter4_reg_reg[0]_srl2_n_4 ),
        .Q(PhaseH_1_reg_2778_pp1_iter5_reg[0]),
        .R(1'b0));
  FDRE \PhaseH_1_reg_2778_pp1_iter5_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\PhaseH_1_reg_2778_pp1_iter4_reg_reg[1]_srl2_n_4 ),
        .Q(PhaseH_1_reg_2778_pp1_iter5_reg[1]),
        .R(1'b0));
  FDRE \PhaseH_1_reg_2778_pp1_iter5_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\PhaseH_1_reg_2778_pp1_iter4_reg_reg[2]_srl2_n_4 ),
        .Q(PhaseH_1_reg_2778_pp1_iter5_reg[2]),
        .R(1'b0));
  FDRE \PhaseH_1_reg_2778_pp1_iter5_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\PhaseH_1_reg_2778_pp1_iter4_reg_reg[3]_srl2_n_4 ),
        .Q(PhaseH_1_reg_2778_pp1_iter5_reg[3]),
        .R(1'b0));
  FDRE \PhaseH_1_reg_2778_pp1_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\PhaseH_1_reg_2778_pp1_iter4_reg_reg[4]_srl2_n_4 ),
        .Q(PhaseH_1_reg_2778_pp1_iter5_reg[4]),
        .R(1'b0));
  FDRE \PhaseH_1_reg_2778_pp1_iter5_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\PhaseH_1_reg_2778_pp1_iter4_reg_reg[5]_srl2_n_4 ),
        .Q(PhaseH_1_reg_2778_pp1_iter5_reg[5]),
        .R(1'b0));
  FDRE \PhaseH_1_reg_2778_reg[0] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_21),
        .Q(PhaseH_1_reg_2778[0]),
        .R(1'b0));
  FDRE \PhaseH_1_reg_2778_reg[1] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_20),
        .Q(PhaseH_1_reg_2778[1]),
        .R(1'b0));
  FDRE \PhaseH_1_reg_2778_reg[2] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_19),
        .Q(PhaseH_1_reg_2778[2]),
        .R(1'b0));
  FDRE \PhaseH_1_reg_2778_reg[3] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_18),
        .Q(PhaseH_1_reg_2778[3]),
        .R(1'b0));
  FDRE \PhaseH_1_reg_2778_reg[4] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_17),
        .Q(PhaseH_1_reg_2778[4]),
        .R(1'b0));
  FDRE \PhaseH_1_reg_2778_reg[5] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_16),
        .Q(PhaseH_1_reg_2778[5]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_0_fu_300[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[0]),
        .I2(PixArray_val_V_2_0_fu_324[0]),
        .O(\PixArray_val_V_0_0_fu_300[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_0_fu_300[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[1]),
        .I2(PixArray_val_V_2_0_fu_324[1]),
        .O(\PixArray_val_V_0_0_fu_300[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_0_fu_300[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[2]),
        .I2(PixArray_val_V_2_0_fu_324[2]),
        .O(\PixArray_val_V_0_0_fu_300[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_0_fu_300[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[3]),
        .I2(PixArray_val_V_2_0_fu_324[3]),
        .O(\PixArray_val_V_0_0_fu_300[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_0_fu_300[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[4]),
        .I2(PixArray_val_V_2_0_fu_324[4]),
        .O(\PixArray_val_V_0_0_fu_300[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_0_fu_300[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[5]),
        .I2(PixArray_val_V_2_0_fu_324[5]),
        .O(\PixArray_val_V_0_0_fu_300[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_0_fu_300[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[6]),
        .I2(PixArray_val_V_2_0_fu_324[6]),
        .O(\PixArray_val_V_0_0_fu_300[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_0_fu_300[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[7]),
        .I2(PixArray_val_V_2_0_fu_324[7]),
        .O(\PixArray_val_V_0_0_fu_300[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_0_0_fu_300_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_0_fu_300[0]_i_1_n_4 ),
        .Q(PixArray_val_V_0_0_fu_300[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_0_fu_300_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_0_fu_300[1]_i_1_n_4 ),
        .Q(PixArray_val_V_0_0_fu_300[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_0_fu_300_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_0_fu_300[2]_i_1_n_4 ),
        .Q(PixArray_val_V_0_0_fu_300[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_0_fu_300_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_0_fu_300[3]_i_1_n_4 ),
        .Q(PixArray_val_V_0_0_fu_300[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_0_fu_300_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_0_fu_300[4]_i_1_n_4 ),
        .Q(PixArray_val_V_0_0_fu_300[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_0_fu_300_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_0_fu_300[5]_i_1_n_4 ),
        .Q(PixArray_val_V_0_0_fu_300[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_0_fu_300_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_0_fu_300[6]_i_1_n_4 ),
        .Q(PixArray_val_V_0_0_fu_300[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_0_fu_300_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_0_fu_300[7]_i_1_n_4 ),
        .Q(PixArray_val_V_0_0_fu_300[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_1_fu_304[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[0]),
        .I2(PixArray_val_V_2_1_fu_328[0]),
        .O(\PixArray_val_V_0_1_fu_304[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_1_fu_304[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[1]),
        .I2(PixArray_val_V_2_1_fu_328[1]),
        .O(\PixArray_val_V_0_1_fu_304[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_1_fu_304[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[2]),
        .I2(PixArray_val_V_2_1_fu_328[2]),
        .O(\PixArray_val_V_0_1_fu_304[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_1_fu_304[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[3]),
        .I2(PixArray_val_V_2_1_fu_328[3]),
        .O(\PixArray_val_V_0_1_fu_304[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_1_fu_304[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[4]),
        .I2(PixArray_val_V_2_1_fu_328[4]),
        .O(\PixArray_val_V_0_1_fu_304[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_1_fu_304[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[5]),
        .I2(PixArray_val_V_2_1_fu_328[5]),
        .O(\PixArray_val_V_0_1_fu_304[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_1_fu_304[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[6]),
        .I2(PixArray_val_V_2_1_fu_328[6]),
        .O(\PixArray_val_V_0_1_fu_304[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_1_fu_304[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[7]),
        .I2(PixArray_val_V_2_1_fu_328[7]),
        .O(\PixArray_val_V_0_1_fu_304[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_0_1_fu_304_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_1_fu_304[0]_i_1_n_4 ),
        .Q(PixArray_val_V_0_1_fu_304[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_1_fu_304_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_1_fu_304[1]_i_1_n_4 ),
        .Q(PixArray_val_V_0_1_fu_304[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_1_fu_304_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_1_fu_304[2]_i_1_n_4 ),
        .Q(PixArray_val_V_0_1_fu_304[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_1_fu_304_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_1_fu_304[3]_i_1_n_4 ),
        .Q(PixArray_val_V_0_1_fu_304[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_1_fu_304_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_1_fu_304[4]_i_1_n_4 ),
        .Q(PixArray_val_V_0_1_fu_304[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_1_fu_304_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_1_fu_304[5]_i_1_n_4 ),
        .Q(PixArray_val_V_0_1_fu_304[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_1_fu_304_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_1_fu_304[6]_i_1_n_4 ),
        .Q(PixArray_val_V_0_1_fu_304[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_1_fu_304_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_1_fu_304[7]_i_1_n_4 ),
        .Q(PixArray_val_V_0_1_fu_304[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_2_fu_284[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[0]),
        .I2(PixArray_val_V_2_2_fu_308[0]),
        .O(\PixArray_val_V_0_2_fu_284[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_2_fu_284[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[1]),
        .I2(PixArray_val_V_2_2_fu_308[1]),
        .O(\PixArray_val_V_0_2_fu_284[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_2_fu_284[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[2]),
        .I2(PixArray_val_V_2_2_fu_308[2]),
        .O(\PixArray_val_V_0_2_fu_284[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_2_fu_284[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[3]),
        .I2(PixArray_val_V_2_2_fu_308[3]),
        .O(\PixArray_val_V_0_2_fu_284[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_2_fu_284[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[4]),
        .I2(PixArray_val_V_2_2_fu_308[4]),
        .O(\PixArray_val_V_0_2_fu_284[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_2_fu_284[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[5]),
        .I2(PixArray_val_V_2_2_fu_308[5]),
        .O(\PixArray_val_V_0_2_fu_284[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_2_fu_284[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[6]),
        .I2(PixArray_val_V_2_2_fu_308[6]),
        .O(\PixArray_val_V_0_2_fu_284[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_0_2_fu_284[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[7]),
        .I2(PixArray_val_V_2_2_fu_308[7]),
        .O(\PixArray_val_V_0_2_fu_284[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_0_2_fu_284_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_2_fu_284[0]_i_1_n_4 ),
        .Q(PixArray_val_V_0_2_fu_284[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_2_fu_284_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_2_fu_284[1]_i_1_n_4 ),
        .Q(PixArray_val_V_0_2_fu_284[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_2_fu_284_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_2_fu_284[2]_i_1_n_4 ),
        .Q(PixArray_val_V_0_2_fu_284[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_2_fu_284_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_2_fu_284[3]_i_1_n_4 ),
        .Q(PixArray_val_V_0_2_fu_284[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_2_fu_284_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_2_fu_284[4]_i_1_n_4 ),
        .Q(PixArray_val_V_0_2_fu_284[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_2_fu_284_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_2_fu_284[5]_i_1_n_4 ),
        .Q(PixArray_val_V_0_2_fu_284[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_2_fu_284_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_2_fu_284[6]_i_1_n_4 ),
        .Q(PixArray_val_V_0_2_fu_284[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_0_2_fu_284_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_0_2_fu_284[7]_i_1_n_4 ),
        .Q(PixArray_val_V_0_2_fu_284[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_0_fu_312[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[0]),
        .I2(PixArray_val_V_3_0_fu_336[0]),
        .O(\PixArray_val_V_1_0_fu_312[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_0_fu_312[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[1]),
        .I2(PixArray_val_V_3_0_fu_336[1]),
        .O(\PixArray_val_V_1_0_fu_312[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_0_fu_312[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[2]),
        .I2(PixArray_val_V_3_0_fu_336[2]),
        .O(\PixArray_val_V_1_0_fu_312[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_0_fu_312[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[3]),
        .I2(PixArray_val_V_3_0_fu_336[3]),
        .O(\PixArray_val_V_1_0_fu_312[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_0_fu_312[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[4]),
        .I2(PixArray_val_V_3_0_fu_336[4]),
        .O(\PixArray_val_V_1_0_fu_312[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_0_fu_312[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[5]),
        .I2(PixArray_val_V_3_0_fu_336[5]),
        .O(\PixArray_val_V_1_0_fu_312[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_0_fu_312[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[6]),
        .I2(PixArray_val_V_3_0_fu_336[6]),
        .O(\PixArray_val_V_1_0_fu_312[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_0_fu_312[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[7]),
        .I2(PixArray_val_V_3_0_fu_336[7]),
        .O(\PixArray_val_V_1_0_fu_312[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_1_0_fu_312_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_0_fu_312[0]_i_1_n_4 ),
        .Q(PixArray_val_V_1_0_fu_312[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_0_fu_312_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_0_fu_312[1]_i_1_n_4 ),
        .Q(PixArray_val_V_1_0_fu_312[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_0_fu_312_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_0_fu_312[2]_i_1_n_4 ),
        .Q(PixArray_val_V_1_0_fu_312[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_0_fu_312_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_0_fu_312[3]_i_1_n_4 ),
        .Q(PixArray_val_V_1_0_fu_312[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_0_fu_312_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_0_fu_312[4]_i_1_n_4 ),
        .Q(PixArray_val_V_1_0_fu_312[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_0_fu_312_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_0_fu_312[5]_i_1_n_4 ),
        .Q(PixArray_val_V_1_0_fu_312[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_0_fu_312_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_0_fu_312[6]_i_1_n_4 ),
        .Q(PixArray_val_V_1_0_fu_312[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_0_fu_312_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_0_fu_312[7]_i_1_n_4 ),
        .Q(PixArray_val_V_1_0_fu_312[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_1_fu_316[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[0]),
        .I2(PixArray_val_V_3_1_fu_340[0]),
        .O(\PixArray_val_V_1_1_fu_316[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_1_fu_316[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[1]),
        .I2(PixArray_val_V_3_1_fu_340[1]),
        .O(\PixArray_val_V_1_1_fu_316[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_1_fu_316[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[2]),
        .I2(PixArray_val_V_3_1_fu_340[2]),
        .O(\PixArray_val_V_1_1_fu_316[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_1_fu_316[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[3]),
        .I2(PixArray_val_V_3_1_fu_340[3]),
        .O(\PixArray_val_V_1_1_fu_316[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_1_fu_316[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[4]),
        .I2(PixArray_val_V_3_1_fu_340[4]),
        .O(\PixArray_val_V_1_1_fu_316[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_1_fu_316[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[5]),
        .I2(PixArray_val_V_3_1_fu_340[5]),
        .O(\PixArray_val_V_1_1_fu_316[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_1_fu_316[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[6]),
        .I2(PixArray_val_V_3_1_fu_340[6]),
        .O(\PixArray_val_V_1_1_fu_316[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_1_fu_316[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[7]),
        .I2(PixArray_val_V_3_1_fu_340[7]),
        .O(\PixArray_val_V_1_1_fu_316[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_1_1_fu_316_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_1_fu_316[0]_i_1_n_4 ),
        .Q(PixArray_val_V_1_1_fu_316[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_1_fu_316_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_1_fu_316[1]_i_1_n_4 ),
        .Q(PixArray_val_V_1_1_fu_316[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_1_fu_316_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_1_fu_316[2]_i_1_n_4 ),
        .Q(PixArray_val_V_1_1_fu_316[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_1_fu_316_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_1_fu_316[3]_i_1_n_4 ),
        .Q(PixArray_val_V_1_1_fu_316[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_1_fu_316_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_1_fu_316[4]_i_1_n_4 ),
        .Q(PixArray_val_V_1_1_fu_316[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_1_fu_316_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_1_fu_316[5]_i_1_n_4 ),
        .Q(PixArray_val_V_1_1_fu_316[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_1_fu_316_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_1_fu_316[6]_i_1_n_4 ),
        .Q(PixArray_val_V_1_1_fu_316[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_1_fu_316_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_1_fu_316[7]_i_1_n_4 ),
        .Q(PixArray_val_V_1_1_fu_316[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_2_fu_296[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[0]),
        .I2(PixArray_val_V_3_2_fu_320[0]),
        .O(\PixArray_val_V_1_2_fu_296[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_2_fu_296[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[1]),
        .I2(PixArray_val_V_3_2_fu_320[1]),
        .O(\PixArray_val_V_1_2_fu_296[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_2_fu_296[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[2]),
        .I2(PixArray_val_V_3_2_fu_320[2]),
        .O(\PixArray_val_V_1_2_fu_296[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_2_fu_296[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[3]),
        .I2(PixArray_val_V_3_2_fu_320[3]),
        .O(\PixArray_val_V_1_2_fu_296[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_2_fu_296[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[4]),
        .I2(PixArray_val_V_3_2_fu_320[4]),
        .O(\PixArray_val_V_1_2_fu_296[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_2_fu_296[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[5]),
        .I2(PixArray_val_V_3_2_fu_320[5]),
        .O(\PixArray_val_V_1_2_fu_296[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_2_fu_296[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[6]),
        .I2(PixArray_val_V_3_2_fu_320[6]),
        .O(\PixArray_val_V_1_2_fu_296[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_1_2_fu_296[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[7]),
        .I2(PixArray_val_V_3_2_fu_320[7]),
        .O(\PixArray_val_V_1_2_fu_296[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_1_2_fu_296_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_2_fu_296[0]_i_1_n_4 ),
        .Q(PixArray_val_V_1_2_fu_296[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_2_fu_296_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_2_fu_296[1]_i_1_n_4 ),
        .Q(PixArray_val_V_1_2_fu_296[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_2_fu_296_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_2_fu_296[2]_i_1_n_4 ),
        .Q(PixArray_val_V_1_2_fu_296[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_2_fu_296_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_2_fu_296[3]_i_1_n_4 ),
        .Q(PixArray_val_V_1_2_fu_296[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_2_fu_296_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_2_fu_296[4]_i_1_n_4 ),
        .Q(PixArray_val_V_1_2_fu_296[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_2_fu_296_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_2_fu_296[5]_i_1_n_4 ),
        .Q(PixArray_val_V_1_2_fu_296[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_2_fu_296_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_2_fu_296[6]_i_1_n_4 ),
        .Q(PixArray_val_V_1_2_fu_296[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_1_2_fu_296_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_1_2_fu_296[7]_i_1_n_4 ),
        .Q(PixArray_val_V_1_2_fu_296[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_0_fu_324[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[0]),
        .I2(PixArray_val_V_4_0_fu_348[0]),
        .O(\PixArray_val_V_2_0_fu_324[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_0_fu_324[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[1]),
        .I2(PixArray_val_V_4_0_fu_348[1]),
        .O(\PixArray_val_V_2_0_fu_324[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_0_fu_324[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[2]),
        .I2(PixArray_val_V_4_0_fu_348[2]),
        .O(\PixArray_val_V_2_0_fu_324[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_0_fu_324[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[3]),
        .I2(PixArray_val_V_4_0_fu_348[3]),
        .O(\PixArray_val_V_2_0_fu_324[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_0_fu_324[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[4]),
        .I2(PixArray_val_V_4_0_fu_348[4]),
        .O(\PixArray_val_V_2_0_fu_324[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_0_fu_324[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[5]),
        .I2(PixArray_val_V_4_0_fu_348[5]),
        .O(\PixArray_val_V_2_0_fu_324[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_0_fu_324[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[6]),
        .I2(PixArray_val_V_4_0_fu_348[6]),
        .O(\PixArray_val_V_2_0_fu_324[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_0_fu_324[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[7]),
        .I2(PixArray_val_V_4_0_fu_348[7]),
        .O(\PixArray_val_V_2_0_fu_324[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_2_0_fu_324_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_0_fu_324[0]_i_1_n_4 ),
        .Q(PixArray_val_V_2_0_fu_324[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_0_fu_324_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_0_fu_324[1]_i_1_n_4 ),
        .Q(PixArray_val_V_2_0_fu_324[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_0_fu_324_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_0_fu_324[2]_i_1_n_4 ),
        .Q(PixArray_val_V_2_0_fu_324[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_0_fu_324_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_0_fu_324[3]_i_1_n_4 ),
        .Q(PixArray_val_V_2_0_fu_324[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_0_fu_324_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_0_fu_324[4]_i_1_n_4 ),
        .Q(PixArray_val_V_2_0_fu_324[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_0_fu_324_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_0_fu_324[5]_i_1_n_4 ),
        .Q(PixArray_val_V_2_0_fu_324[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_0_fu_324_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_0_fu_324[6]_i_1_n_4 ),
        .Q(PixArray_val_V_2_0_fu_324[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_0_fu_324_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_0_fu_324[7]_i_1_n_4 ),
        .Q(PixArray_val_V_2_0_fu_324[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_1_fu_328[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[0]),
        .I2(PixArray_val_V_4_1_fu_352[0]),
        .O(\PixArray_val_V_2_1_fu_328[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_1_fu_328[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[1]),
        .I2(PixArray_val_V_4_1_fu_352[1]),
        .O(\PixArray_val_V_2_1_fu_328[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_1_fu_328[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[2]),
        .I2(PixArray_val_V_4_1_fu_352[2]),
        .O(\PixArray_val_V_2_1_fu_328[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_1_fu_328[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[3]),
        .I2(PixArray_val_V_4_1_fu_352[3]),
        .O(\PixArray_val_V_2_1_fu_328[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_1_fu_328[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[4]),
        .I2(PixArray_val_V_4_1_fu_352[4]),
        .O(\PixArray_val_V_2_1_fu_328[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_1_fu_328[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[5]),
        .I2(PixArray_val_V_4_1_fu_352[5]),
        .O(\PixArray_val_V_2_1_fu_328[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_1_fu_328[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[6]),
        .I2(PixArray_val_V_4_1_fu_352[6]),
        .O(\PixArray_val_V_2_1_fu_328[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_1_fu_328[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[7]),
        .I2(PixArray_val_V_4_1_fu_352[7]),
        .O(\PixArray_val_V_2_1_fu_328[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_2_1_fu_328_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_1_fu_328[0]_i_1_n_4 ),
        .Q(PixArray_val_V_2_1_fu_328[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_1_fu_328_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_1_fu_328[1]_i_1_n_4 ),
        .Q(PixArray_val_V_2_1_fu_328[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_1_fu_328_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_1_fu_328[2]_i_1_n_4 ),
        .Q(PixArray_val_V_2_1_fu_328[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_1_fu_328_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_1_fu_328[3]_i_1_n_4 ),
        .Q(PixArray_val_V_2_1_fu_328[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_1_fu_328_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_1_fu_328[4]_i_1_n_4 ),
        .Q(PixArray_val_V_2_1_fu_328[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_1_fu_328_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_1_fu_328[5]_i_1_n_4 ),
        .Q(PixArray_val_V_2_1_fu_328[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_1_fu_328_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_1_fu_328[6]_i_1_n_4 ),
        .Q(PixArray_val_V_2_1_fu_328[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_1_fu_328_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_1_fu_328[7]_i_1_n_4 ),
        .Q(PixArray_val_V_2_1_fu_328[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_2_fu_308[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[0]),
        .I2(PixArray_val_V_4_2_fu_332[0]),
        .O(\PixArray_val_V_2_2_fu_308[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_2_fu_308[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[1]),
        .I2(PixArray_val_V_4_2_fu_332[1]),
        .O(\PixArray_val_V_2_2_fu_308[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_2_fu_308[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[2]),
        .I2(PixArray_val_V_4_2_fu_332[2]),
        .O(\PixArray_val_V_2_2_fu_308[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_2_fu_308[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[3]),
        .I2(PixArray_val_V_4_2_fu_332[3]),
        .O(\PixArray_val_V_2_2_fu_308[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_2_fu_308[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[4]),
        .I2(PixArray_val_V_4_2_fu_332[4]),
        .O(\PixArray_val_V_2_2_fu_308[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_2_fu_308[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[5]),
        .I2(PixArray_val_V_4_2_fu_332[5]),
        .O(\PixArray_val_V_2_2_fu_308[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_2_fu_308[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[6]),
        .I2(PixArray_val_V_4_2_fu_332[6]),
        .O(\PixArray_val_V_2_2_fu_308[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_2_2_fu_308[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[7]),
        .I2(PixArray_val_V_4_2_fu_332[7]),
        .O(\PixArray_val_V_2_2_fu_308[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_2_2_fu_308_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_2_fu_308[0]_i_1_n_4 ),
        .Q(PixArray_val_V_2_2_fu_308[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_2_fu_308_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_2_fu_308[1]_i_1_n_4 ),
        .Q(PixArray_val_V_2_2_fu_308[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_2_fu_308_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_2_fu_308[2]_i_1_n_4 ),
        .Q(PixArray_val_V_2_2_fu_308[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_2_fu_308_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_2_fu_308[3]_i_1_n_4 ),
        .Q(PixArray_val_V_2_2_fu_308[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_2_fu_308_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_2_fu_308[4]_i_1_n_4 ),
        .Q(PixArray_val_V_2_2_fu_308[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_2_fu_308_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_2_fu_308[5]_i_1_n_4 ),
        .Q(PixArray_val_V_2_2_fu_308[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_2_fu_308_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_2_fu_308[6]_i_1_n_4 ),
        .Q(PixArray_val_V_2_2_fu_308[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_2_2_fu_308_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_2_2_fu_308[7]_i_1_n_4 ),
        .Q(PixArray_val_V_2_2_fu_308[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_0_fu_336[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[0]),
        .I2(PixArray_val_V_5_0_fu_360[0]),
        .O(\PixArray_val_V_3_0_fu_336[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_0_fu_336[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[1]),
        .I2(PixArray_val_V_5_0_fu_360[1]),
        .O(\PixArray_val_V_3_0_fu_336[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_0_fu_336[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[2]),
        .I2(PixArray_val_V_5_0_fu_360[2]),
        .O(\PixArray_val_V_3_0_fu_336[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_0_fu_336[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[3]),
        .I2(PixArray_val_V_5_0_fu_360[3]),
        .O(\PixArray_val_V_3_0_fu_336[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_0_fu_336[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[4]),
        .I2(PixArray_val_V_5_0_fu_360[4]),
        .O(\PixArray_val_V_3_0_fu_336[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_0_fu_336[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[5]),
        .I2(PixArray_val_V_5_0_fu_360[5]),
        .O(\PixArray_val_V_3_0_fu_336[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_0_fu_336[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[6]),
        .I2(PixArray_val_V_5_0_fu_360[6]),
        .O(\PixArray_val_V_3_0_fu_336[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_0_fu_336[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[7]),
        .I2(PixArray_val_V_5_0_fu_360[7]),
        .O(\PixArray_val_V_3_0_fu_336[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_3_0_fu_336_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_0_fu_336[0]_i_1_n_4 ),
        .Q(PixArray_val_V_3_0_fu_336[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_0_fu_336_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_0_fu_336[1]_i_1_n_4 ),
        .Q(PixArray_val_V_3_0_fu_336[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_0_fu_336_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_0_fu_336[2]_i_1_n_4 ),
        .Q(PixArray_val_V_3_0_fu_336[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_0_fu_336_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_0_fu_336[3]_i_1_n_4 ),
        .Q(PixArray_val_V_3_0_fu_336[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_0_fu_336_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_0_fu_336[4]_i_1_n_4 ),
        .Q(PixArray_val_V_3_0_fu_336[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_0_fu_336_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_0_fu_336[5]_i_1_n_4 ),
        .Q(PixArray_val_V_3_0_fu_336[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_0_fu_336_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_0_fu_336[6]_i_1_n_4 ),
        .Q(PixArray_val_V_3_0_fu_336[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_0_fu_336_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_0_fu_336[7]_i_1_n_4 ),
        .Q(PixArray_val_V_3_0_fu_336[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_1_fu_340[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[0]),
        .I2(PixArray_val_V_5_1_fu_364[0]),
        .O(\PixArray_val_V_3_1_fu_340[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_1_fu_340[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[1]),
        .I2(PixArray_val_V_5_1_fu_364[1]),
        .O(\PixArray_val_V_3_1_fu_340[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_1_fu_340[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[2]),
        .I2(PixArray_val_V_5_1_fu_364[2]),
        .O(\PixArray_val_V_3_1_fu_340[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_1_fu_340[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[3]),
        .I2(PixArray_val_V_5_1_fu_364[3]),
        .O(\PixArray_val_V_3_1_fu_340[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_1_fu_340[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[4]),
        .I2(PixArray_val_V_5_1_fu_364[4]),
        .O(\PixArray_val_V_3_1_fu_340[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_1_fu_340[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[5]),
        .I2(PixArray_val_V_5_1_fu_364[5]),
        .O(\PixArray_val_V_3_1_fu_340[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_1_fu_340[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[6]),
        .I2(PixArray_val_V_5_1_fu_364[6]),
        .O(\PixArray_val_V_3_1_fu_340[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_1_fu_340[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[7]),
        .I2(PixArray_val_V_5_1_fu_364[7]),
        .O(\PixArray_val_V_3_1_fu_340[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_3_1_fu_340_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_1_fu_340[0]_i_1_n_4 ),
        .Q(PixArray_val_V_3_1_fu_340[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_1_fu_340_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_1_fu_340[1]_i_1_n_4 ),
        .Q(PixArray_val_V_3_1_fu_340[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_1_fu_340_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_1_fu_340[2]_i_1_n_4 ),
        .Q(PixArray_val_V_3_1_fu_340[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_1_fu_340_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_1_fu_340[3]_i_1_n_4 ),
        .Q(PixArray_val_V_3_1_fu_340[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_1_fu_340_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_1_fu_340[4]_i_1_n_4 ),
        .Q(PixArray_val_V_3_1_fu_340[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_1_fu_340_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_1_fu_340[5]_i_1_n_4 ),
        .Q(PixArray_val_V_3_1_fu_340[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_1_fu_340_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_1_fu_340[6]_i_1_n_4 ),
        .Q(PixArray_val_V_3_1_fu_340[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_1_fu_340_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_1_fu_340[7]_i_1_n_4 ),
        .Q(PixArray_val_V_3_1_fu_340[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_2_fu_320[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[0]),
        .I2(PixArray_val_V_5_2_fu_344[0]),
        .O(\PixArray_val_V_3_2_fu_320[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_2_fu_320[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[1]),
        .I2(PixArray_val_V_5_2_fu_344[1]),
        .O(\PixArray_val_V_3_2_fu_320[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_2_fu_320[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[2]),
        .I2(PixArray_val_V_5_2_fu_344[2]),
        .O(\PixArray_val_V_3_2_fu_320[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_2_fu_320[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[3]),
        .I2(PixArray_val_V_5_2_fu_344[3]),
        .O(\PixArray_val_V_3_2_fu_320[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_2_fu_320[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[4]),
        .I2(PixArray_val_V_5_2_fu_344[4]),
        .O(\PixArray_val_V_3_2_fu_320[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_2_fu_320[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[5]),
        .I2(PixArray_val_V_5_2_fu_344[5]),
        .O(\PixArray_val_V_3_2_fu_320[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_2_fu_320[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[6]),
        .I2(PixArray_val_V_5_2_fu_344[6]),
        .O(\PixArray_val_V_3_2_fu_320[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_3_2_fu_320[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[7]),
        .I2(PixArray_val_V_5_2_fu_344[7]),
        .O(\PixArray_val_V_3_2_fu_320[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_3_2_fu_320_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_2_fu_320[0]_i_1_n_4 ),
        .Q(PixArray_val_V_3_2_fu_320[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_2_fu_320_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_2_fu_320[1]_i_1_n_4 ),
        .Q(PixArray_val_V_3_2_fu_320[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_2_fu_320_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_2_fu_320[2]_i_1_n_4 ),
        .Q(PixArray_val_V_3_2_fu_320[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_2_fu_320_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_2_fu_320[3]_i_1_n_4 ),
        .Q(PixArray_val_V_3_2_fu_320[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_2_fu_320_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_2_fu_320[4]_i_1_n_4 ),
        .Q(PixArray_val_V_3_2_fu_320[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_2_fu_320_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_2_fu_320[5]_i_1_n_4 ),
        .Q(PixArray_val_V_3_2_fu_320[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_2_fu_320_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_2_fu_320[6]_i_1_n_4 ),
        .Q(PixArray_val_V_3_2_fu_320[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_3_2_fu_320_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_3_2_fu_320[7]_i_1_n_4 ),
        .Q(PixArray_val_V_3_2_fu_320[7]),
        .S(1'b0));
  FDRE \PixArray_val_V_4_0_fu_348_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_0_8_fu_372[0]),
        .Q(PixArray_val_V_4_0_fu_348[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_348_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_0_8_fu_372[1]),
        .Q(PixArray_val_V_4_0_fu_348[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_348_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_0_8_fu_372[2]),
        .Q(PixArray_val_V_4_0_fu_348[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_348_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_0_8_fu_372[3]),
        .Q(PixArray_val_V_4_0_fu_348[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_348_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_0_8_fu_372[4]),
        .Q(PixArray_val_V_4_0_fu_348[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_348_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_0_8_fu_372[5]),
        .Q(PixArray_val_V_4_0_fu_348[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_348_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_0_8_fu_372[6]),
        .Q(PixArray_val_V_4_0_fu_348[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_0_fu_348_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_0_8_fu_372[7]),
        .Q(PixArray_val_V_4_0_fu_348[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_fu_352_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_1_8_fu_376[0]),
        .Q(PixArray_val_V_4_1_fu_352[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_fu_352_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_1_8_fu_376[1]),
        .Q(PixArray_val_V_4_1_fu_352[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_fu_352_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_1_8_fu_376[2]),
        .Q(PixArray_val_V_4_1_fu_352[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_fu_352_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_1_8_fu_376[3]),
        .Q(PixArray_val_V_4_1_fu_352[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_fu_352_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_1_8_fu_376[4]),
        .Q(PixArray_val_V_4_1_fu_352[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_fu_352_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_1_8_fu_376[5]),
        .Q(PixArray_val_V_4_1_fu_352[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_fu_352_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_1_8_fu_376[6]),
        .Q(PixArray_val_V_4_1_fu_352[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_4_1_fu_352_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_1_8_fu_376[7]),
        .Q(PixArray_val_V_4_1_fu_352[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_4_2_fu_332[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[0]),
        .I2(PixArray_val_V_6_2_fu_356[0]),
        .O(\PixArray_val_V_4_2_fu_332[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_4_2_fu_332[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[1]),
        .I2(PixArray_val_V_6_2_fu_356[1]),
        .O(\PixArray_val_V_4_2_fu_332[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_4_2_fu_332[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[2]),
        .I2(PixArray_val_V_6_2_fu_356[2]),
        .O(\PixArray_val_V_4_2_fu_332[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_4_2_fu_332[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[3]),
        .I2(PixArray_val_V_6_2_fu_356[3]),
        .O(\PixArray_val_V_4_2_fu_332[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_4_2_fu_332[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[4]),
        .I2(PixArray_val_V_6_2_fu_356[4]),
        .O(\PixArray_val_V_4_2_fu_332[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_4_2_fu_332[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[5]),
        .I2(PixArray_val_V_6_2_fu_356[5]),
        .O(\PixArray_val_V_4_2_fu_332[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_4_2_fu_332[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[6]),
        .I2(PixArray_val_V_6_2_fu_356[6]),
        .O(\PixArray_val_V_4_2_fu_332[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_4_2_fu_332[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[7]),
        .I2(PixArray_val_V_6_2_fu_356[7]),
        .O(\PixArray_val_V_4_2_fu_332[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_4_2_fu_332_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_4_2_fu_332[0]_i_1_n_4 ),
        .Q(PixArray_val_V_4_2_fu_332[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_4_2_fu_332_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_4_2_fu_332[1]_i_1_n_4 ),
        .Q(PixArray_val_V_4_2_fu_332[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_4_2_fu_332_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_4_2_fu_332[2]_i_1_n_4 ),
        .Q(PixArray_val_V_4_2_fu_332[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_4_2_fu_332_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_4_2_fu_332[3]_i_1_n_4 ),
        .Q(PixArray_val_V_4_2_fu_332[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_4_2_fu_332_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_4_2_fu_332[4]_i_1_n_4 ),
        .Q(PixArray_val_V_4_2_fu_332[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_4_2_fu_332_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_4_2_fu_332[5]_i_1_n_4 ),
        .Q(PixArray_val_V_4_2_fu_332[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_4_2_fu_332_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_4_2_fu_332[6]_i_1_n_4 ),
        .Q(PixArray_val_V_4_2_fu_332[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_4_2_fu_332_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_4_2_fu_332[7]_i_1_n_4 ),
        .Q(PixArray_val_V_4_2_fu_332[7]),
        .S(1'b0));
  FDRE \PixArray_val_V_5_0_fu_360_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_0_fu_384[0]),
        .Q(PixArray_val_V_5_0_fu_360[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_360_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_0_fu_384[1]),
        .Q(PixArray_val_V_5_0_fu_360[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_360_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_0_fu_384[2]),
        .Q(PixArray_val_V_5_0_fu_360[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_360_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_0_fu_384[3]),
        .Q(PixArray_val_V_5_0_fu_360[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_360_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_0_fu_384[4]),
        .Q(PixArray_val_V_5_0_fu_360[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_360_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_0_fu_384[5]),
        .Q(PixArray_val_V_5_0_fu_360[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_360_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_0_fu_384[6]),
        .Q(PixArray_val_V_5_0_fu_360[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_0_fu_360_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_0_fu_384[7]),
        .Q(PixArray_val_V_5_0_fu_360[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_364_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_1_fu_388[0]),
        .Q(PixArray_val_V_5_1_fu_364[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_364_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_1_fu_388[1]),
        .Q(PixArray_val_V_5_1_fu_364[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_364_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_1_fu_388[2]),
        .Q(PixArray_val_V_5_1_fu_364[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_364_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_1_fu_388[3]),
        .Q(PixArray_val_V_5_1_fu_364[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_364_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_1_fu_388[4]),
        .Q(PixArray_val_V_5_1_fu_364[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_364_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_1_fu_388[5]),
        .Q(PixArray_val_V_5_1_fu_364[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_364_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_1_fu_388[6]),
        .Q(PixArray_val_V_5_1_fu_364[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_5_1_fu_364_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_1_fu_388[7]),
        .Q(PixArray_val_V_5_1_fu_364[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_5_2_fu_344[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[0]),
        .I2(PixArray_val_V_7_2_fu_368[0]),
        .O(\PixArray_val_V_5_2_fu_344[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_5_2_fu_344[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[1]),
        .I2(PixArray_val_V_7_2_fu_368[1]),
        .O(\PixArray_val_V_5_2_fu_344[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_5_2_fu_344[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[2]),
        .I2(PixArray_val_V_7_2_fu_368[2]),
        .O(\PixArray_val_V_5_2_fu_344[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_5_2_fu_344[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[3]),
        .I2(PixArray_val_V_7_2_fu_368[3]),
        .O(\PixArray_val_V_5_2_fu_344[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_5_2_fu_344[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[4]),
        .I2(PixArray_val_V_7_2_fu_368[4]),
        .O(\PixArray_val_V_5_2_fu_344[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_5_2_fu_344[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[5]),
        .I2(PixArray_val_V_7_2_fu_368[5]),
        .O(\PixArray_val_V_5_2_fu_344[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_5_2_fu_344[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[6]),
        .I2(PixArray_val_V_7_2_fu_368[6]),
        .O(\PixArray_val_V_5_2_fu_344[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_5_2_fu_344[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_2_1_fu_380[7]),
        .I2(PixArray_val_V_7_2_fu_368[7]),
        .O(\PixArray_val_V_5_2_fu_344[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_5_2_fu_344_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_5_2_fu_344[0]_i_1_n_4 ),
        .Q(PixArray_val_V_5_2_fu_344[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_5_2_fu_344_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_5_2_fu_344[1]_i_1_n_4 ),
        .Q(PixArray_val_V_5_2_fu_344[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_5_2_fu_344_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_5_2_fu_344[2]_i_1_n_4 ),
        .Q(PixArray_val_V_5_2_fu_344[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_5_2_fu_344_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_5_2_fu_344[3]_i_1_n_4 ),
        .Q(PixArray_val_V_5_2_fu_344[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_5_2_fu_344_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_5_2_fu_344[4]_i_1_n_4 ),
        .Q(PixArray_val_V_5_2_fu_344[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_5_2_fu_344_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_5_2_fu_344[5]_i_1_n_4 ),
        .Q(PixArray_val_V_5_2_fu_344[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_5_2_fu_344_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_5_2_fu_344[6]_i_1_n_4 ),
        .Q(PixArray_val_V_5_2_fu_344[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_5_2_fu_344_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_5_2_fu_344[7]_i_1_n_4 ),
        .Q(PixArray_val_V_5_2_fu_344[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_2_fu_276[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[0]),
        .I2(PixArray_val_V_0_0_fu_300[0]),
        .O(\PixArray_val_V_6_0_2_fu_276[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_2_fu_276[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[1]),
        .I2(PixArray_val_V_0_0_fu_300[1]),
        .O(\PixArray_val_V_6_0_2_fu_276[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_2_fu_276[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[2]),
        .I2(PixArray_val_V_0_0_fu_300[2]),
        .O(\PixArray_val_V_6_0_2_fu_276[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_2_fu_276[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[3]),
        .I2(PixArray_val_V_0_0_fu_300[3]),
        .O(\PixArray_val_V_6_0_2_fu_276[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_2_fu_276[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[4]),
        .I2(PixArray_val_V_0_0_fu_300[4]),
        .O(\PixArray_val_V_6_0_2_fu_276[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_2_fu_276[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[5]),
        .I2(PixArray_val_V_0_0_fu_300[5]),
        .O(\PixArray_val_V_6_0_2_fu_276[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_2_fu_276[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[6]),
        .I2(PixArray_val_V_0_0_fu_300[6]),
        .O(\PixArray_val_V_6_0_2_fu_276[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_2_fu_276[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[7]),
        .I2(PixArray_val_V_0_0_fu_300[7]),
        .O(\PixArray_val_V_6_0_2_fu_276[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_6_0_2_fu_276_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_2_fu_276[0]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_2_fu_276[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_0_2_fu_276_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_2_fu_276[1]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_2_fu_276[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_0_2_fu_276_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_2_fu_276[2]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_2_fu_276[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_0_2_fu_276_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_2_fu_276[3]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_2_fu_276[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_0_2_fu_276_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_2_fu_276[4]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_2_fu_276[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_0_2_fu_276_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_2_fu_276[5]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_2_fu_276[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_0_2_fu_276_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_2_fu_276[6]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_2_fu_276[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_0_2_fu_276_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_2_fu_276[7]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_2_fu_276[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_7_fu_288[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[0]),
        .I2(PixArray_val_V_1_0_fu_312[0]),
        .O(\PixArray_val_V_6_0_7_fu_288[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_7_fu_288[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[1]),
        .I2(PixArray_val_V_1_0_fu_312[1]),
        .O(\PixArray_val_V_6_0_7_fu_288[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_7_fu_288[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[2]),
        .I2(PixArray_val_V_1_0_fu_312[2]),
        .O(\PixArray_val_V_6_0_7_fu_288[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_7_fu_288[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[3]),
        .I2(PixArray_val_V_1_0_fu_312[3]),
        .O(\PixArray_val_V_6_0_7_fu_288[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_7_fu_288[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[4]),
        .I2(PixArray_val_V_1_0_fu_312[4]),
        .O(\PixArray_val_V_6_0_7_fu_288[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_7_fu_288[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[5]),
        .I2(PixArray_val_V_1_0_fu_312[5]),
        .O(\PixArray_val_V_6_0_7_fu_288[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_7_fu_288[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[6]),
        .I2(PixArray_val_V_1_0_fu_312[6]),
        .O(\PixArray_val_V_6_0_7_fu_288[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_0_7_fu_288[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_0_8_fu_372[7]),
        .I2(PixArray_val_V_1_0_fu_312[7]),
        .O(\PixArray_val_V_6_0_7_fu_288[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_6_0_7_fu_288_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_7_fu_288[0]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_7_fu_288[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_0_7_fu_288_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_7_fu_288[1]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_7_fu_288[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_0_7_fu_288_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_7_fu_288[2]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_7_fu_288[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_0_7_fu_288_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_7_fu_288[3]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_7_fu_288[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_0_7_fu_288_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_7_fu_288[4]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_7_fu_288[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_0_7_fu_288_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_7_fu_288[5]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_7_fu_288[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_0_7_fu_288_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_7_fu_288[6]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_7_fu_288[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_0_7_fu_288_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_7_fu_288[7]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_7_fu_288[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_0_8_fu_372[0]_i_1 
       (.I0(out[0]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_0_fu_384[0]),
        .O(\PixArray_val_V_6_0_8_fu_372[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_0_8_fu_372[1]_i_1 
       (.I0(out[1]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_0_fu_384[1]),
        .O(\PixArray_val_V_6_0_8_fu_372[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_0_8_fu_372[2]_i_1 
       (.I0(out[2]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_0_fu_384[2]),
        .O(\PixArray_val_V_6_0_8_fu_372[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_0_8_fu_372[3]_i_1 
       (.I0(out[3]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_0_fu_384[3]),
        .O(\PixArray_val_V_6_0_8_fu_372[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_0_8_fu_372[4]_i_1 
       (.I0(out[4]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_0_fu_384[4]),
        .O(\PixArray_val_V_6_0_8_fu_372[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_0_8_fu_372[5]_i_1 
       (.I0(out[5]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_0_fu_384[5]),
        .O(\PixArray_val_V_6_0_8_fu_372[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_0_8_fu_372[6]_i_1 
       (.I0(out[6]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_0_fu_384[6]),
        .O(\PixArray_val_V_6_0_8_fu_372[6]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \PixArray_val_V_6_0_8_fu_372[7]_i_1 
       (.I0(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(\icmp_ln647_reg_2828_reg_n_4_[0] ),
        .O(ap_condition_1167));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_0_8_fu_372[7]_i_2 
       (.I0(out[7]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_0_fu_384[7]),
        .O(\PixArray_val_V_6_0_8_fu_372[7]_i_2_n_4 ));
  FDRE \PixArray_val_V_6_0_8_fu_372_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_8_fu_372[0]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_8_fu_372[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_8_fu_372_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_8_fu_372[1]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_8_fu_372[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_8_fu_372_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_8_fu_372[2]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_8_fu_372[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_8_fu_372_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_8_fu_372[3]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_8_fu_372[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_8_fu_372_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_8_fu_372[4]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_8_fu_372[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_8_fu_372_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_8_fu_372[5]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_8_fu_372[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_8_fu_372_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_8_fu_372[6]_i_1_n_4 ),
        .Q(PixArray_val_V_6_0_8_fu_372[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_0_8_fu_372_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_0_8_fu_372[7]_i_2_n_4 ),
        .Q(PixArray_val_V_6_0_8_fu_372[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_2_fu_280[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[0]),
        .I2(PixArray_val_V_0_1_fu_304[0]),
        .O(\PixArray_val_V_6_1_2_fu_280[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_2_fu_280[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[1]),
        .I2(PixArray_val_V_0_1_fu_304[1]),
        .O(\PixArray_val_V_6_1_2_fu_280[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_2_fu_280[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[2]),
        .I2(PixArray_val_V_0_1_fu_304[2]),
        .O(\PixArray_val_V_6_1_2_fu_280[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_2_fu_280[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[3]),
        .I2(PixArray_val_V_0_1_fu_304[3]),
        .O(\PixArray_val_V_6_1_2_fu_280[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_2_fu_280[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[4]),
        .I2(PixArray_val_V_0_1_fu_304[4]),
        .O(\PixArray_val_V_6_1_2_fu_280[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_2_fu_280[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[5]),
        .I2(PixArray_val_V_0_1_fu_304[5]),
        .O(\PixArray_val_V_6_1_2_fu_280[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_2_fu_280[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[6]),
        .I2(PixArray_val_V_0_1_fu_304[6]),
        .O(\PixArray_val_V_6_1_2_fu_280[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_2_fu_280[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[7]),
        .I2(PixArray_val_V_0_1_fu_304[7]),
        .O(\PixArray_val_V_6_1_2_fu_280[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_6_1_2_fu_280_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_2_fu_280[0]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_2_fu_280[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_1_2_fu_280_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_2_fu_280[1]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_2_fu_280[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_1_2_fu_280_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_2_fu_280[2]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_2_fu_280[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_1_2_fu_280_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_2_fu_280[3]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_2_fu_280[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_1_2_fu_280_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_2_fu_280[4]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_2_fu_280[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_1_2_fu_280_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_2_fu_280[5]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_2_fu_280[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_1_2_fu_280_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_2_fu_280[6]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_2_fu_280[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_1_2_fu_280_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_2_fu_280[7]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_2_fu_280[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_7_fu_292[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[0]),
        .I2(PixArray_val_V_1_1_fu_316[0]),
        .O(\PixArray_val_V_6_1_7_fu_292[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_7_fu_292[1]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[1]),
        .I2(PixArray_val_V_1_1_fu_316[1]),
        .O(\PixArray_val_V_6_1_7_fu_292[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_7_fu_292[2]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[2]),
        .I2(PixArray_val_V_1_1_fu_316[2]),
        .O(\PixArray_val_V_6_1_7_fu_292[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_7_fu_292[3]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[3]),
        .I2(PixArray_val_V_1_1_fu_316[3]),
        .O(\PixArray_val_V_6_1_7_fu_292[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_7_fu_292[4]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[4]),
        .I2(PixArray_val_V_1_1_fu_316[4]),
        .O(\PixArray_val_V_6_1_7_fu_292[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_7_fu_292[5]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[5]),
        .I2(PixArray_val_V_1_1_fu_316[5]),
        .O(\PixArray_val_V_6_1_7_fu_292[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_7_fu_292[6]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[6]),
        .I2(PixArray_val_V_1_1_fu_316[6]),
        .O(\PixArray_val_V_6_1_7_fu_292[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hD8)) 
    \PixArray_val_V_6_1_7_fu_292[7]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(PixArray_val_V_6_1_8_fu_376[7]),
        .I2(PixArray_val_V_1_1_fu_316[7]),
        .O(\PixArray_val_V_6_1_7_fu_292[7]_i_1_n_4 ));
  FDSE \PixArray_val_V_6_1_7_fu_292_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_7_fu_292[0]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_7_fu_292[0]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_1_7_fu_292_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_7_fu_292[1]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_7_fu_292[1]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_1_7_fu_292_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_7_fu_292[2]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_7_fu_292[2]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_1_7_fu_292_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_7_fu_292[3]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_7_fu_292[3]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_1_7_fu_292_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_7_fu_292[4]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_7_fu_292[4]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_1_7_fu_292_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_7_fu_292[5]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_7_fu_292[5]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_1_7_fu_292_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_7_fu_292[6]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_7_fu_292[6]),
        .S(1'b0));
  FDSE \PixArray_val_V_6_1_7_fu_292_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_7_fu_292[7]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_7_fu_292[7]),
        .S(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_1_8_fu_376[0]_i_1 
       (.I0(out[8]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_1_fu_388[0]),
        .O(\PixArray_val_V_6_1_8_fu_376[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_1_8_fu_376[1]_i_1 
       (.I0(out[9]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_1_fu_388[1]),
        .O(\PixArray_val_V_6_1_8_fu_376[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_1_8_fu_376[2]_i_1 
       (.I0(out[10]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_1_fu_388[2]),
        .O(\PixArray_val_V_6_1_8_fu_376[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_1_8_fu_376[3]_i_1 
       (.I0(out[11]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_1_fu_388[3]),
        .O(\PixArray_val_V_6_1_8_fu_376[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_1_8_fu_376[4]_i_1 
       (.I0(out[12]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_1_fu_388[4]),
        .O(\PixArray_val_V_6_1_8_fu_376[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_1_8_fu_376[5]_i_1 
       (.I0(out[13]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_1_fu_388[5]),
        .O(\PixArray_val_V_6_1_8_fu_376[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_1_8_fu_376[6]_i_1 
       (.I0(out[14]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_1_fu_388[6]),
        .O(\PixArray_val_V_6_1_8_fu_376[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_1_8_fu_376[7]_i_1 
       (.I0(out[15]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_1_fu_388[7]),
        .O(\PixArray_val_V_6_1_8_fu_376[7]_i_1_n_4 ));
  FDRE \PixArray_val_V_6_1_8_fu_376_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_8_fu_376[0]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_8_fu_376[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_1_8_fu_376_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_8_fu_376[1]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_8_fu_376[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_1_8_fu_376_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_8_fu_376[2]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_8_fu_376[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_1_8_fu_376_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_8_fu_376[3]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_8_fu_376[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_1_8_fu_376_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_8_fu_376[4]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_8_fu_376[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_1_8_fu_376_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_8_fu_376[5]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_8_fu_376[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_1_8_fu_376_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_8_fu_376[6]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_8_fu_376[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_1_8_fu_376_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_1_8_fu_376[7]_i_1_n_4 ),
        .Q(PixArray_val_V_6_1_8_fu_376[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_2_1_fu_380[0]_i_1 
       (.I0(out[16]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_2_1_fu_392[0]),
        .O(\PixArray_val_V_6_2_1_fu_380[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_2_1_fu_380[1]_i_1 
       (.I0(out[17]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_2_1_fu_392[1]),
        .O(\PixArray_val_V_6_2_1_fu_380[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_2_1_fu_380[2]_i_1 
       (.I0(out[18]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_2_1_fu_392[2]),
        .O(\PixArray_val_V_6_2_1_fu_380[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_2_1_fu_380[3]_i_1 
       (.I0(out[19]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_2_1_fu_392[3]),
        .O(\PixArray_val_V_6_2_1_fu_380[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_2_1_fu_380[4]_i_1 
       (.I0(out[20]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_2_1_fu_392[4]),
        .O(\PixArray_val_V_6_2_1_fu_380[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_2_1_fu_380[5]_i_1 
       (.I0(out[21]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_2_1_fu_392[5]),
        .O(\PixArray_val_V_6_2_1_fu_380[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_2_1_fu_380[6]_i_1 
       (.I0(out[22]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_2_1_fu_392[6]),
        .O(\PixArray_val_V_6_2_1_fu_380[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \PixArray_val_V_6_2_1_fu_380[7]_i_1 
       (.I0(out[23]),
        .I1(icmp_ln659_reg_2854),
        .I2(PixArray_val_V_7_2_1_fu_392[7]),
        .O(\PixArray_val_V_6_2_1_fu_380[7]_i_1_n_4 ));
  FDRE \PixArray_val_V_6_2_1_fu_380_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_2_1_fu_380[0]_i_1_n_4 ),
        .Q(PixArray_val_V_6_2_1_fu_380[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_1_fu_380_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_2_1_fu_380[1]_i_1_n_4 ),
        .Q(PixArray_val_V_6_2_1_fu_380[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_1_fu_380_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_2_1_fu_380[2]_i_1_n_4 ),
        .Q(PixArray_val_V_6_2_1_fu_380[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_1_fu_380_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_2_1_fu_380[3]_i_1_n_4 ),
        .Q(PixArray_val_V_6_2_1_fu_380[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_1_fu_380_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_2_1_fu_380[4]_i_1_n_4 ),
        .Q(PixArray_val_V_6_2_1_fu_380[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_1_fu_380_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_2_1_fu_380[5]_i_1_n_4 ),
        .Q(PixArray_val_V_6_2_1_fu_380[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_1_fu_380_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_2_1_fu_380[6]_i_1_n_4 ),
        .Q(PixArray_val_V_6_2_1_fu_380[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_1_fu_380_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(\PixArray_val_V_6_2_1_fu_380[7]_i_1_n_4 ),
        .Q(PixArray_val_V_6_2_1_fu_380[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_356_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_2_1_fu_380[0]),
        .Q(PixArray_val_V_6_2_fu_356[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_356_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_2_1_fu_380[1]),
        .Q(PixArray_val_V_6_2_fu_356[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_356_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_2_1_fu_380[2]),
        .Q(PixArray_val_V_6_2_fu_356[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_356_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_2_1_fu_380[3]),
        .Q(PixArray_val_V_6_2_fu_356[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_356_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_2_1_fu_380[4]),
        .Q(PixArray_val_V_6_2_fu_356[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_356_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_2_1_fu_380[5]),
        .Q(PixArray_val_V_6_2_fu_356[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_356_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_2_1_fu_380[6]),
        .Q(PixArray_val_V_6_2_fu_356[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_6_2_fu_356_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_6_2_1_fu_380[7]),
        .Q(PixArray_val_V_6_2_fu_356[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \PixArray_val_V_7_0_fu_384[7]_i_1 
       (.I0(icmp_ln659_reg_2854),
        .I1(ap_condition_1167),
        .O(E));
  FDRE \PixArray_val_V_7_0_fu_384_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[24]),
        .Q(PixArray_val_V_7_0_fu_384[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_0_fu_384_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[25]),
        .Q(PixArray_val_V_7_0_fu_384[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_0_fu_384_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[26]),
        .Q(PixArray_val_V_7_0_fu_384[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_0_fu_384_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[27]),
        .Q(PixArray_val_V_7_0_fu_384[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_0_fu_384_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[28]),
        .Q(PixArray_val_V_7_0_fu_384[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_0_fu_384_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[29]),
        .Q(PixArray_val_V_7_0_fu_384[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_0_fu_384_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[30]),
        .Q(PixArray_val_V_7_0_fu_384[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_0_fu_384_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[31]),
        .Q(PixArray_val_V_7_0_fu_384[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_1_fu_388_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[32]),
        .Q(PixArray_val_V_7_1_fu_388[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_1_fu_388_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[33]),
        .Q(PixArray_val_V_7_1_fu_388[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_1_fu_388_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[34]),
        .Q(PixArray_val_V_7_1_fu_388[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_1_fu_388_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[35]),
        .Q(PixArray_val_V_7_1_fu_388[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_1_fu_388_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[36]),
        .Q(PixArray_val_V_7_1_fu_388[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_1_fu_388_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[37]),
        .Q(PixArray_val_V_7_1_fu_388[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_1_fu_388_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[38]),
        .Q(PixArray_val_V_7_1_fu_388[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_1_fu_388_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[39]),
        .Q(PixArray_val_V_7_1_fu_388[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_1_fu_392_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[40]),
        .Q(PixArray_val_V_7_2_1_fu_392[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_1_fu_392_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[41]),
        .Q(PixArray_val_V_7_2_1_fu_392[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_1_fu_392_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[42]),
        .Q(PixArray_val_V_7_2_1_fu_392[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_1_fu_392_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[43]),
        .Q(PixArray_val_V_7_2_1_fu_392[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_1_fu_392_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[44]),
        .Q(PixArray_val_V_7_2_1_fu_392[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_1_fu_392_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[45]),
        .Q(PixArray_val_V_7_2_1_fu_392[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_1_fu_392_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[46]),
        .Q(PixArray_val_V_7_2_1_fu_392[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_1_fu_392_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[47]),
        .Q(PixArray_val_V_7_2_1_fu_392[7]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_fu_368_reg[0] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_2_1_fu_392[0]),
        .Q(PixArray_val_V_7_2_fu_368[0]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_fu_368_reg[1] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_2_1_fu_392[1]),
        .Q(PixArray_val_V_7_2_fu_368[1]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_fu_368_reg[2] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_2_1_fu_392[2]),
        .Q(PixArray_val_V_7_2_fu_368[2]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_fu_368_reg[3] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_2_1_fu_392[3]),
        .Q(PixArray_val_V_7_2_fu_368[3]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_fu_368_reg[4] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_2_1_fu_392[4]),
        .Q(PixArray_val_V_7_2_fu_368[4]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_fu_368_reg[5] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_2_1_fu_392[5]),
        .Q(PixArray_val_V_7_2_fu_368[5]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_fu_368_reg[6] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_2_1_fu_392[6]),
        .Q(PixArray_val_V_7_2_fu_368[6]),
        .R(1'b0));
  FDRE \PixArray_val_V_7_2_fu_368_reg[7] 
       (.C(ap_clk),
        .CE(ap_condition_1167),
        .D(PixArray_val_V_7_2_1_fu_392[7]),
        .Q(PixArray_val_V_7_2_fu_368[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \ReadEn_1_reg_794[0]_i_1 
       (.I0(tmp_20_reg_2802_pp1_iter3_reg),
        .I1(ReadEn_1_reg_7941),
        .I2(\ReadEn_reg_773_reg_n_4_[0] ),
        .I3(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(ReadEn_1_reg_794),
        .O(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \ReadEn_1_reg_794[0]_i_2 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln636_reg_2741_pp1_iter3_reg_reg_n_4_[0] ),
        .I2(icmp_ln696_reg_2745_pp1_iter3_reg),
        .I3(ap_enable_reg_pp1_iter4),
        .O(ReadEn_1_reg_7941));
  FDRE \ReadEn_1_reg_794_reg[0] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(p_2_in),
        .Q(ReadEn_1_reg_794),
        .R(1'b0));
  FDSE \ReadEn_reg_773_reg[0] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(ReadEn_1_reg_794),
        .Q(\ReadEn_reg_773_reg_n_4_[0] ),
        .S(ReadEn_reg_773));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__0 
       (.I0(stream_scaled_full_n),
        .I1(and_ln794_reg_2858_pp1_iter15_reg),
        .I2(icmp_ln636_reg_2741_pp1_iter15_reg),
        .I3(icmp_ln696_reg_2745_pp1_iter15_reg),
        .I4(ap_block_pp1_stage0_subdone),
        .I5(ap_enable_reg_pp1_iter16_reg_n_4),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__0 
       (.I0(OutPixPrv_0_val_V_1_fu_260__0[0]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_reg_2949[0]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__0 
       (.I0(OutPixPrv_1_val_V_1_fu_264[2]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[2]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[2]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__0 
       (.I0(OutPixPrv_1_val_V_1_fu_264[3]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[3]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[3]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__0 
       (.I0(OutPixPrv_1_val_V_1_fu_264[4]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[4]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[4]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__0 
       (.I0(OutPixPrv_1_val_V_1_fu_264[5]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[5]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[5]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__0 
       (.I0(OutPixPrv_1_val_V_1_fu_264[6]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[6]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[6]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__0 
       (.I0(OutPixPrv_1_val_V_1_fu_264[7]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[7]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[7]),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__0 
       (.I0(OutPixPrv_2_val_V_1_fu_268[0]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[0]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[0]),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__0 
       (.I0(OutPixPrv_2_val_V_1_fu_268[1]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[1]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[1]),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__0 
       (.I0(OutPixPrv_2_val_V_1_fu_268[2]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[2]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[2]),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__0 
       (.I0(OutPixPrv_2_val_V_1_fu_268[3]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[3]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[3]),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__0 
       (.I0(OutPixPrv_0_val_V_1_fu_260__0[1]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_reg_2949[1]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__0 
       (.I0(OutPixPrv_2_val_V_1_fu_268[4]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[4]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[4]),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__0 
       (.I0(OutPixPrv_2_val_V_1_fu_268[5]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[5]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[5]),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__0 
       (.I0(OutPixPrv_2_val_V_1_fu_268[6]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[6]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[6]),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__0 
       (.I0(OutPixPrv_2_val_V_1_fu_268[7]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_2_reg_2967[7]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_5_reg_2994[7]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][24]_srl16_i_1__0 
       (.I0(OutPix_reg_2949[0]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_3_reg_2976[0]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][25]_srl16_i_1__0 
       (.I0(OutPix_reg_2949[1]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_3_reg_2976[1]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][26]_srl16_i_1__0 
       (.I0(OutPix_reg_2949[2]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_3_reg_2976[2]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][27]_srl16_i_1__0 
       (.I0(OutPix_reg_2949[3]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_3_reg_2976[3]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][28]_srl16_i_1__0 
       (.I0(OutPix_reg_2949[4]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_3_reg_2976[4]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][29]_srl16_i_1__0 
       (.I0(OutPix_reg_2949[5]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_3_reg_2976[5]),
        .O(in[29]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__0 
       (.I0(OutPixPrv_0_val_V_1_fu_260__0[2]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_reg_2949[2]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][30]_srl16_i_1__0 
       (.I0(OutPix_reg_2949[6]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_3_reg_2976[6]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][31]_srl16_i_1__0 
       (.I0(OutPix_reg_2949[7]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_3_reg_2976[7]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][32]_srl16_i_1__0 
       (.I0(OutPix_1_reg_2958[0]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_4_reg_2985[0]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][33]_srl16_i_1__0 
       (.I0(OutPix_1_reg_2958[1]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_4_reg_2985[1]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][34]_srl16_i_1__0 
       (.I0(OutPix_1_reg_2958[2]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_4_reg_2985[2]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][35]_srl16_i_1__0 
       (.I0(OutPix_1_reg_2958[3]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_4_reg_2985[3]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][36]_srl16_i_1__0 
       (.I0(OutPix_1_reg_2958[4]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_4_reg_2985[4]),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][37]_srl16_i_1__0 
       (.I0(OutPix_1_reg_2958[5]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_4_reg_2985[5]),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][38]_srl16_i_1__0 
       (.I0(OutPix_1_reg_2958[6]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_4_reg_2985[6]),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][39]_srl16_i_1__0 
       (.I0(OutPix_1_reg_2958[7]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_4_reg_2985[7]),
        .O(in[39]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__0 
       (.I0(OutPixPrv_0_val_V_1_fu_260__0[3]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_reg_2949[3]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][40]_srl16_i_1__0 
       (.I0(OutPix_2_reg_2967[0]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_5_reg_2994[0]),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][41]_srl16_i_1__0 
       (.I0(OutPix_2_reg_2967[1]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_5_reg_2994[1]),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][42]_srl16_i_1__0 
       (.I0(OutPix_2_reg_2967[2]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_5_reg_2994[2]),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][43]_srl16_i_1__0 
       (.I0(OutPix_2_reg_2967[3]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_5_reg_2994[3]),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][44]_srl16_i_1__0 
       (.I0(OutPix_2_reg_2967[4]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_5_reg_2994[4]),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][45]_srl16_i_1__0 
       (.I0(OutPix_2_reg_2967[5]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_5_reg_2994[5]),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][46]_srl16_i_1__0 
       (.I0(OutPix_2_reg_2967[6]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_5_reg_2994[6]),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][47]_srl16_i_1__0 
       (.I0(OutPix_2_reg_2967[7]),
        .I1(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .I2(OutPix_5_reg_2994[7]),
        .O(in[47]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__0 
       (.I0(OutPixPrv_0_val_V_1_fu_260__0[4]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_reg_2949[4]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__0 
       (.I0(OutPixPrv_0_val_V_1_fu_260__0[5]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_reg_2949[5]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__0 
       (.I0(OutPixPrv_0_val_V_1_fu_260__0[6]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_reg_2949[6]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__0 
       (.I0(OutPixPrv_0_val_V_1_fu_260__0[7]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_reg_2949[7]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_3_reg_2976[7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__0 
       (.I0(OutPixPrv_1_val_V_1_fu_264[0]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[0]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[0]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__0 
       (.I0(OutPixPrv_1_val_V_1_fu_264[1]),
        .I1(cmp138_0_reg_2862_pp1_iter15_reg),
        .I2(OutPix_1_reg_2958[1]),
        .I3(icmp_ln800_reg_2914_pp1_iter15_reg),
        .I4(OutPix_4_reg_2985[1]),
        .O(in[9]));
  LUT3 #(
    .INIT(8'h08)) 
    \and_ln794_reg_2858[0]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln696_reg_2745_pp1_iter3_reg),
        .I2(\icmp_ln636_reg_2741_pp1_iter3_reg_reg_n_4_[0] ),
        .O(and_ln794_reg_28580));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \and_ln794_reg_2858[0]_i_10 
       (.I0(\and_ln794_reg_2858_reg[0]_i_3_0 [3]),
        .I1(ap_phi_mux_xWritePos_phi_fu_766_p4[3]),
        .I2(\and_ln794_reg_2858_reg[0]_i_3_0 [2]),
        .I3(xWritePos_2_reg_822[2]),
        .I4(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I5(xWritePos_reg_762[2]),
        .O(\and_ln794_reg_2858[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \and_ln794_reg_2858[0]_i_11 
       (.I0(\and_ln794_reg_2858_reg[0]_i_3_0 [1]),
        .I1(ap_phi_mux_xWritePos_phi_fu_766_p4[1]),
        .I2(\and_ln794_reg_2858_reg[0]_i_3_0 [0]),
        .I3(xWritePos_2_reg_822[0]),
        .I4(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I5(xWritePos_reg_762[0]),
        .O(\and_ln794_reg_2858[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \and_ln794_reg_2858[0]_i_12 
       (.I0(xWritePos_reg_762[15]),
        .I1(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I2(xWritePos_2_reg_822[15]),
        .I3(\and_ln794_reg_2858_reg[0]_i_3_0 [15]),
        .I4(ap_phi_mux_xWritePos_phi_fu_766_p4[14]),
        .I5(\and_ln794_reg_2858_reg[0]_i_3_0 [14]),
        .O(\and_ln794_reg_2858[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \and_ln794_reg_2858[0]_i_13 
       (.I0(xWritePos_reg_762[13]),
        .I1(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I2(xWritePos_2_reg_822[13]),
        .I3(\and_ln794_reg_2858_reg[0]_i_3_0 [13]),
        .I4(ap_phi_mux_xWritePos_phi_fu_766_p4[12]),
        .I5(\and_ln794_reg_2858_reg[0]_i_3_0 [12]),
        .O(\and_ln794_reg_2858[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \and_ln794_reg_2858[0]_i_14 
       (.I0(xWritePos_reg_762[11]),
        .I1(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I2(xWritePos_2_reg_822[11]),
        .I3(\and_ln794_reg_2858_reg[0]_i_3_0 [11]),
        .I4(ap_phi_mux_xWritePos_phi_fu_766_p4[10]),
        .I5(\and_ln794_reg_2858_reg[0]_i_3_0 [10]),
        .O(\and_ln794_reg_2858[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \and_ln794_reg_2858[0]_i_15 
       (.I0(xWritePos_reg_762[9]),
        .I1(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I2(xWritePos_2_reg_822[9]),
        .I3(\and_ln794_reg_2858_reg[0]_i_3_0 [9]),
        .I4(ap_phi_mux_xWritePos_phi_fu_766_p4[8]),
        .I5(\and_ln794_reg_2858_reg[0]_i_3_0 [8]),
        .O(\and_ln794_reg_2858[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \and_ln794_reg_2858[0]_i_16 
       (.I0(xWritePos_reg_762[7]),
        .I1(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I2(xWritePos_2_reg_822[7]),
        .I3(\and_ln794_reg_2858_reg[0]_i_3_0 [7]),
        .I4(ap_phi_mux_xWritePos_phi_fu_766_p4[6]),
        .I5(\and_ln794_reg_2858_reg[0]_i_3_0 [6]),
        .O(\and_ln794_reg_2858[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \and_ln794_reg_2858[0]_i_17 
       (.I0(xWritePos_reg_762[5]),
        .I1(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I2(xWritePos_2_reg_822[5]),
        .I3(\and_ln794_reg_2858_reg[0]_i_3_0 [5]),
        .I4(ap_phi_mux_xWritePos_phi_fu_766_p4[4]),
        .I5(\and_ln794_reg_2858_reg[0]_i_3_0 [4]),
        .O(\and_ln794_reg_2858[0]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \and_ln794_reg_2858[0]_i_18 
       (.I0(xWritePos_reg_762[3]),
        .I1(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I2(xWritePos_2_reg_822[3]),
        .I3(\and_ln794_reg_2858_reg[0]_i_3_0 [3]),
        .I4(ap_phi_mux_xWritePos_phi_fu_766_p4[2]),
        .I5(\and_ln794_reg_2858_reg[0]_i_3_0 [2]),
        .O(\and_ln794_reg_2858[0]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \and_ln794_reg_2858[0]_i_19 
       (.I0(ap_phi_mux_xWritePos_phi_fu_766_p4[1]),
        .I1(\and_ln794_reg_2858_reg[0]_i_3_0 [1]),
        .I2(xWritePos_reg_762[0]),
        .I3(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I4(xWritePos_2_reg_822[0]),
        .I5(\and_ln794_reg_2858_reg[0]_i_3_0 [0]),
        .O(\and_ln794_reg_2858[0]_i_19_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \and_ln794_reg_2858[0]_i_2 
       (.I0(icmp_ln794_1_fu_1315_p2),
        .I1(tmp_21_reg_2817[0]),
        .I2(tmp_21_reg_2817[1]),
        .O(and_ln794_fu_1320_p2));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln794_reg_2858[0]_i_20 
       (.I0(xWritePos_reg_762[15]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[15]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln794_reg_2858[0]_i_21 
       (.I0(xWritePos_reg_762[13]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[13]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln794_reg_2858[0]_i_22 
       (.I0(xWritePos_reg_762[11]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[11]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln794_reg_2858[0]_i_23 
       (.I0(xWritePos_reg_762[9]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[9]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln794_reg_2858[0]_i_24 
       (.I0(xWritePos_reg_762[7]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[7]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln794_reg_2858[0]_i_25 
       (.I0(xWritePos_reg_762[5]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[5]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln794_reg_2858[0]_i_26 
       (.I0(xWritePos_reg_762[3]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[3]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln794_reg_2858[0]_i_27 
       (.I0(xWritePos_reg_762[14]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[14]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln794_reg_2858[0]_i_28 
       (.I0(xWritePos_reg_762[12]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[12]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln794_reg_2858[0]_i_29 
       (.I0(xWritePos_reg_762[10]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[10]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln794_reg_2858[0]_i_30 
       (.I0(xWritePos_reg_762[8]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[8]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln794_reg_2858[0]_i_31 
       (.I0(xWritePos_reg_762[6]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[6]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln794_reg_2858[0]_i_32 
       (.I0(xWritePos_reg_762[4]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[4]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \and_ln794_reg_2858[0]_i_33 
       (.I0(xWritePos_reg_762[2]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[2]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[2]));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \and_ln794_reg_2858[0]_i_4 
       (.I0(\and_ln794_reg_2858_reg[0]_i_3_0 [15]),
        .I1(ap_phi_mux_xWritePos_phi_fu_766_p4[15]),
        .I2(\and_ln794_reg_2858_reg[0]_i_3_0 [14]),
        .I3(xWritePos_2_reg_822[14]),
        .I4(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I5(xWritePos_reg_762[14]),
        .O(\and_ln794_reg_2858[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \and_ln794_reg_2858[0]_i_5 
       (.I0(\and_ln794_reg_2858_reg[0]_i_3_0 [13]),
        .I1(ap_phi_mux_xWritePos_phi_fu_766_p4[13]),
        .I2(\and_ln794_reg_2858_reg[0]_i_3_0 [12]),
        .I3(xWritePos_2_reg_822[12]),
        .I4(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I5(xWritePos_reg_762[12]),
        .O(\and_ln794_reg_2858[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \and_ln794_reg_2858[0]_i_6 
       (.I0(\and_ln794_reg_2858_reg[0]_i_3_0 [11]),
        .I1(ap_phi_mux_xWritePos_phi_fu_766_p4[11]),
        .I2(\and_ln794_reg_2858_reg[0]_i_3_0 [10]),
        .I3(xWritePos_2_reg_822[10]),
        .I4(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I5(xWritePos_reg_762[10]),
        .O(\and_ln794_reg_2858[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \and_ln794_reg_2858[0]_i_7 
       (.I0(\and_ln794_reg_2858_reg[0]_i_3_0 [9]),
        .I1(ap_phi_mux_xWritePos_phi_fu_766_p4[9]),
        .I2(\and_ln794_reg_2858_reg[0]_i_3_0 [8]),
        .I3(xWritePos_2_reg_822[8]),
        .I4(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I5(xWritePos_reg_762[8]),
        .O(\and_ln794_reg_2858[0]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \and_ln794_reg_2858[0]_i_8 
       (.I0(\and_ln794_reg_2858_reg[0]_i_3_0 [7]),
        .I1(ap_phi_mux_xWritePos_phi_fu_766_p4[7]),
        .I2(\and_ln794_reg_2858_reg[0]_i_3_0 [6]),
        .I3(xWritePos_2_reg_822[6]),
        .I4(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I5(xWritePos_reg_762[6]),
        .O(\and_ln794_reg_2858[0]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \and_ln794_reg_2858[0]_i_9 
       (.I0(\and_ln794_reg_2858_reg[0]_i_3_0 [5]),
        .I1(ap_phi_mux_xWritePos_phi_fu_766_p4[5]),
        .I2(\and_ln794_reg_2858_reg[0]_i_3_0 [4]),
        .I3(xWritePos_2_reg_822[4]),
        .I4(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I5(xWritePos_reg_762[4]),
        .O(\and_ln794_reg_2858[0]_i_9_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/and_ln794_reg_2858_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/and_ln794_reg_2858_pp1_iter14_reg_reg[0]_srl10 " *) 
  SRL16E \and_ln794_reg_2858_pp1_iter14_reg_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln794_reg_2858),
        .Q(\and_ln794_reg_2858_pp1_iter14_reg_reg[0]_srl10_n_4 ));
  FDRE \and_ln794_reg_2858_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\and_ln794_reg_2858_pp1_iter14_reg_reg[0]_srl10_n_4 ),
        .Q(and_ln794_reg_2858_pp1_iter15_reg),
        .R(1'b0));
  FDRE \and_ln794_reg_2858_reg[0] 
       (.C(ap_clk),
        .CE(and_ln794_reg_28580),
        .D(and_ln794_fu_1320_p2),
        .Q(and_ln794_reg_2858),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \and_ln794_reg_2858_reg[0]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln794_1_fu_1315_p2,\and_ln794_reg_2858_reg[0]_i_3_n_5 ,\and_ln794_reg_2858_reg[0]_i_3_n_6 ,\and_ln794_reg_2858_reg[0]_i_3_n_7 ,\and_ln794_reg_2858_reg[0]_i_3_n_8 ,\and_ln794_reg_2858_reg[0]_i_3_n_9 ,\and_ln794_reg_2858_reg[0]_i_3_n_10 ,\and_ln794_reg_2858_reg[0]_i_3_n_11 }),
        .DI({\and_ln794_reg_2858[0]_i_4_n_4 ,\and_ln794_reg_2858[0]_i_5_n_4 ,\and_ln794_reg_2858[0]_i_6_n_4 ,\and_ln794_reg_2858[0]_i_7_n_4 ,\and_ln794_reg_2858[0]_i_8_n_4 ,\and_ln794_reg_2858[0]_i_9_n_4 ,\and_ln794_reg_2858[0]_i_10_n_4 ,\and_ln794_reg_2858[0]_i_11_n_4 }),
        .O(\NLW_and_ln794_reg_2858_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\and_ln794_reg_2858[0]_i_12_n_4 ,\and_ln794_reg_2858[0]_i_13_n_4 ,\and_ln794_reg_2858[0]_i_14_n_4 ,\and_ln794_reg_2858[0]_i_15_n_4 ,\and_ln794_reg_2858[0]_i_16_n_4 ,\and_ln794_reg_2858[0]_i_17_n_4 ,\and_ln794_reg_2858[0]_i_18_n_4 ,\and_ln794_reg_2858[0]_i_19_n_4 }));
  LUT6 #(
    .INIT(64'hEFEFEFFFAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(hscale_core_polyphase_U0_ap_ready),
        .I1(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .I2(ap_start),
        .I3(start_for_v_csc_core_U0_full_n),
        .I4(start_once_reg),
        .I5(Q),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg),
        .I1(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0),
        .I2(\x_reg_727[12]_i_6_n_4 ),
        .I3(\x_reg_727[12]_i_7_n_4 ),
        .I4(ap_CS_fsm_state6),
        .O(hscale_core_polyphase_U0_ap_ready));
  LUT6 #(
    .INIT(64'hEEEFEFEFAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(icmp_ln608_fu_938_p2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h0000A800)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(Q),
        .I1(start_once_reg),
        .I2(start_for_v_csc_core_U0_full_n),
        .I3(ap_start),
        .I4(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .O(ap_NS_fsm1));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h0000AA80)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln608_fu_938_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state24),
        .I1(ap_CS_fsm_state5),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(p_1_in2_in),
        .I1(\ap_CS_fsm[5]_i_2__0_n_4 ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\ap_CS_fsm[5]_i_2__0_n_4 ),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hFB00FBFBFFFFFFFF)) 
    \ap_CS_fsm[5]_i_2__0 
       (.I0(ap_enable_reg_pp1_iter4),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(ap_enable_reg_pp1_iter15),
        .I4(ap_enable_reg_pp1_iter16_reg_n_4),
        .I5(ap_block_pp1_stage0_subdone),
        .O(\ap_CS_fsm[5]_i_2__0_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state24),
        .R(SS));
  LUT6 #(
    .INIT(64'h7777070000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(icmp_ln608_fu_938_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln608_fu_938_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h77700000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(icmp_ln636_reg_27410),
        .I1(icmp_ln636_fu_1073_p2),
        .I2(p_1_in2_in),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_4),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter9),
        .Q(ap_enable_reg_pp1_iter10),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter10),
        .Q(ap_enable_reg_pp1_iter11),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter11),
        .Q(ap_enable_reg_pp1_iter12),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter12),
        .Q(ap_enable_reg_pp1_iter13),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter13),
        .Q(ap_enable_reg_pp1_iter14),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter14),
        .Q(ap_enable_reg_pp1_iter15),
        .R(SS));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp1_iter16_i_1
       (.I0(p_1_in2_in),
        .I1(ap_enable_reg_pp1_iter15),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_enable_reg_pp1_iter16_reg_n_4),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp1_iter16_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter16_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter16_i_1_n_4),
        .Q(ap_enable_reg_pp1_iter16_reg_n_4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter0),
        .Q(ap_enable_reg_pp1_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter1),
        .Q(ap_enable_reg_pp1_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter2),
        .Q(ap_enable_reg_pp1_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter3),
        .Q(ap_enable_reg_pp1_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter4),
        .Q(ap_enable_reg_pp1_iter5),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp1_iter6_i_1
       (.I0(ap_enable_reg_pp1_iter4),
        .I1(ap_enable_reg_pp1_iter5),
        .O(ap_enable_reg_pp1_iter6_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter6_i_1_n_4),
        .Q(ap_enable_reg_pp1_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter6),
        .Q(ap_enable_reg_pp1_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter7),
        .Q(ap_enable_reg_pp1_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(ap_enable_reg_pp1_iter8),
        .Q(ap_enable_reg_pp1_iter9),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'hE)) 
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_i_2
       (.I0(hscale_core_polyphase_U0_ap_ready),
        .I1(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .O(ap_sync_hscale_core_polyphase_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \brmerge_0_demorgan_reg_2901[0]_i_1 
       (.I0(trunc_ln793_1_reg_2812),
        .I1(\nrWrsPrev_reg_739_reg_n_4_[0] ),
        .I2(tmp_21_reg_2817[0]),
        .I3(tmp_21_reg_2817[1]),
        .O(brmerge_0_demorgan_fu_1459_p2));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/brmerge_0_demorgan_reg_2901_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/brmerge_0_demorgan_reg_2901_pp1_iter14_reg_reg[0]_srl10 " *) 
  SRL16E \brmerge_0_demorgan_reg_2901_pp1_iter14_reg_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(brmerge_0_demorgan_reg_2901),
        .Q(\brmerge_0_demorgan_reg_2901_pp1_iter14_reg_reg[0]_srl10_n_4 ));
  FDRE \brmerge_0_demorgan_reg_2901_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\brmerge_0_demorgan_reg_2901_pp1_iter14_reg_reg[0]_srl10_n_4 ),
        .Q(brmerge_0_demorgan_reg_2901_pp1_iter15_reg),
        .R(1'b0));
  FDRE \brmerge_0_demorgan_reg_2901_reg[0] 
       (.C(ap_clk),
        .CE(and_ln794_reg_28580),
        .D(brmerge_0_demorgan_fu_1459_p2),
        .Q(brmerge_0_demorgan_reg_2901),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBFFFFF88800000)) 
    \cmp138_0_reg_2862[0]_i_1 
       (.I0(\nrWrsPrev_reg_739_reg_n_4_[0] ),
        .I1(and_ln794_reg_28580),
        .I2(tmp_21_reg_2817[1]),
        .I3(tmp_21_reg_2817[0]),
        .I4(icmp_ln794_1_fu_1315_p2),
        .I5(cmp138_0_reg_2862),
        .O(\cmp138_0_reg_2862[0]_i_1_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/cmp138_0_reg_2862_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/cmp138_0_reg_2862_pp1_iter14_reg_reg[0]_srl10 " *) 
  SRL16E \cmp138_0_reg_2862_pp1_iter14_reg_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(cmp138_0_reg_2862),
        .Q(\cmp138_0_reg_2862_pp1_iter14_reg_reg[0]_srl10_n_4 ));
  FDRE \cmp138_0_reg_2862_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\cmp138_0_reg_2862_pp1_iter14_reg_reg[0]_srl10_n_4 ),
        .Q(cmp138_0_reg_2862_pp1_iter15_reg),
        .R(1'b0));
  FDRE \cmp138_0_reg_2862_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp138_0_reg_2862[0]_i_1_n_4 ),
        .Q(cmp138_0_reg_2862),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/cmp189_0_reg_2886_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/cmp189_0_reg_2886_pp1_iter14_reg_reg[0]_srl10 " *) 
  SRL16E \cmp189_0_reg_2886_pp1_iter14_reg_reg[0]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(cmp189_0_reg_2886),
        .Q(\cmp189_0_reg_2886_pp1_iter14_reg_reg[0]_srl10_n_4 ));
  FDRE \cmp189_0_reg_2886_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\cmp189_0_reg_2886_pp1_iter14_reg_reg[0]_srl10_n_4 ),
        .Q(cmp189_0_reg_2886_pp1_iter15_reg),
        .R(1'b0));
  FDRE \cmp189_0_reg_2886_reg[0] 
       (.C(ap_clk),
        .CE(and_ln794_reg_28580),
        .D(\nrWrsPrev_reg_739_reg_n_4_[0] ),
        .Q(cmp189_0_reg_2886),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \d_read_reg_22[17]_i_4 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(icmp_ln636_reg_27410),
        .O(hscale_core_polyphase_U0_phasesH_ce0));
  LUT6 #(
    .INIT(64'hF7F7F7080808F708)) 
    \empty_74_reg_2464[0]_i_1 
       (.I0(j_reg_705[2]),
        .I1(j_reg_705[1]),
        .I2(j_reg_705[0]),
        .I3(\i_reg_694_reg_n_4_[0] ),
        .I4(i_reg_6940),
        .I5(select_ln608_1_reg_2457_reg[0]),
        .O(\empty_74_reg_2464[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \empty_74_reg_2464[1]_i_1 
       (.I0(\empty_74_reg_2464[1]_i_2_n_4 ),
        .I1(select_ln608_1_reg_2457_reg[0]),
        .I2(\i_reg_694_reg_n_4_[0] ),
        .I3(\i_reg_694_reg_n_4_[1] ),
        .I4(i_reg_6940),
        .I5(select_ln608_1_reg_2457_reg[1]),
        .O(select_ln608_1_fu_964_p3__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \empty_74_reg_2464[1]_i_2 
       (.I0(j_reg_705[0]),
        .I1(j_reg_705[1]),
        .I2(j_reg_705[2]),
        .O(\empty_74_reg_2464[1]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \empty_74_reg_2464[2]_i_1 
       (.I0(select_ln608_1_reg_2457_reg[1]),
        .I1(\i_reg_694_reg_n_4_[1] ),
        .I2(\empty_74_reg_2464[2]_i_2_n_4 ),
        .I3(\i_reg_694_reg_n_4_[2] ),
        .I4(i_reg_6940),
        .I5(select_ln608_1_reg_2457_reg[2]),
        .O(select_ln608_1_fu_964_p3__0[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF1DFFFFFF)) 
    \empty_74_reg_2464[2]_i_2 
       (.I0(\i_reg_694_reg_n_4_[0] ),
        .I1(i_reg_6940),
        .I2(select_ln608_1_reg_2457_reg[0]),
        .I3(j_reg_705[2]),
        .I4(j_reg_705[1]),
        .I5(j_reg_705[0]),
        .O(\empty_74_reg_2464[2]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \empty_74_reg_2464[3]_i_1 
       (.I0(select_ln608_1_reg_2457_reg[2]),
        .I1(\i_reg_694_reg_n_4_[2] ),
        .I2(\empty_74_reg_2464[3]_i_2_n_4 ),
        .I3(\i_reg_694_reg_n_4_[3] ),
        .I4(i_reg_6940),
        .I5(select_ln608_1_reg_2457_reg[3]),
        .O(select_ln608_1_fu_964_p3__0[3]));
  LUT6 #(
    .INIT(64'h77775FFFFFFF5FFF)) 
    \empty_74_reg_2464[3]_i_2 
       (.I0(\empty_74_reg_2464[1]_i_2_n_4 ),
        .I1(select_ln608_1_reg_2457_reg[0]),
        .I2(\i_reg_694_reg_n_4_[0] ),
        .I3(\i_reg_694_reg_n_4_[1] ),
        .I4(i_reg_6940),
        .I5(select_ln608_1_reg_2457_reg[1]),
        .O(\empty_74_reg_2464[3]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \empty_74_reg_2464[4]_i_1 
       (.I0(select_ln608_1_reg_2457_reg[3]),
        .I1(\i_reg_694_reg_n_4_[3] ),
        .I2(\empty_74_reg_2464[4]_i_2_n_4 ),
        .I3(\i_reg_694_reg_n_4_[4] ),
        .I4(i_reg_6940),
        .I5(select_ln608_1_reg_2457_reg[4]),
        .O(select_ln608_1_fu_964_p3__0[4]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \empty_74_reg_2464[4]_i_2 
       (.I0(select_ln608_1_reg_2457_reg[1]),
        .I1(\i_reg_694_reg_n_4_[1] ),
        .I2(\empty_74_reg_2464[2]_i_2_n_4 ),
        .I3(\i_reg_694_reg_n_4_[2] ),
        .I4(i_reg_6940),
        .I5(select_ln608_1_reg_2457_reg[2]),
        .O(\empty_74_reg_2464[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \empty_74_reg_2464[5]_i_1 
       (.I0(select_ln608_1_reg_2457_reg[4]),
        .I1(\i_reg_694_reg_n_4_[4] ),
        .I2(\empty_74_reg_2464[5]_i_2_n_4 ),
        .I3(\i_reg_694_reg_n_4_[5] ),
        .I4(i_reg_6940),
        .I5(select_ln608_1_reg_2457_reg[5]),
        .O(select_ln608_1_fu_964_p3__0[5]));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \empty_74_reg_2464[5]_i_2 
       (.I0(select_ln608_1_reg_2457_reg[2]),
        .I1(\i_reg_694_reg_n_4_[2] ),
        .I2(\empty_74_reg_2464[3]_i_2_n_4 ),
        .I3(\i_reg_694_reg_n_4_[3] ),
        .I4(i_reg_6940),
        .I5(select_ln608_1_reg_2457_reg[3]),
        .O(\empty_74_reg_2464[5]_i_2_n_4 ));
  FDRE \empty_74_reg_2464_reg[0] 
       (.C(ap_clk),
        .CE(empty_74_reg_24640),
        .D(\empty_74_reg_2464[0]_i_1_n_4 ),
        .Q(tmp_8_cast_fu_982_p3[3]),
        .R(1'b0));
  FDRE \empty_74_reg_2464_reg[1] 
       (.C(ap_clk),
        .CE(empty_74_reg_24640),
        .D(select_ln608_1_fu_964_p3__0[1]),
        .Q(tmp_8_cast_fu_982_p3[4]),
        .R(1'b0));
  FDRE \empty_74_reg_2464_reg[2] 
       (.C(ap_clk),
        .CE(empty_74_reg_24640),
        .D(select_ln608_1_fu_964_p3__0[2]),
        .Q(tmp_8_cast_fu_982_p3[5]),
        .R(1'b0));
  FDRE \empty_74_reg_2464_reg[3] 
       (.C(ap_clk),
        .CE(empty_74_reg_24640),
        .D(select_ln608_1_fu_964_p3__0[3]),
        .Q(tmp_8_cast_fu_982_p3[6]),
        .R(1'b0));
  FDRE \empty_74_reg_2464_reg[4] 
       (.C(ap_clk),
        .CE(empty_74_reg_24640),
        .D(select_ln608_1_fu_964_p3__0[4]),
        .Q(tmp_8_cast_fu_982_p3[7]),
        .R(1'b0));
  FDRE \empty_74_reg_2464_reg[5] 
       (.C(ap_clk),
        .CE(empty_74_reg_24640),
        .D(select_ln608_1_fu_964_p3__0[5]),
        .Q(tmp_8_cast_fu_982_p3[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBAAA8AAA45557555)) 
    \gen_write[1].mem_reg_0_i_10 
       (.I0(\x_reg_727_reg_n_4_[5] ),
        .I1(icmp_ln636_reg_2741),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(x_4_reg_2754_reg[5]),
        .I5(\gen_write[1].mem_reg_0_i_22_n_4 ),
        .O(\x_reg_727_reg[11]_0 [4]));
  LUT6 #(
    .INIT(64'hFFE2332ECCD1001D)) 
    \gen_write[1].mem_reg_0_i_11 
       (.I0(\x_reg_727_reg_n_4_[3] ),
        .I1(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I2(x_4_reg_2754_reg[3]),
        .I3(\gen_write[1].mem_reg_0_i_23_n_4 ),
        .I4(x_4_reg_2754_reg[4]),
        .I5(\x_reg_727_reg_n_4_[4] ),
        .O(\x_reg_727_reg[11]_0 [3]));
  LUT6 #(
    .INIT(64'h3C335A5A3C335555)) 
    \gen_write[1].mem_reg_0_i_12 
       (.I0(\x_reg_727_reg_n_4_[3] ),
        .I1(x_4_reg_2754_reg[3]),
        .I2(\gen_write[1].mem_reg_0_i_24_n_4 ),
        .I3(x_4_reg_2754_reg[2]),
        .I4(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I5(\x_reg_727_reg_n_4_[2] ),
        .O(\x_reg_727_reg[11]_0 [2]));
  LUT6 #(
    .INIT(64'h3C553CAA33553355)) 
    \gen_write[1].mem_reg_0_i_13 
       (.I0(\x_reg_727_reg_n_4_[2] ),
        .I1(x_4_reg_2754_reg[2]),
        .I2(x_4_reg_2754_reg[0]),
        .I3(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I4(\x_reg_727_reg_n_4_[0] ),
        .I5(\gen_write[1].mem_reg_0_i_25_n_4 ),
        .O(\x_reg_727_reg[11]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \gen_write[1].mem_reg_0_i_14 
       (.I0(\x_reg_727_reg_n_4_[1] ),
        .I1(x_4_reg_2754_reg[1]),
        .I2(\x_reg_727_reg_n_4_[0] ),
        .I3(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I4(x_4_reg_2754_reg[0]),
        .O(\x_reg_727_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_write[1].mem_reg_0_i_17 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln636_reg_2741),
        .O(\gen_write[1].mem_reg_0_i_17_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gen_write[1].mem_reg_0_i_18 
       (.I0(x_4_reg_2754_reg[10]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[10] ),
        .O(\x_4_reg_2754_reg[11]_0 [3]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \gen_write[1].mem_reg_0_i_19 
       (.I0(x_4_reg_2754_reg[9]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[9] ),
        .O(\x_4_reg_2754_reg[11]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    \gen_write[1].mem_reg_0_i_20 
       (.I0(\x_reg_727_reg_n_4_[8] ),
        .I1(x_4_reg_2754_reg[8]),
        .I2(\gen_write[1].mem_reg_0_i_21_n_4 ),
        .I3(x_4_reg_2754_reg[7]),
        .I4(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I5(\x_reg_727_reg_n_4_[7] ),
        .O(\gen_write[1].mem_reg_0_i_20_n_4 ));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    \gen_write[1].mem_reg_0_i_21 
       (.I0(\x_reg_727_reg_n_4_[6] ),
        .I1(x_4_reg_2754_reg[6]),
        .I2(\gen_write[1].mem_reg_0_i_22_n_4 ),
        .I3(x_4_reg_2754_reg[5]),
        .I4(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I5(\x_reg_727_reg_n_4_[5] ),
        .O(\gen_write[1].mem_reg_0_i_21_n_4 ));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    \gen_write[1].mem_reg_0_i_22 
       (.I0(\x_reg_727_reg_n_4_[4] ),
        .I1(x_4_reg_2754_reg[4]),
        .I2(\gen_write[1].mem_reg_0_i_23_n_4 ),
        .I3(x_4_reg_2754_reg[3]),
        .I4(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I5(\x_reg_727_reg_n_4_[3] ),
        .O(\gen_write[1].mem_reg_0_i_22_n_4 ));
  LUT6 #(
    .INIT(64'hC0AAC000CCAACCAA)) 
    \gen_write[1].mem_reg_0_i_23 
       (.I0(\x_reg_727_reg_n_4_[2] ),
        .I1(x_4_reg_2754_reg[2]),
        .I2(x_4_reg_2754_reg[0]),
        .I3(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I4(\x_reg_727_reg_n_4_[0] ),
        .I5(\gen_write[1].mem_reg_0_i_25_n_4 ),
        .O(\gen_write[1].mem_reg_0_i_23_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'h00053305)) 
    \gen_write[1].mem_reg_0_i_24 
       (.I0(\x_reg_727_reg_n_4_[1] ),
        .I1(x_4_reg_2754_reg[1]),
        .I2(\x_reg_727_reg_n_4_[0] ),
        .I3(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I4(x_4_reg_2754_reg[0]),
        .O(\gen_write[1].mem_reg_0_i_24_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \gen_write[1].mem_reg_0_i_25 
       (.I0(x_4_reg_2754_reg[1]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[1] ),
        .O(\gen_write[1].mem_reg_0_i_25_n_4 ));
  LUT6 #(
    .INIT(64'hE2E2E2E2E2E2E21D)) 
    \gen_write[1].mem_reg_0_i_4 
       (.I0(\x_reg_727_reg_n_4_[11] ),
        .I1(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I2(x_4_reg_2754_reg[11]),
        .I3(\x_4_reg_2754_reg[11]_0 [3]),
        .I4(\x_4_reg_2754_reg[11]_0 [2]),
        .I5(\gen_write[1].mem_reg_0_i_20_n_4 ),
        .O(\x_reg_727_reg[11]_0 [10]));
  LUT6 #(
    .INIT(64'hCCC3AAAACCC3A5A5)) 
    \gen_write[1].mem_reg_0_i_5 
       (.I0(\x_reg_727_reg_n_4_[10] ),
        .I1(x_4_reg_2754_reg[10]),
        .I2(\gen_write[1].mem_reg_0_i_20_n_4 ),
        .I3(x_4_reg_2754_reg[9]),
        .I4(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I5(\x_reg_727_reg_n_4_[9] ),
        .O(\x_reg_727_reg[11]_0 [9]));
  LUT6 #(
    .INIT(64'hBAAA8AAA45557555)) 
    \gen_write[1].mem_reg_0_i_6 
       (.I0(\x_reg_727_reg_n_4_[9] ),
        .I1(icmp_ln636_reg_2741),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(x_4_reg_2754_reg[9]),
        .I5(\gen_write[1].mem_reg_0_i_20_n_4 ),
        .O(\x_reg_727_reg[11]_0 [8]));
  LUT6 #(
    .INIT(64'hFFE2332ECCD1001D)) 
    \gen_write[1].mem_reg_0_i_7 
       (.I0(\x_reg_727_reg_n_4_[7] ),
        .I1(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I2(x_4_reg_2754_reg[7]),
        .I3(\gen_write[1].mem_reg_0_i_21_n_4 ),
        .I4(x_4_reg_2754_reg[8]),
        .I5(\x_reg_727_reg_n_4_[8] ),
        .O(\x_reg_727_reg[11]_0 [7]));
  LUT6 #(
    .INIT(64'hBAAA8AAA45557555)) 
    \gen_write[1].mem_reg_0_i_8 
       (.I0(\x_reg_727_reg_n_4_[7] ),
        .I1(icmp_ln636_reg_2741),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(x_4_reg_2754_reg[7]),
        .I5(\gen_write[1].mem_reg_0_i_21_n_4 ),
        .O(\x_reg_727_reg[11]_0 [6]));
  LUT6 #(
    .INIT(64'hFFE2332ECCD1001D)) 
    \gen_write[1].mem_reg_0_i_9 
       (.I0(\x_reg_727_reg_n_4_[5] ),
        .I1(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I2(x_4_reg_2754_reg[5]),
        .I3(\gen_write[1].mem_reg_0_i_22_n_4 ),
        .I4(x_4_reg_2754_reg[6]),
        .I5(\x_reg_727_reg_n_4_[6] ),
        .O(\x_reg_727_reg[11]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \gen_write[1].mem_reg_i_10 
       (.I0(\gen_write[1].mem_reg_i_21_n_4 ),
        .I1(tmp_8_cast_fu_982_p3[7]),
        .I2(select_ln608_1_reg_2457_reg[6]),
        .O(ADDRBWRADDR[6]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h69699669)) 
    \gen_write[1].mem_reg_i_11 
       (.I0(\gen_write[1].mem_reg_i_22_n_4 ),
        .I1(select_ln608_1_reg_2457_reg[5]),
        .I2(tmp_8_cast_fu_982_p3[6]),
        .I3(tmp_8_cast_fu_982_p3[5]),
        .I4(select_ln608_1_reg_2457_reg[4]),
        .O(ADDRBWRADDR[5]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h99696966)) 
    \gen_write[1].mem_reg_i_12 
       (.I0(tmp_8_cast_fu_982_p3[5]),
        .I1(select_ln608_1_reg_2457_reg[4]),
        .I2(tmp_8_cast_fu_982_p3[4]),
        .I3(select_ln608_1_reg_2457_reg[3]),
        .I4(\gen_write[1].mem_reg_i_23_n_4 ),
        .O(ADDRBWRADDR[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \gen_write[1].mem_reg_i_13 
       (.I0(tmp_8_cast_fu_982_p3[4]),
        .I1(select_ln608_1_reg_2457_reg[3]),
        .I2(\gen_write[1].mem_reg_i_23_n_4 ),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'h6696969966966696)) 
    \gen_write[1].mem_reg_i_14 
       (.I0(tmp_8_cast_fu_982_p3[3]),
        .I1(select_ln608_1_reg_2457_reg[2]),
        .I2(select_ln608_1_reg_2457_reg[1]),
        .I3(select_ln608_reg_2452[2]),
        .I4(select_ln608_reg_2452[1]),
        .I5(select_ln608_1_reg_2457_reg[0]),
        .O(ADDRBWRADDR[2]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h6966)) 
    \gen_write[1].mem_reg_i_15 
       (.I0(select_ln608_1_reg_2457_reg[1]),
        .I1(select_ln608_reg_2452[2]),
        .I2(select_ln608_reg_2452[1]),
        .I3(select_ln608_1_reg_2457_reg[0]),
        .O(ADDRBWRADDR[1]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_write[1].mem_reg_i_16 
       (.I0(select_ln608_1_reg_2457_reg[0]),
        .I1(select_ln608_reg_2452[1]),
        .O(ADDRBWRADDR[0]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h0B00FF0B)) 
    \gen_write[1].mem_reg_i_21 
       (.I0(select_ln608_1_reg_2457_reg[4]),
        .I1(tmp_8_cast_fu_982_p3[5]),
        .I2(\gen_write[1].mem_reg_i_22_n_4 ),
        .I3(select_ln608_1_reg_2457_reg[5]),
        .I4(tmp_8_cast_fu_982_p3[6]),
        .O(\gen_write[1].mem_reg_i_21_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h00909099)) 
    \gen_write[1].mem_reg_i_22 
       (.I0(tmp_8_cast_fu_982_p3[5]),
        .I1(select_ln608_1_reg_2457_reg[4]),
        .I2(tmp_8_cast_fu_982_p3[4]),
        .I3(select_ln608_1_reg_2457_reg[3]),
        .I4(\gen_write[1].mem_reg_i_23_n_4 ),
        .O(\gen_write[1].mem_reg_i_22_n_4 ));
  LUT6 #(
    .INIT(64'h2B22FFFF00002B22)) 
    \gen_write[1].mem_reg_i_23 
       (.I0(select_ln608_1_reg_2457_reg[1]),
        .I1(select_ln608_reg_2452[2]),
        .I2(select_ln608_reg_2452[1]),
        .I3(select_ln608_1_reg_2457_reg[0]),
        .I4(tmp_8_cast_fu_982_p3[3]),
        .I5(select_ln608_1_reg_2457_reg[2]),
        .O(\gen_write[1].mem_reg_i_23_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h65A6)) 
    \gen_write[1].mem_reg_i_9 
       (.I0(tmp_8_cast_fu_982_p3[8]),
        .I1(select_ln608_1_reg_2457_reg[6]),
        .I2(tmp_8_cast_fu_982_p3[7]),
        .I3(\gen_write[1].mem_reg_i_21_n_4 ),
        .O(ADDRBWRADDR[7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_polyphase grp_hscale_polyphase_fu_852
       (.D(grp_hscale_polyphase_fu_852_ap_return_0),
        .DSP_ALU_INST({FiltCoeff_1_0_U_n_4,FiltCoeff_1_0_U_n_5,FiltCoeff_1_0_U_n_6,FiltCoeff_1_0_U_n_7,FiltCoeff_1_0_U_n_8,FiltCoeff_1_0_U_n_9,FiltCoeff_1_0_U_n_10,FiltCoeff_1_0_U_n_11,FiltCoeff_1_0_U_n_12,FiltCoeff_1_0_U_n_13,FiltCoeff_1_0_U_n_14,FiltCoeff_1_0_U_n_15,FiltCoeff_1_0_U_n_16,FiltCoeff_1_0_U_n_17,FiltCoeff_1_0_U_n_18,FiltCoeff_1_0_U_n_19}),
        .DSP_ALU_INST_0({FiltCoeff_2_0_U_n_4,FiltCoeff_2_0_U_n_5,FiltCoeff_2_0_U_n_6,FiltCoeff_2_0_U_n_7,FiltCoeff_2_0_U_n_8,FiltCoeff_2_0_U_n_9,FiltCoeff_2_0_U_n_10,FiltCoeff_2_0_U_n_11,FiltCoeff_2_0_U_n_12,FiltCoeff_2_0_U_n_13,FiltCoeff_2_0_U_n_14,FiltCoeff_2_0_U_n_15,FiltCoeff_2_0_U_n_16,FiltCoeff_2_0_U_n_17,FiltCoeff_2_0_U_n_18,FiltCoeff_2_0_U_n_19}),
        .DSP_ALU_INST_1({FiltCoeff_3_0_U_n_4,FiltCoeff_3_0_U_n_5,FiltCoeff_3_0_U_n_6,FiltCoeff_3_0_U_n_7,FiltCoeff_3_0_U_n_8,FiltCoeff_3_0_U_n_9,FiltCoeff_3_0_U_n_10,FiltCoeff_3_0_U_n_11,FiltCoeff_3_0_U_n_12,FiltCoeff_3_0_U_n_13,FiltCoeff_3_0_U_n_14,FiltCoeff_3_0_U_n_15,FiltCoeff_3_0_U_n_16,FiltCoeff_3_0_U_n_17,FiltCoeff_3_0_U_n_18,FiltCoeff_3_0_U_n_19}),
        .DSP_ALU_INST_2({FiltCoeff_4_0_U_n_4,FiltCoeff_4_0_U_n_5,FiltCoeff_4_0_U_n_6,FiltCoeff_4_0_U_n_7,FiltCoeff_4_0_U_n_8,FiltCoeff_4_0_U_n_9,FiltCoeff_4_0_U_n_10,FiltCoeff_4_0_U_n_11,FiltCoeff_4_0_U_n_12,FiltCoeff_4_0_U_n_13,FiltCoeff_4_0_U_n_14,FiltCoeff_4_0_U_n_15,FiltCoeff_4_0_U_n_16,FiltCoeff_4_0_U_n_17,FiltCoeff_4_0_U_n_18,FiltCoeff_4_0_U_n_19}),
        .DSP_ALU_INST_3({FiltCoeff_5_0_U_n_4,FiltCoeff_5_0_U_n_5,FiltCoeff_5_0_U_n_6,FiltCoeff_5_0_U_n_7,FiltCoeff_5_0_U_n_8,FiltCoeff_5_0_U_n_9,FiltCoeff_5_0_U_n_10,FiltCoeff_5_0_U_n_11,FiltCoeff_5_0_U_n_12,FiltCoeff_5_0_U_n_13,FiltCoeff_5_0_U_n_14,FiltCoeff_5_0_U_n_15,FiltCoeff_5_0_U_n_16,FiltCoeff_5_0_U_n_17,FiltCoeff_5_0_U_n_18,FiltCoeff_5_0_U_n_19}),
        .DSP_ALU_INST_4({FiltCoeff_0_1_U_n_5,FiltCoeff_0_1_U_n_6,FiltCoeff_0_1_U_n_7,FiltCoeff_0_1_U_n_8,FiltCoeff_0_1_U_n_9,FiltCoeff_0_1_U_n_10,FiltCoeff_0_1_U_n_11,FiltCoeff_0_1_U_n_12,FiltCoeff_0_1_U_n_13,FiltCoeff_0_1_U_n_14,FiltCoeff_0_1_U_n_15,FiltCoeff_0_1_U_n_16,FiltCoeff_0_1_U_n_17,FiltCoeff_0_1_U_n_18,FiltCoeff_0_1_U_n_19,FiltCoeff_0_1_U_n_20}),
        .DSP_ALU_INST_5({FiltCoeff_1_1_U_n_5,FiltCoeff_1_1_U_n_6,FiltCoeff_1_1_U_n_7,FiltCoeff_1_1_U_n_8,FiltCoeff_1_1_U_n_9,FiltCoeff_1_1_U_n_10,FiltCoeff_1_1_U_n_11,FiltCoeff_1_1_U_n_12,FiltCoeff_1_1_U_n_13,FiltCoeff_1_1_U_n_14,FiltCoeff_1_1_U_n_15,FiltCoeff_1_1_U_n_16,FiltCoeff_1_1_U_n_17,FiltCoeff_1_1_U_n_18,FiltCoeff_1_1_U_n_19,FiltCoeff_1_1_U_n_20}),
        .DSP_ALU_INST_6({FiltCoeff_2_1_U_n_5,FiltCoeff_2_1_U_n_6,FiltCoeff_2_1_U_n_7,FiltCoeff_2_1_U_n_8,FiltCoeff_2_1_U_n_9,FiltCoeff_2_1_U_n_10,FiltCoeff_2_1_U_n_11,FiltCoeff_2_1_U_n_12,FiltCoeff_2_1_U_n_13,FiltCoeff_2_1_U_n_14,FiltCoeff_2_1_U_n_15,FiltCoeff_2_1_U_n_16,FiltCoeff_2_1_U_n_17,FiltCoeff_2_1_U_n_18,FiltCoeff_2_1_U_n_19,FiltCoeff_2_1_U_n_20}),
        .DSP_ALU_INST_7({FiltCoeff_3_1_U_n_5,FiltCoeff_3_1_U_n_6,FiltCoeff_3_1_U_n_7,FiltCoeff_3_1_U_n_8,FiltCoeff_3_1_U_n_9,FiltCoeff_3_1_U_n_10,FiltCoeff_3_1_U_n_11,FiltCoeff_3_1_U_n_12,FiltCoeff_3_1_U_n_13,FiltCoeff_3_1_U_n_14,FiltCoeff_3_1_U_n_15,FiltCoeff_3_1_U_n_16,FiltCoeff_3_1_U_n_17,FiltCoeff_3_1_U_n_18,FiltCoeff_3_1_U_n_19,FiltCoeff_3_1_U_n_20}),
        .DSP_ALU_INST_8({FiltCoeff_4_1_U_n_5,FiltCoeff_4_1_U_n_6,FiltCoeff_4_1_U_n_7,FiltCoeff_4_1_U_n_8,FiltCoeff_4_1_U_n_9,FiltCoeff_4_1_U_n_10,FiltCoeff_4_1_U_n_11,FiltCoeff_4_1_U_n_12,FiltCoeff_4_1_U_n_13,FiltCoeff_4_1_U_n_14,FiltCoeff_4_1_U_n_15,FiltCoeff_4_1_U_n_16,FiltCoeff_4_1_U_n_17,FiltCoeff_4_1_U_n_18,FiltCoeff_4_1_U_n_19,FiltCoeff_4_1_U_n_20}),
        .DSP_ALU_INST_9({FiltCoeff_5_1_U_n_5,FiltCoeff_5_1_U_n_6,FiltCoeff_5_1_U_n_7,FiltCoeff_5_1_U_n_8,FiltCoeff_5_1_U_n_9,FiltCoeff_5_1_U_n_10,FiltCoeff_5_1_U_n_11,FiltCoeff_5_1_U_n_12,FiltCoeff_5_1_U_n_13,FiltCoeff_5_1_U_n_14,FiltCoeff_5_1_U_n_15,FiltCoeff_5_1_U_n_16,FiltCoeff_5_1_U_n_17,FiltCoeff_5_1_U_n_18,FiltCoeff_5_1_U_n_19,FiltCoeff_5_1_U_n_20}),
        .FiltCoeff_1_0_address0(FiltCoeff_1_0_address0),
        .FiltCoeff_1_1_address0(FiltCoeff_1_1_address0),
        .FiltCoeff_2_0_address0(FiltCoeff_2_0_address0),
        .FiltCoeff_2_1_address0(FiltCoeff_2_1_address0),
        .FiltCoeff_3_0_address0(FiltCoeff_3_0_address0),
        .FiltCoeff_3_1_address0(FiltCoeff_3_1_address0),
        .FiltCoeff_4_0_address0(FiltCoeff_4_0_address0),
        .FiltCoeff_4_1_address0(FiltCoeff_4_1_address0),
        .FiltCoeff_5_0_address0(FiltCoeff_5_0_address0),
        .FiltCoeff_5_1_address0(FiltCoeff_5_1_address0),
        .Q(ap_CS_fsm_pp1_stage0),
        .SS(SS),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_clk_0(grp_hscale_polyphase_fu_852_ap_return_1),
        .ap_clk_1(grp_hscale_polyphase_fu_852_ap_return_2),
        .ap_clk_2(grp_hscale_polyphase_fu_852_ap_return_3),
        .ap_clk_3(grp_hscale_polyphase_fu_852_ap_return_4),
        .ap_clk_4(grp_hscale_polyphase_fu_852_ap_return_5),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter10(ap_enable_reg_pp1_iter10),
        .ap_enable_reg_pp1_iter11(ap_enable_reg_pp1_iter11),
        .ap_enable_reg_pp1_iter12(ap_enable_reg_pp1_iter12),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .ap_enable_reg_pp1_iter8(ap_enable_reg_pp1_iter8),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .grp_hscale_polyphase_fu_852_ap_start_reg(grp_hscale_polyphase_fu_852_ap_start_reg),
        .icmp_ln636_reg_27410(icmp_ln636_reg_27410),
        .icmp_ln636_reg_2741_pp1_iter10_reg(icmp_ln636_reg_2741_pp1_iter10_reg),
        .icmp_ln636_reg_2741_pp1_iter11_reg(icmp_ln636_reg_2741_pp1_iter11_reg),
        .icmp_ln636_reg_2741_pp1_iter5_reg(icmp_ln636_reg_2741_pp1_iter5_reg),
        .icmp_ln636_reg_2741_pp1_iter6_reg(icmp_ln636_reg_2741_pp1_iter6_reg),
        .icmp_ln636_reg_2741_pp1_iter7_reg(icmp_ln636_reg_2741_pp1_iter7_reg),
        .icmp_ln636_reg_2741_pp1_iter8_reg(icmp_ln636_reg_2741_pp1_iter8_reg),
        .icmp_ln636_reg_2741_pp1_iter9_reg(icmp_ln636_reg_2741_pp1_iter9_reg),
        .icmp_ln696_reg_2745_pp1_iter10_reg(icmp_ln696_reg_2745_pp1_iter10_reg),
        .icmp_ln696_reg_2745_pp1_iter11_reg(icmp_ln696_reg_2745_pp1_iter11_reg),
        .icmp_ln696_reg_2745_pp1_iter5_reg(icmp_ln696_reg_2745_pp1_iter5_reg),
        .icmp_ln696_reg_2745_pp1_iter6_reg(icmp_ln696_reg_2745_pp1_iter6_reg),
        .icmp_ln696_reg_2745_pp1_iter7_reg(icmp_ln696_reg_2745_pp1_iter7_reg),
        .icmp_ln696_reg_2745_pp1_iter8_reg(icmp_ln696_reg_2745_pp1_iter8_reg),
        .icmp_ln696_reg_2745_pp1_iter9_reg(icmp_ln696_reg_2745_pp1_iter9_reg),
        .\idxprom5_0_reg_2704_reg[5]_0 (PhaseH_0_reg_2759_pp1_iter5_reg),
        .\idxprom5_1_reg_2718_reg[5]_0 (PhaseH_1_reg_2778_pp1_iter5_reg),
        .\p_read93_reg_2698_reg[7]_0 (PixArray_val_V_6_0_2_fu_276),
        .\p_read_10_reg_2446_reg[7]_0 (PixArray_val_V_7_2_fu_368),
        .\p_read_11_reg_2456_reg[7]_0 (PixArray_val_V_5_1_fu_364),
        .\p_read_12_reg_2466_reg[7]_0 (PixArray_val_V_5_0_fu_360),
        .\p_read_13_reg_2476_reg[7]_0 (PixArray_val_V_6_2_fu_356),
        .\p_read_14_reg_2488_reg[7]_0 (PixArray_val_V_4_1_fu_352),
        .\p_read_15_reg_2500_reg[7]_0 (PixArray_val_V_4_0_fu_348),
        .\p_read_16_reg_2512_reg[7]_0 (PixArray_val_V_5_2_fu_344),
        .\p_read_17_reg_2526_reg[7]_0 (PixArray_val_V_3_1_fu_340),
        .\p_read_18_reg_2540_reg[7]_0 (PixArray_val_V_3_0_fu_336),
        .\p_read_19_reg_2554_reg[7]_0 (PixArray_val_V_4_2_fu_332),
        .\p_read_20_reg_2568_reg[7]_0 (PixArray_val_V_2_1_fu_328),
        .\p_read_21_reg_2582_reg[7]_0 (PixArray_val_V_2_0_fu_324),
        .\p_read_22_reg_2596_reg[7]_0 (PixArray_val_V_3_2_fu_320),
        .\p_read_23_reg_2608_reg[7]_0 (PixArray_val_V_1_1_fu_316),
        .\p_read_24_reg_2620_reg[7]_0 (PixArray_val_V_1_0_fu_312),
        .\p_read_25_reg_2632_reg[7]_0 (PixArray_val_V_2_2_fu_308),
        .\p_read_26_reg_2642_reg[7]_0 (PixArray_val_V_0_1_fu_304),
        .\p_read_27_reg_2652_reg[7]_0 (PixArray_val_V_0_0_fu_300),
        .\p_read_28_reg_2662_reg[7]_0 (PixArray_val_V_1_2_fu_296),
        .\p_read_29_reg_2670_reg[7]_0 (PixArray_val_V_6_1_7_fu_292),
        .\p_read_2_reg_2356_reg[1]_0 (ArrayLoc_1_reg_2783_pp1_iter5_reg),
        .\p_read_30_reg_2678_reg[7]_0 (PixArray_val_V_6_0_7_fu_288),
        .\p_read_31_reg_2686_reg[7]_0 (PixArray_val_V_0_2_fu_284),
        .\p_read_32_reg_2692_reg[7]_0 (PixArray_val_V_6_1_2_fu_280),
        .\p_read_3_reg_2365_reg[1]_0 (ArrayLoc_0_reg_2764_pp1_iter5_reg),
        .\p_read_4_reg_2374_reg[7]_0 (PixArray_val_V_7_2_1_fu_392),
        .\p_read_5_reg_2390_reg[7]_0 (PixArray_val_V_7_1_fu_388),
        .\p_read_6_reg_2406_reg[7]_0 (PixArray_val_V_7_0_fu_384),
        .\p_read_7_reg_2422_reg[7]_0 (PixArray_val_V_6_2_1_fu_380),
        .\p_read_8_reg_2430_reg[7]_0 (PixArray_val_V_6_1_8_fu_376),
        .\p_read_9_reg_2438_reg[7]_0 (PixArray_val_V_6_0_8_fu_372),
        .q00({FiltCoeff_0_0_U_n_4,FiltCoeff_0_0_U_n_5,FiltCoeff_0_0_U_n_6,FiltCoeff_0_0_U_n_7,FiltCoeff_0_0_U_n_8,FiltCoeff_0_0_U_n_9,FiltCoeff_0_0_U_n_10,FiltCoeff_0_0_U_n_11,FiltCoeff_0_0_U_n_12,FiltCoeff_0_0_U_n_13,FiltCoeff_0_0_U_n_14,FiltCoeff_0_0_U_n_15,FiltCoeff_0_0_U_n_16,FiltCoeff_0_0_U_n_17,FiltCoeff_0_0_U_n_18,FiltCoeff_0_0_U_n_19}),
        .ram_reg_0_63_15_15(select_ln608_1_reg_2457_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h4444F44444444444)) 
    grp_hscale_polyphase_fu_852_ap_start_reg_i_1
       (.I0(icmp_ln636_reg_27410),
        .I1(grp_hscale_polyphase_fu_852_ap_start_reg),
        .I2(ap_block_pp1_stage0_subdone),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I5(icmp_ln696_reg_2745_pp1_iter4_reg),
        .O(grp_hscale_polyphase_fu_852_ap_start_reg_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    grp_hscale_polyphase_fu_852_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_hscale_polyphase_fu_852_ap_start_reg_i_1_n_4),
        .Q(grp_hscale_polyphase_fu_852_ap_start_reg),
        .R(SS));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_reg_ap_uint_18_s grp_reg_ap_uint_18_s_fu_1119
       (.D(D),
        .ap_clk(ap_clk),
        .\ap_return_int_reg_reg[8]_0 ({grp_reg_ap_uint_18_s_fu_1119_n_4,grp_reg_ap_uint_18_s_fu_1119_n_5}),
        .\d_read_reg_22_reg[14]_0 ({grp_reg_ap_uint_18_s_fu_1119_n_16,grp_reg_ap_uint_18_s_fu_1119_n_17,grp_reg_ap_uint_18_s_fu_1119_n_18,grp_reg_ap_uint_18_s_fu_1119_n_19,grp_reg_ap_uint_18_s_fu_1119_n_20,grp_reg_ap_uint_18_s_fu_1119_n_21}),
        .\d_read_reg_22_reg[15]_0 (grp_reg_ap_uint_18_s_fu_1119_n_22),
        .\d_read_reg_22_reg[16]_0 (grp_reg_ap_uint_18_s_fu_1119_n_23),
        .\d_read_reg_22_reg[5]_0 ({grp_reg_ap_uint_18_s_fu_1119_n_6,grp_reg_ap_uint_18_s_fu_1119_n_7,grp_reg_ap_uint_18_s_fu_1119_n_8,grp_reg_ap_uint_18_s_fu_1119_n_9,grp_reg_ap_uint_18_s_fu_1119_n_10,grp_reg_ap_uint_18_s_fu_1119_n_11}),
        .\d_read_reg_22_reg[7]_0 ({grp_reg_ap_uint_18_s_fu_1119_n_12,grp_reg_ap_uint_18_s_fu_1119_n_13}),
        .grp_reg_ap_uint_18_s_fu_1119_ap_return({grp_reg_ap_uint_18_s_fu_1119_ap_return[17],grp_reg_ap_uint_18_s_fu_1119_ap_return[8]}),
        .icmp_ln636_reg_27410(icmp_ln636_reg_27410));
  LUT6 #(
    .INIT(64'h0000000044400000)) 
    \i_reg_694[6]_i_1 
       (.I0(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .I1(ap_start),
        .I2(start_for_v_csc_core_U0_full_n),
        .I3(start_once_reg),
        .I4(Q),
        .I5(i_reg_6940),
        .O(i_reg_694));
  LUT3 #(
    .INIT(8'h40)) 
    \i_reg_694[6]_i_2 
       (.I0(icmp_ln608_reg_2448),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(i_reg_6940));
  FDRE \i_reg_694_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_6940),
        .D(select_ln608_1_reg_2457_reg[0]),
        .Q(\i_reg_694_reg_n_4_[0] ),
        .R(i_reg_694));
  FDRE \i_reg_694_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_6940),
        .D(select_ln608_1_reg_2457_reg[1]),
        .Q(\i_reg_694_reg_n_4_[1] ),
        .R(i_reg_694));
  FDRE \i_reg_694_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_6940),
        .D(select_ln608_1_reg_2457_reg[2]),
        .Q(\i_reg_694_reg_n_4_[2] ),
        .R(i_reg_694));
  FDRE \i_reg_694_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_6940),
        .D(select_ln608_1_reg_2457_reg[3]),
        .Q(\i_reg_694_reg_n_4_[3] ),
        .R(i_reg_694));
  FDRE \i_reg_694_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_6940),
        .D(select_ln608_1_reg_2457_reg[4]),
        .Q(\i_reg_694_reg_n_4_[4] ),
        .R(i_reg_694));
  FDRE \i_reg_694_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_6940),
        .D(select_ln608_1_reg_2457_reg[5]),
        .Q(\i_reg_694_reg_n_4_[5] ),
        .R(i_reg_694));
  FDRE \i_reg_694_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_6940),
        .D(select_ln608_1_reg_2457_reg[6]),
        .Q(\i_reg_694_reg_n_4_[6] ),
        .R(i_reg_694));
  LUT4 #(
    .INIT(16'h0004)) 
    \icmp_ln608_reg_2448[0]_i_1 
       (.I0(indvar_flatten_reg_683_reg[4]),
        .I1(indvar_flatten_reg_683_reg[7]),
        .I2(indvar_flatten_reg_683_reg[3]),
        .I3(\icmp_ln608_reg_2448[0]_i_2_n_4 ),
        .O(icmp_ln608_fu_938_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \icmp_ln608_reg_2448[0]_i_2 
       (.I0(indvar_flatten_reg_683_reg[1]),
        .I1(indvar_flatten_reg_683_reg[0]),
        .I2(indvar_flatten_reg_683_reg[2]),
        .I3(indvar_flatten_reg_683_reg[5]),
        .I4(indvar_flatten_reg_683_reg[6]),
        .I5(indvar_flatten_reg_683_reg[8]),
        .O(\icmp_ln608_reg_2448[0]_i_2_n_4 ));
  FDRE \icmp_ln608_reg_2448_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(icmp_ln608_fu_938_p2),
        .Q(icmp_ln608_reg_2448),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \icmp_ln636_reg_2741[0]_i_11 
       (.I0(\icmp_ln636_reg_2741_reg[0]_5 ),
        .I1(x_4_reg_2754_reg[7]),
        .I2(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I3(\x_reg_727_reg_n_4_[7] ),
        .I4(\icmp_ln636_reg_2741_reg[0]_6 ),
        .I5(ap_phi_mux_x_phi_fu_731_p4[6]),
        .O(\icmp_ln636_reg_2741[0]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h9A95000000009A95)) 
    \icmp_ln636_reg_2741[0]_i_12 
       (.I0(\icmp_ln636_reg_2741_reg[0]_3 ),
        .I1(x_4_reg_2754_reg[5]),
        .I2(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I3(\x_reg_727_reg_n_4_[5] ),
        .I4(\icmp_ln636_reg_2741_reg[0]_4 ),
        .I5(ap_phi_mux_x_phi_fu_731_p4[4]),
        .O(\icmp_ln636_reg_2741[0]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h0330050503305050)) 
    \icmp_ln636_reg_2741[0]_i_14 
       (.I0(\x_reg_727_reg_n_4_[0] ),
        .I1(x_4_reg_2754_reg[0]),
        .I2(\icmp_ln636_reg_2741_reg[0]_0 ),
        .I3(x_4_reg_2754_reg[1]),
        .I4(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I5(\x_reg_727_reg_n_4_[1] ),
        .O(\icmp_ln636_reg_2741[0]_i_14_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln636_reg_2741[0]_i_21 
       (.I0(x_4_reg_2754_reg[8]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[8] ),
        .O(\x_4_reg_2754_reg[11]_0 [1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln636_reg_2741[0]_i_22 
       (.I0(x_4_reg_2754_reg[7]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[7] ),
        .O(ap_phi_mux_x_phi_fu_731_p4[7]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln636_reg_2741[0]_i_25 
       (.I0(x_4_reg_2754_reg[5]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[5] ),
        .O(ap_phi_mux_x_phi_fu_731_p4[5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln636_reg_2741[0]_i_28 
       (.I0(x_4_reg_2754_reg[3]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[3] ),
        .O(ap_phi_mux_x_phi_fu_731_p4[3]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln636_reg_2741[0]_i_32 
       (.I0(x_4_reg_2754_reg[6]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[6] ),
        .O(ap_phi_mux_x_phi_fu_731_p4[6]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln636_reg_2741[0]_i_33 
       (.I0(x_4_reg_2754_reg[4]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[4] ),
        .O(ap_phi_mux_x_phi_fu_731_p4[4]));
  LUT6 #(
    .INIT(64'hBAAA8AAA45557555)) 
    \icmp_ln636_reg_2741[0]_i_34 
       (.I0(\x_reg_727_reg_n_4_[3] ),
        .I1(icmp_ln636_reg_2741),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(x_4_reg_2754_reg[3]),
        .I5(\icmp_ln636_reg_2741_reg[0]_1 ),
        .O(\x_reg_727_reg[3]_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln636_reg_2741[0]_i_36 
       (.I0(x_4_reg_2754_reg[2]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[2] ),
        .O(\x_4_reg_2754_reg[11]_0 [0]));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \icmp_ln636_reg_2741[0]_i_4 
       (.I0(ap_phi_mux_x_phi_fu_731_p4[7]),
        .I1(\icmp_ln636_reg_2741_reg[0]_5 ),
        .I2(\x_reg_727_reg_n_4_[6] ),
        .I3(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I4(x_4_reg_2754_reg[6]),
        .I5(\icmp_ln636_reg_2741_reg[0]_6 ),
        .O(\icmp_ln636_reg_2741[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h22222222BBB222B2)) 
    \icmp_ln636_reg_2741[0]_i_5 
       (.I0(ap_phi_mux_x_phi_fu_731_p4[5]),
        .I1(\icmp_ln636_reg_2741_reg[0]_3 ),
        .I2(\x_reg_727_reg_n_4_[4] ),
        .I3(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I4(x_4_reg_2754_reg[4]),
        .I5(\icmp_ln636_reg_2741_reg[0]_4 ),
        .O(\icmp_ln636_reg_2741[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hBBB222B222222222)) 
    \icmp_ln636_reg_2741[0]_i_6 
       (.I0(ap_phi_mux_x_phi_fu_731_p4[3]),
        .I1(\icmp_ln636_reg_2741_reg[0]_1 ),
        .I2(\x_reg_727_reg_n_4_[2] ),
        .I3(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I4(x_4_reg_2754_reg[2]),
        .I5(\icmp_ln636_reg_2741_reg[0]_2 ),
        .O(\icmp_ln636_reg_2741[0]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'hFFE2F322EEC0E200)) 
    \icmp_ln636_reg_2741[0]_i_7 
       (.I0(\x_reg_727_reg_n_4_[1] ),
        .I1(\gen_write[1].mem_reg_0_i_17_n_4 ),
        .I2(x_4_reg_2754_reg[1]),
        .I3(\icmp_ln636_reg_2741_reg[0]_0 ),
        .I4(x_4_reg_2754_reg[0]),
        .I5(\x_reg_727_reg_n_4_[0] ),
        .O(\icmp_ln636_reg_2741[0]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h45557555)) 
    \icmp_ln636_reg_2741[0]_i_8 
       (.I0(\x_reg_727_reg_n_4_[12] ),
        .I1(icmp_ln636_reg_2741),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(x_4_reg_2754_reg[12]),
        .O(\icmp_ln636_reg_2741[0]_i_8_n_4 ));
  FDRE \icmp_ln636_reg_2741_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln636_reg_2741_pp1_iter9_reg),
        .Q(icmp_ln636_reg_2741_pp1_iter10_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_2741_pp1_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln636_reg_2741_pp1_iter10_reg),
        .Q(icmp_ln636_reg_2741_pp1_iter11_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/icmp_ln636_reg_2741_pp1_iter13_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/icmp_ln636_reg_2741_pp1_iter13_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln636_reg_2741_pp1_iter13_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln636_reg_2741_pp1_iter11_reg),
        .Q(\icmp_ln636_reg_2741_pp1_iter13_reg_reg[0]_srl2_n_4 ));
  FDRE \icmp_ln636_reg_2741_pp1_iter14_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln636_reg_2741_pp1_iter13_reg_reg[0]_srl2_n_4 ),
        .Q(icmp_ln636_reg_2741_pp1_iter14_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_2741_pp1_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln636_reg_2741_pp1_iter14_reg),
        .Q(icmp_ln636_reg_2741_pp1_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_2741_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(icmp_ln636_reg_2741),
        .Q(icmp_ln636_reg_2741_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_2741_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln636_reg_2741_pp1_iter1_reg),
        .Q(icmp_ln636_reg_2741_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_2741_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln636_reg_2741_pp1_iter2_reg),
        .Q(\icmp_ln636_reg_2741_pp1_iter3_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \icmp_ln636_reg_2741_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln636_reg_2741_pp1_iter3_reg_reg_n_4_[0] ),
        .Q(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \icmp_ln636_reg_2741_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .Q(icmp_ln636_reg_2741_pp1_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_2741_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln636_reg_2741_pp1_iter5_reg),
        .Q(icmp_ln636_reg_2741_pp1_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_2741_pp1_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln636_reg_2741_pp1_iter6_reg),
        .Q(icmp_ln636_reg_2741_pp1_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_2741_pp1_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln636_reg_2741_pp1_iter7_reg),
        .Q(icmp_ln636_reg_2741_pp1_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_2741_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln636_reg_2741_pp1_iter8_reg),
        .Q(icmp_ln636_reg_2741_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln636_reg_2741_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(icmp_ln636_fu_1073_p2),
        .Q(icmp_ln636_reg_2741),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln636_reg_2741_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln636_reg_2741_reg[0]_i_1_CO_UNCONNECTED [7],icmp_ln636_fu_1073_p2,\icmp_ln636_reg_2741_reg[0]_i_1_n_6 ,\icmp_ln636_reg_2741_reg[0]_i_1_n_7 ,\icmp_ln636_reg_2741_reg[0]_i_1_n_8 ,\icmp_ln636_reg_2741_reg[0]_i_1_n_9 ,\icmp_ln636_reg_2741_reg[0]_i_1_n_10 ,\icmp_ln636_reg_2741_reg[0]_i_1_n_11 }),
        .DI({1'b0,1'b1,\icmp_ln636_reg_2741_reg[0]_7 ,\icmp_ln636_reg_2741[0]_i_4_n_4 ,\icmp_ln636_reg_2741[0]_i_5_n_4 ,\icmp_ln636_reg_2741[0]_i_6_n_4 ,\icmp_ln636_reg_2741[0]_i_7_n_4 }),
        .O(\NLW_icmp_ln636_reg_2741_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({1'b0,\icmp_ln636_reg_2741[0]_i_8_n_4 ,\icmp_ln636_reg_2741_reg[0]_8 [2:1],\icmp_ln636_reg_2741[0]_i_11_n_4 ,\icmp_ln636_reg_2741[0]_i_12_n_4 ,\icmp_ln636_reg_2741_reg[0]_8 [0],\icmp_ln636_reg_2741[0]_i_14_n_4 }));
  LUT6 #(
    .INIT(64'hFFFF1DFF00001D00)) 
    \icmp_ln647_reg_2828[0]_i_1 
       (.I0(ReadEn_1_reg_794),
        .I1(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I2(\ReadEn_reg_773_reg_n_4_[0] ),
        .I3(ap_block_pp1_stage0_subdone),
        .I4(\icmp_ln636_reg_2741_pp1_iter3_reg_reg_n_4_[0] ),
        .I5(\icmp_ln647_reg_2828_reg_n_4_[0] ),
        .O(\icmp_ln647_reg_2828[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \icmp_ln647_reg_2828[0]_i_2 
       (.I0(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp1_iter5),
        .O(\icmp_ln647_reg_2828[0]_i_2_n_4 ));
  FDRE \icmp_ln647_reg_2828_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln647_reg_2828[0]_i_1_n_4 ),
        .Q(\icmp_ln647_reg_2828_reg_n_4_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4044404040004040)) 
    \icmp_ln659_reg_2854[0]_i_1 
       (.I0(\icmp_ln636_reg_2741_pp1_iter3_reg_reg_n_4_[0] ),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(\ReadEn_reg_773_reg_n_4_[0] ),
        .I3(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp1_iter5),
        .I5(ReadEn_1_reg_794),
        .O(icmp_ln659_reg_28540));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_2854[0]_i_10 
       (.I0(xReadPos_2_reg_838[11]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[11]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [11]),
        .O(\icmp_ln659_reg_2854[0]_i_10_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_2854[0]_i_11 
       (.I0(xReadPos_2_reg_838[10]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[10]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [10]),
        .O(\icmp_ln659_reg_2854[0]_i_11_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_2854[0]_i_12 
       (.I0(xReadPos_2_reg_838[9]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[9]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [9]),
        .O(\icmp_ln659_reg_2854[0]_i_12_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_2854[0]_i_13 
       (.I0(xReadPos_2_reg_838[8]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[8]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [8]),
        .O(\icmp_ln659_reg_2854[0]_i_13_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_2854[0]_i_14 
       (.I0(xReadPos_2_reg_838[7]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[7]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [7]),
        .O(\icmp_ln659_reg_2854[0]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h5565AA6AAA9A5595)) 
    \icmp_ln659_reg_2854[0]_i_15 
       (.I0(\icmp_ln659_reg_2854[0]_i_7_n_4 ),
        .I1(xReadPos_2_reg_838[15]),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I4(xReadPos_reg_751[15]),
        .I5(\icmp_ln659_reg_2854_reg[0]_1 [15]),
        .O(\icmp_ln659_reg_2854[0]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h5565AA6AAA9A5595)) 
    \icmp_ln659_reg_2854[0]_i_16 
       (.I0(\icmp_ln659_reg_2854[0]_i_8_n_4 ),
        .I1(xReadPos_2_reg_838[14]),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I4(xReadPos_reg_751[14]),
        .I5(\icmp_ln659_reg_2854_reg[0]_1 [14]),
        .O(\icmp_ln659_reg_2854[0]_i_16_n_4 ));
  LUT6 #(
    .INIT(64'h5565AA6AAA9A5595)) 
    \icmp_ln659_reg_2854[0]_i_17 
       (.I0(\icmp_ln659_reg_2854[0]_i_9_n_4 ),
        .I1(xReadPos_2_reg_838[13]),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I4(xReadPos_reg_751[13]),
        .I5(\icmp_ln659_reg_2854_reg[0]_1 [13]),
        .O(\icmp_ln659_reg_2854[0]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'h5565AA6AAA9A5595)) 
    \icmp_ln659_reg_2854[0]_i_18 
       (.I0(\icmp_ln659_reg_2854[0]_i_10_n_4 ),
        .I1(xReadPos_2_reg_838[12]),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I4(xReadPos_reg_751[12]),
        .I5(\icmp_ln659_reg_2854_reg[0]_1 [12]),
        .O(\icmp_ln659_reg_2854[0]_i_18_n_4 ));
  LUT6 #(
    .INIT(64'h5565AA6AAA9A5595)) 
    \icmp_ln659_reg_2854[0]_i_19 
       (.I0(\icmp_ln659_reg_2854[0]_i_11_n_4 ),
        .I1(xReadPos_2_reg_838[11]),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I4(xReadPos_reg_751[11]),
        .I5(\icmp_ln659_reg_2854_reg[0]_1 [11]),
        .O(\icmp_ln659_reg_2854[0]_i_19_n_4 ));
  LUT6 #(
    .INIT(64'h5565AA6AAA9A5595)) 
    \icmp_ln659_reg_2854[0]_i_20 
       (.I0(\icmp_ln659_reg_2854[0]_i_12_n_4 ),
        .I1(xReadPos_2_reg_838[10]),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I4(xReadPos_reg_751[10]),
        .I5(\icmp_ln659_reg_2854_reg[0]_1 [10]),
        .O(\icmp_ln659_reg_2854[0]_i_20_n_4 ));
  LUT6 #(
    .INIT(64'h5565AA6AAA9A5595)) 
    \icmp_ln659_reg_2854[0]_i_21 
       (.I0(\icmp_ln659_reg_2854[0]_i_13_n_4 ),
        .I1(xReadPos_2_reg_838[9]),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I4(xReadPos_reg_751[9]),
        .I5(\icmp_ln659_reg_2854_reg[0]_1 [9]),
        .O(\icmp_ln659_reg_2854[0]_i_21_n_4 ));
  LUT6 #(
    .INIT(64'h5565AA6AAA9A5595)) 
    \icmp_ln659_reg_2854[0]_i_22 
       (.I0(\icmp_ln659_reg_2854[0]_i_14_n_4 ),
        .I1(xReadPos_2_reg_838[8]),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I4(xReadPos_reg_751[8]),
        .I5(\icmp_ln659_reg_2854_reg[0]_1 [8]),
        .O(\icmp_ln659_reg_2854[0]_i_22_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_2854[0]_i_23 
       (.I0(xReadPos_2_reg_838[6]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[6]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [6]),
        .O(\icmp_ln659_reg_2854[0]_i_23_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_2854[0]_i_24 
       (.I0(xReadPos_2_reg_838[5]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[5]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [5]),
        .O(\icmp_ln659_reg_2854[0]_i_24_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_2854[0]_i_25 
       (.I0(xReadPos_2_reg_838[4]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[4]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [4]),
        .O(\icmp_ln659_reg_2854[0]_i_25_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_2854[0]_i_26 
       (.I0(xReadPos_2_reg_838[3]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[3]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [3]),
        .O(\icmp_ln659_reg_2854[0]_i_26_n_4 ));
  LUT5 #(
    .INIT(32'hFB08FFFF)) 
    \icmp_ln659_reg_2854[0]_i_27 
       (.I0(xReadPos_2_reg_838[2]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[2]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [2]),
        .O(\icmp_ln659_reg_2854[0]_i_27_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_2854[0]_i_28 
       (.I0(xReadPos_2_reg_838[1]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[1]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [1]),
        .O(\icmp_ln659_reg_2854[0]_i_28_n_4 ));
  LUT5 #(
    .INIT(32'hFB08FFFF)) 
    \icmp_ln659_reg_2854[0]_i_29 
       (.I0(xReadPos_2_reg_838[0]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[0]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [0]),
        .O(\icmp_ln659_reg_2854[0]_i_29_n_4 ));
  LUT5 #(
    .INIT(32'h65666A66)) 
    \icmp_ln659_reg_2854[0]_i_30 
       (.I0(\icmp_ln659_reg_2854_reg[0]_1 [0]),
        .I1(xReadPos_reg_751[0]),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(xReadPos_2_reg_838[0]),
        .O(\icmp_ln659_reg_2854[0]_i_30_n_4 ));
  LUT6 #(
    .INIT(64'h5565AA6AAA9A5595)) 
    \icmp_ln659_reg_2854[0]_i_31 
       (.I0(\icmp_ln659_reg_2854[0]_i_23_n_4 ),
        .I1(xReadPos_2_reg_838[7]),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I4(xReadPos_reg_751[7]),
        .I5(\icmp_ln659_reg_2854_reg[0]_1 [7]),
        .O(\icmp_ln659_reg_2854[0]_i_31_n_4 ));
  LUT6 #(
    .INIT(64'h5565AA6AAA9A5595)) 
    \icmp_ln659_reg_2854[0]_i_32 
       (.I0(\icmp_ln659_reg_2854[0]_i_24_n_4 ),
        .I1(xReadPos_2_reg_838[6]),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I4(xReadPos_reg_751[6]),
        .I5(\icmp_ln659_reg_2854_reg[0]_1 [6]),
        .O(\icmp_ln659_reg_2854[0]_i_32_n_4 ));
  LUT6 #(
    .INIT(64'h5565AA6AAA9A5595)) 
    \icmp_ln659_reg_2854[0]_i_33 
       (.I0(\icmp_ln659_reg_2854[0]_i_25_n_4 ),
        .I1(xReadPos_2_reg_838[5]),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I4(xReadPos_reg_751[5]),
        .I5(\icmp_ln659_reg_2854_reg[0]_1 [5]),
        .O(\icmp_ln659_reg_2854[0]_i_33_n_4 ));
  LUT6 #(
    .INIT(64'h5565AA6AAA9A5595)) 
    \icmp_ln659_reg_2854[0]_i_34 
       (.I0(\icmp_ln659_reg_2854[0]_i_26_n_4 ),
        .I1(xReadPos_2_reg_838[4]),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I4(xReadPos_reg_751[4]),
        .I5(\icmp_ln659_reg_2854_reg[0]_1 [4]),
        .O(\icmp_ln659_reg_2854[0]_i_34_n_4 ));
  LUT6 #(
    .INIT(64'h202ADFD5DFD5202A)) 
    \icmp_ln659_reg_2854[0]_i_35 
       (.I0(\icmp_ln659_reg_2854_reg[0]_1 [2]),
        .I1(xReadPos_reg_751[2]),
        .I2(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I3(xReadPos_2_reg_838[2]),
        .I4(zext_ln659_fu_1266_p1[3]),
        .I5(\icmp_ln659_reg_2854_reg[0]_1 [3]),
        .O(\icmp_ln659_reg_2854[0]_i_35_n_4 ));
  LUT6 #(
    .INIT(64'h47B8B84747B847B8)) 
    \icmp_ln659_reg_2854[0]_i_36 
       (.I0(xReadPos_reg_751[2]),
        .I1(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I2(xReadPos_2_reg_838[2]),
        .I3(\icmp_ln659_reg_2854_reg[0]_1 [2]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [1]),
        .I5(zext_ln659_fu_1266_p1[1]),
        .O(\icmp_ln659_reg_2854[0]_i_36_n_4 ));
  LUT6 #(
    .INIT(64'h202ADFD5DFD5202A)) 
    \icmp_ln659_reg_2854[0]_i_37 
       (.I0(\icmp_ln659_reg_2854_reg[0]_1 [0]),
        .I1(xReadPos_reg_751[0]),
        .I2(\icmp_ln647_reg_2828[0]_i_2_n_4 ),
        .I3(xReadPos_2_reg_838[0]),
        .I4(zext_ln659_fu_1266_p1[1]),
        .I5(\icmp_ln659_reg_2854_reg[0]_1 [1]),
        .O(\icmp_ln659_reg_2854[0]_i_37_n_4 ));
  LUT5 #(
    .INIT(32'hFB0804F7)) 
    \icmp_ln659_reg_2854[0]_i_38 
       (.I0(xReadPos_2_reg_838[0]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[0]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [0]),
        .O(\icmp_ln659_reg_2854[0]_i_38_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \icmp_ln659_reg_2854[0]_i_39 
       (.I0(xReadPos_reg_751[3]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[3]),
        .O(zext_ln659_fu_1266_p1[3]));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_2854[0]_i_4 
       (.I0(xReadPos_2_reg_838[15]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[15]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [15]),
        .O(\icmp_ln659_reg_2854[0]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hBABBBFBB)) 
    \icmp_ln659_reg_2854[0]_i_5 
       (.I0(\icmp_ln659_reg_2854_reg[0]_1 [15]),
        .I1(xReadPos_reg_751[15]),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(xReadPos_2_reg_838[15]),
        .O(\icmp_ln659_reg_2854[0]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_2854[0]_i_7 
       (.I0(xReadPos_2_reg_838[14]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[14]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [14]),
        .O(\icmp_ln659_reg_2854[0]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_2854[0]_i_8 
       (.I0(xReadPos_2_reg_838[13]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[13]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [13]),
        .O(\icmp_ln659_reg_2854[0]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'h0000FB08)) 
    \icmp_ln659_reg_2854[0]_i_9 
       (.I0(xReadPos_2_reg_838[12]),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I3(xReadPos_reg_751[12]),
        .I4(\icmp_ln659_reg_2854_reg[0]_1 [12]),
        .O(\icmp_ln659_reg_2854[0]_i_9_n_4 ));
  FDRE \icmp_ln659_reg_2854_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln659_reg_28540),
        .D(icmp_ln659_fu_1276_p2),
        .Q(icmp_ln659_reg_2854),
        .R(1'b0));
  CARRY8 \icmp_ln659_reg_2854_reg[0]_i_2 
       (.CI(\icmp_ln659_reg_2854_reg[0]_i_3_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln659_reg_2854_reg[0]_i_2_CO_UNCONNECTED [7:1],\icmp_ln659_reg_2854_reg[0]_i_2_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\icmp_ln659_reg_2854[0]_i_4_n_4 }),
        .O({\NLW_icmp_ln659_reg_2854_reg[0]_i_2_O_UNCONNECTED [7:2],icmp_ln659_fu_1276_p2,\NLW_icmp_ln659_reg_2854_reg[0]_i_2_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\icmp_ln659_reg_2854[0]_i_5_n_4 }));
  CARRY8 \icmp_ln659_reg_2854_reg[0]_i_3 
       (.CI(\icmp_ln659_reg_2854_reg[0]_i_6_n_4 ),
        .CI_TOP(1'b0),
        .CO({\icmp_ln659_reg_2854_reg[0]_i_3_n_4 ,\icmp_ln659_reg_2854_reg[0]_i_3_n_5 ,\icmp_ln659_reg_2854_reg[0]_i_3_n_6 ,\icmp_ln659_reg_2854_reg[0]_i_3_n_7 ,\icmp_ln659_reg_2854_reg[0]_i_3_n_8 ,\icmp_ln659_reg_2854_reg[0]_i_3_n_9 ,\icmp_ln659_reg_2854_reg[0]_i_3_n_10 ,\icmp_ln659_reg_2854_reg[0]_i_3_n_11 }),
        .DI({\icmp_ln659_reg_2854[0]_i_7_n_4 ,\icmp_ln659_reg_2854[0]_i_8_n_4 ,\icmp_ln659_reg_2854[0]_i_9_n_4 ,\icmp_ln659_reg_2854[0]_i_10_n_4 ,\icmp_ln659_reg_2854[0]_i_11_n_4 ,\icmp_ln659_reg_2854[0]_i_12_n_4 ,\icmp_ln659_reg_2854[0]_i_13_n_4 ,\icmp_ln659_reg_2854[0]_i_14_n_4 }),
        .O(\NLW_icmp_ln659_reg_2854_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\icmp_ln659_reg_2854[0]_i_15_n_4 ,\icmp_ln659_reg_2854[0]_i_16_n_4 ,\icmp_ln659_reg_2854[0]_i_17_n_4 ,\icmp_ln659_reg_2854[0]_i_18_n_4 ,\icmp_ln659_reg_2854[0]_i_19_n_4 ,\icmp_ln659_reg_2854[0]_i_20_n_4 ,\icmp_ln659_reg_2854[0]_i_21_n_4 ,\icmp_ln659_reg_2854[0]_i_22_n_4 }));
  CARRY8 \icmp_ln659_reg_2854_reg[0]_i_6 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\icmp_ln659_reg_2854_reg[0]_i_6_n_4 ,\icmp_ln659_reg_2854_reg[0]_i_6_n_5 ,\icmp_ln659_reg_2854_reg[0]_i_6_n_6 ,\icmp_ln659_reg_2854_reg[0]_i_6_n_7 ,\icmp_ln659_reg_2854_reg[0]_i_6_n_8 ,\icmp_ln659_reg_2854_reg[0]_i_6_n_9 ,\icmp_ln659_reg_2854_reg[0]_i_6_n_10 ,\icmp_ln659_reg_2854_reg[0]_i_6_n_11 }),
        .DI({\icmp_ln659_reg_2854[0]_i_23_n_4 ,\icmp_ln659_reg_2854[0]_i_24_n_4 ,\icmp_ln659_reg_2854[0]_i_25_n_4 ,\icmp_ln659_reg_2854[0]_i_26_n_4 ,\icmp_ln659_reg_2854[0]_i_27_n_4 ,\icmp_ln659_reg_2854[0]_i_28_n_4 ,\icmp_ln659_reg_2854[0]_i_29_n_4 ,\icmp_ln659_reg_2854[0]_i_30_n_4 }),
        .O(\NLW_icmp_ln659_reg_2854_reg[0]_i_6_O_UNCONNECTED [7:0]),
        .S({\icmp_ln659_reg_2854[0]_i_31_n_4 ,\icmp_ln659_reg_2854[0]_i_32_n_4 ,\icmp_ln659_reg_2854[0]_i_33_n_4 ,\icmp_ln659_reg_2854[0]_i_34_n_4 ,\icmp_ln659_reg_2854[0]_i_35_n_4 ,\icmp_ln659_reg_2854[0]_i_36_n_4 ,\icmp_ln659_reg_2854[0]_i_37_n_4 ,\icmp_ln659_reg_2854[0]_i_38_n_4 }));
  LUT6 #(
    .INIT(64'hFFFFFDFF0000FD00)) 
    \icmp_ln696_reg_2745[0]_i_1 
       (.I0(\icmp_ln696_reg_2745[0]_i_2_n_4 ),
        .I1(\x_4_reg_2754_reg[11]_0 [4]),
        .I2(ap_phi_mux_x_phi_fu_731_p4[12]),
        .I3(icmp_ln636_reg_27410),
        .I4(icmp_ln636_fu_1073_p2),
        .I5(icmp_ln696_reg_2745),
        .O(\icmp_ln696_reg_2745[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \icmp_ln696_reg_2745[0]_i_2 
       (.I0(\x_4_reg_2754_reg[11]_0 [1]),
        .I1(\gen_write[1].mem_reg_0_i_21_n_4 ),
        .I2(ap_phi_mux_x_phi_fu_731_p4[7]),
        .I3(\x_4_reg_2754_reg[11]_0 [2]),
        .I4(\x_4_reg_2754_reg[11]_0 [3]),
        .O(\icmp_ln696_reg_2745[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln696_reg_2745[0]_i_3 
       (.I0(x_4_reg_2754_reg[11]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[11] ),
        .O(\x_4_reg_2754_reg[11]_0 [4]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \icmp_ln696_reg_2745[0]_i_4 
       (.I0(x_4_reg_2754_reg[12]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[12] ),
        .O(ap_phi_mux_x_phi_fu_731_p4[12]));
  FDRE \icmp_ln696_reg_2745_pp1_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_2745_pp1_iter9_reg),
        .Q(icmp_ln696_reg_2745_pp1_iter10_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_2745_pp1_iter11_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_2745_pp1_iter10_reg),
        .Q(icmp_ln696_reg_2745_pp1_iter11_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/icmp_ln696_reg_2745_pp1_iter13_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/icmp_ln696_reg_2745_pp1_iter13_reg_reg[0]_srl2 " *) 
  SRL16E \icmp_ln696_reg_2745_pp1_iter13_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln696_reg_2745_pp1_iter11_reg),
        .Q(\icmp_ln696_reg_2745_pp1_iter13_reg_reg[0]_srl2_n_4 ));
  FDRE \icmp_ln696_reg_2745_pp1_iter14_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln696_reg_2745_pp1_iter13_reg_reg[0]_srl2_n_4 ),
        .Q(icmp_ln696_reg_2745_pp1_iter14_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_2745_pp1_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_2745_pp1_iter14_reg),
        .Q(icmp_ln696_reg_2745_pp1_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_2745_pp1_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(icmp_ln696_reg_2745),
        .Q(icmp_ln696_reg_2745_pp1_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_2745_pp1_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_2745_pp1_iter1_reg),
        .Q(icmp_ln696_reg_2745_pp1_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_2745_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_2745_pp1_iter2_reg),
        .Q(icmp_ln696_reg_2745_pp1_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_2745_pp1_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_2745_pp1_iter3_reg),
        .Q(icmp_ln696_reg_2745_pp1_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_2745_pp1_iter5_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_2745_pp1_iter4_reg),
        .Q(icmp_ln696_reg_2745_pp1_iter5_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_2745_pp1_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_2745_pp1_iter5_reg),
        .Q(icmp_ln696_reg_2745_pp1_iter6_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_2745_pp1_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_2745_pp1_iter6_reg),
        .Q(icmp_ln696_reg_2745_pp1_iter7_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_2745_pp1_iter8_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_2745_pp1_iter7_reg),
        .Q(icmp_ln696_reg_2745_pp1_iter8_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_2745_pp1_iter9_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(icmp_ln696_reg_2745_pp1_iter8_reg),
        .Q(icmp_ln696_reg_2745_pp1_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln696_reg_2745_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln696_reg_2745[0]_i_1_n_4 ),
        .Q(icmp_ln696_reg_2745),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/icmp_ln800_1_reg_2921_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/icmp_ln800_1_reg_2921_pp1_iter14_reg_reg[0]_srl9 " *) 
  SRL16E \icmp_ln800_1_reg_2921_pp1_iter14_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln800_1_reg_2921),
        .Q(\icmp_ln800_1_reg_2921_pp1_iter14_reg_reg[0]_srl9_n_4 ));
  FDRE \icmp_ln800_1_reg_2921_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln800_1_reg_2921_pp1_iter14_reg_reg[0]_srl9_n_4 ),
        .Q(icmp_ln800_1_reg_2921_pp1_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln800_1_reg_2921_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln800_1_reg_29210),
        .D(icmp_ln800_1_fu_1941_p2),
        .Q(icmp_ln800_1_reg_2921),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2000)) 
    \icmp_ln800_reg_2914[0]_i_1 
       (.I0(and_ln794_reg_2858),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(icmp_ln696_reg_2745_pp1_iter4_reg),
        .I3(ap_block_pp1_stage0_subdone),
        .O(icmp_ln800_1_reg_29210));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/icmp_ln800_reg_2914_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/icmp_ln800_reg_2914_pp1_iter14_reg_reg[0]_srl9 " *) 
  SRL16E \icmp_ln800_reg_2914_pp1_iter14_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln800_reg_2914),
        .Q(\icmp_ln800_reg_2914_pp1_iter14_reg_reg[0]_srl9_n_4 ));
  FDRE \icmp_ln800_reg_2914_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln800_reg_2914_pp1_iter14_reg_reg[0]_srl9_n_4 ),
        .Q(icmp_ln800_reg_2914_pp1_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln800_reg_2914_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln800_1_reg_29210),
        .D(icmp_ln800_fu_1919_p2),
        .Q(icmp_ln800_reg_2914),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \icmp_ln815_1_reg_2935[0]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln696_reg_2745_pp1_iter4_reg),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .O(icmp_ln815_1_reg_29350));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/icmp_ln815_1_reg_2935_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/icmp_ln815_1_reg_2935_pp1_iter14_reg_reg[0]_srl9 " *) 
  SRL16E \icmp_ln815_1_reg_2935_pp1_iter14_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln815_1_reg_2935),
        .Q(\icmp_ln815_1_reg_2935_pp1_iter14_reg_reg[0]_srl9_n_4 ));
  FDRE \icmp_ln815_1_reg_2935_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln815_1_reg_2935_pp1_iter14_reg_reg[0]_srl9_n_4 ),
        .Q(icmp_ln815_1_reg_2935_pp1_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln815_1_reg_2935_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln815_1_reg_29350),
        .D(icmp_ln800_fu_1919_p2),
        .Q(icmp_ln815_1_reg_2935),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/icmp_ln815_reg_2928_pp1_iter14_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/icmp_ln815_reg_2928_pp1_iter14_reg_reg[0]_srl9 " *) 
  SRL16E \icmp_ln815_reg_2928_pp1_iter14_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp1_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln815_reg_2928),
        .Q(\icmp_ln815_reg_2928_pp1_iter14_reg_reg[0]_srl9_n_4 ));
  FDRE \icmp_ln815_reg_2928_pp1_iter15_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(\icmp_ln815_reg_2928_pp1_iter14_reg_reg[0]_srl9_n_4 ),
        .Q(icmp_ln815_reg_2928_pp1_iter15_reg),
        .R(1'b0));
  FDRE \icmp_ln815_reg_2928_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln815_1_reg_29350),
        .D(icmp_ln815_fu_1979_p2),
        .Q(icmp_ln815_reg_2928),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_reg_2832[0]_i_1 
       (.I0(\icmp_reg_2832_reg_n_4_[0] ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .I4(\icmp_reg_2832[0]_i_2_n_4 ),
        .I5(icmp_ln659_reg_28540),
        .O(\icmp_reg_2832[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_2832[0]_i_2 
       (.I0(sel0[8]),
        .I1(sel0[9]),
        .I2(sel0[3]),
        .I3(sel0[10]),
        .I4(\icmp_reg_2832[0]_i_3_n_4 ),
        .O(\icmp_reg_2832[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_2832[0]_i_3 
       (.I0(sel0[4]),
        .I1(sel0[2]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\icmp_reg_2832[0]_i_3_n_4 ));
  FDRE \icmp_reg_2832_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_reg_2832[0]_i_1_n_4 ),
        .Q(\icmp_reg_2832_reg_n_4_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_683[0]_i_1 
       (.I0(indvar_flatten_reg_683_reg[0]),
        .O(add_ln608_1_fu_932_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_683[1]_i_1 
       (.I0(indvar_flatten_reg_683_reg[0]),
        .I1(indvar_flatten_reg_683_reg[1]),
        .O(add_ln608_1_fu_932_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten_reg_683[2]_i_1 
       (.I0(indvar_flatten_reg_683_reg[2]),
        .I1(indvar_flatten_reg_683_reg[1]),
        .I2(indvar_flatten_reg_683_reg[0]),
        .O(add_ln608_1_fu_932_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten_reg_683[3]_i_1 
       (.I0(indvar_flatten_reg_683_reg[3]),
        .I1(indvar_flatten_reg_683_reg[0]),
        .I2(indvar_flatten_reg_683_reg[1]),
        .I3(indvar_flatten_reg_683_reg[2]),
        .O(add_ln608_1_fu_932_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \indvar_flatten_reg_683[4]_i_1 
       (.I0(indvar_flatten_reg_683_reg[4]),
        .I1(indvar_flatten_reg_683_reg[3]),
        .I2(indvar_flatten_reg_683_reg[2]),
        .I3(indvar_flatten_reg_683_reg[1]),
        .I4(indvar_flatten_reg_683_reg[0]),
        .O(add_ln608_1_fu_932_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \indvar_flatten_reg_683[5]_i_1 
       (.I0(indvar_flatten_reg_683_reg[5]),
        .I1(indvar_flatten_reg_683_reg[0]),
        .I2(indvar_flatten_reg_683_reg[1]),
        .I3(indvar_flatten_reg_683_reg[2]),
        .I4(indvar_flatten_reg_683_reg[3]),
        .I5(indvar_flatten_reg_683_reg[4]),
        .O(add_ln608_1_fu_932_p2[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_683[6]_i_1 
       (.I0(indvar_flatten_reg_683_reg[6]),
        .I1(\indvar_flatten_reg_683[8]_i_2_n_4 ),
        .O(add_ln608_1_fu_932_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten_reg_683[7]_i_1 
       (.I0(indvar_flatten_reg_683_reg[7]),
        .I1(\indvar_flatten_reg_683[8]_i_2_n_4 ),
        .I2(indvar_flatten_reg_683_reg[6]),
        .O(add_ln608_1_fu_932_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten_reg_683[8]_i_1 
       (.I0(indvar_flatten_reg_683_reg[8]),
        .I1(indvar_flatten_reg_683_reg[6]),
        .I2(\indvar_flatten_reg_683[8]_i_2_n_4 ),
        .I3(indvar_flatten_reg_683_reg[7]),
        .O(add_ln608_1_fu_932_p2[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten_reg_683[8]_i_2 
       (.I0(indvar_flatten_reg_683_reg[5]),
        .I1(indvar_flatten_reg_683_reg[0]),
        .I2(indvar_flatten_reg_683_reg[1]),
        .I3(indvar_flatten_reg_683_reg[2]),
        .I4(indvar_flatten_reg_683_reg[3]),
        .I5(indvar_flatten_reg_683_reg[4]),
        .O(\indvar_flatten_reg_683[8]_i_2_n_4 ));
  FDRE \indvar_flatten_reg_683_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(add_ln608_1_fu_932_p2[0]),
        .Q(indvar_flatten_reg_683_reg[0]),
        .R(indvar_flatten_reg_683));
  FDRE \indvar_flatten_reg_683_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(add_ln608_1_fu_932_p2[1]),
        .Q(indvar_flatten_reg_683_reg[1]),
        .R(indvar_flatten_reg_683));
  FDRE \indvar_flatten_reg_683_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(add_ln608_1_fu_932_p2[2]),
        .Q(indvar_flatten_reg_683_reg[2]),
        .R(indvar_flatten_reg_683));
  FDRE \indvar_flatten_reg_683_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(add_ln608_1_fu_932_p2[3]),
        .Q(indvar_flatten_reg_683_reg[3]),
        .R(indvar_flatten_reg_683));
  FDRE \indvar_flatten_reg_683_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(add_ln608_1_fu_932_p2[4]),
        .Q(indvar_flatten_reg_683_reg[4]),
        .R(indvar_flatten_reg_683));
  FDRE \indvar_flatten_reg_683_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(add_ln608_1_fu_932_p2[5]),
        .Q(indvar_flatten_reg_683_reg[5]),
        .R(indvar_flatten_reg_683));
  FDRE \indvar_flatten_reg_683_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(add_ln608_1_fu_932_p2[6]),
        .Q(indvar_flatten_reg_683_reg[6]),
        .R(indvar_flatten_reg_683));
  FDRE \indvar_flatten_reg_683_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(add_ln608_1_fu_932_p2[7]),
        .Q(indvar_flatten_reg_683_reg[7]),
        .R(indvar_flatten_reg_683));
  FDRE \indvar_flatten_reg_683_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(add_ln608_1_fu_932_p2[8]),
        .Q(indvar_flatten_reg_683_reg[8]),
        .R(indvar_flatten_reg_683));
  LUT4 #(
    .INIT(16'hEA2A)) 
    \int_hfltCoeff_shift[0]_i_1 
       (.I0(\int_hfltCoeff_shift_reg[0]_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(hscale_core_polyphase_U0_hfltCoeff_address0),
        .O(\int_hfltCoeff_shift_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_705[0]_i_1 
       (.I0(j_reg_705[0]),
        .O(add_ln611_fu_976_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'h26)) 
    \j_reg_705[1]_i_1 
       (.I0(j_reg_705[0]),
        .I1(j_reg_705[1]),
        .I2(j_reg_705[2]),
        .O(add_ln611_fu_976_p2[1]));
  LUT6 #(
    .INIT(64'h0000000044400000)) 
    \j_reg_705[2]_i_1 
       (.I0(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .I1(ap_start),
        .I2(start_for_v_csc_core_U0_full_n),
        .I3(start_once_reg),
        .I4(Q),
        .I5(indvar_flatten_reg_6830),
        .O(indvar_flatten_reg_683));
  LUT3 #(
    .INIT(8'h20)) 
    \j_reg_705[2]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln608_fu_938_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .O(indvar_flatten_reg_6830));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT3 #(
    .INIT(8'h4A)) 
    \j_reg_705[2]_i_3 
       (.I0(j_reg_705[2]),
        .I1(j_reg_705[0]),
        .I2(j_reg_705[1]),
        .O(add_ln611_fu_976_p2[2]));
  FDRE \j_reg_705_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(add_ln611_fu_976_p2[0]),
        .Q(j_reg_705[0]),
        .R(indvar_flatten_reg_683));
  FDRE \j_reg_705_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(add_ln611_fu_976_p2[1]),
        .Q(j_reg_705[1]),
        .R(indvar_flatten_reg_683));
  FDRE \j_reg_705_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(add_ln611_fu_976_p2[2]),
        .Q(j_reg_705[2]),
        .R(indvar_flatten_reg_683));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    \mOutPtr[4]_i_1__0 
       (.I0(\mOutPtr_reg[4] ),
        .I1(ap_condition_1167),
        .I2(icmp_ln659_reg_2854),
        .I3(stream_upsampled_empty_n),
        .O(\icmp_ln659_reg_2854_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[4]_i_3__0 
       (.I0(ap_condition_1167),
        .I1(icmp_ln659_reg_2854),
        .I2(stream_upsampled_empty_n),
        .I3(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hFF7FFFFFFFFFFFFF)) 
    \mOutPtr[4]_i_3__1 
       (.I0(ap_enable_reg_pp1_iter16_reg_n_4),
        .I1(ap_block_pp1_stage0_subdone),
        .I2(icmp_ln696_reg_2745_pp1_iter15_reg),
        .I3(icmp_ln636_reg_2741_pp1_iter15_reg),
        .I4(and_ln794_reg_2858_pp1_iter15_reg),
        .I5(stream_scaled_full_n),
        .O(ap_enable_reg_pp1_iter16_reg_0));
  LUT6 #(
    .INIT(64'hF7F700FF08080000)) 
    \nrWrsPrev_reg_739[0]_i_1 
       (.I0(trunc_ln793_1_reg_2812),
        .I1(icmp_ln696_reg_2745_pp1_iter3_reg),
        .I2(\icmp_ln636_reg_2741_pp1_iter3_reg_reg_n_4_[0] ),
        .I3(p_1_in2_in),
        .I4(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .I5(\nrWrsPrev_reg_739_reg_n_4_[0] ),
        .O(\nrWrsPrev_reg_739[0]_i_1_n_4 ));
  FDRE \nrWrsPrev_reg_739_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\nrWrsPrev_reg_739[0]_i_1_n_4 ),
        .Q(\nrWrsPrev_reg_739_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \p_Result_7_1_reg_2788_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_7_1_reg_2788),
        .Q(p_Result_7_1_reg_2788_pp1_iter3_reg),
        .R(1'b0));
  FDRE \p_Result_7_1_reg_2788_reg[0] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_ap_return[17]),
        .Q(p_Result_7_1_reg_2788),
        .R(1'b0));
  FDRE \p_Result_7_reg_2769_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(p_Result_7_reg_2769),
        .Q(p_Result_7_reg_2769_pp1_iter3_reg),
        .R(1'b0));
  FDRE \p_Result_7_reg_2769_reg[0] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_ap_return[8]),
        .Q(p_Result_7_reg_2769),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_0_63_0_0_i_12
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(hscale_core_polyphase_U0_hfltCoeff_ce0));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \select_ln608_1_reg_2457[6]_i_1 
       (.I0(select_ln608_1_reg_2457_reg[5]),
        .I1(\i_reg_694_reg_n_4_[5] ),
        .I2(\select_ln608_1_reg_2457[6]_i_2_n_4 ),
        .I3(\i_reg_694_reg_n_4_[6] ),
        .I4(i_reg_6940),
        .I5(select_ln608_1_reg_2457_reg[6]),
        .O(select_ln608_1_fu_964_p3));
  LUT6 #(
    .INIT(64'hF5F5F3FFFFFFF3FF)) 
    \select_ln608_1_reg_2457[6]_i_2 
       (.I0(select_ln608_1_reg_2457_reg[3]),
        .I1(\i_reg_694_reg_n_4_[3] ),
        .I2(\empty_74_reg_2464[4]_i_2_n_4 ),
        .I3(\i_reg_694_reg_n_4_[4] ),
        .I4(i_reg_6940),
        .I5(select_ln608_1_reg_2457_reg[4]),
        .O(\select_ln608_1_reg_2457[6]_i_2_n_4 ));
  FDRE \select_ln608_1_reg_2457_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln608_1_reg_2457_reg[0]),
        .Q(select_ln608_1_reg_2457_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_2457_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln608_1_reg_2457_reg[1]),
        .Q(select_ln608_1_reg_2457_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_2457_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln608_1_reg_2457_reg[2]),
        .Q(select_ln608_1_reg_2457_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_2457_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln608_1_reg_2457_reg[3]),
        .Q(select_ln608_1_reg_2457_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_2457_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln608_1_reg_2457_reg[4]),
        .Q(select_ln608_1_reg_2457_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_2457_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln608_1_reg_2457_reg[5]),
        .Q(select_ln608_1_reg_2457_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_2457_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(\empty_74_reg_2464[0]_i_1_n_4 ),
        .Q(select_ln608_1_reg_2457_reg[0]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_2457_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(select_ln608_1_fu_964_p3__0[1]),
        .Q(select_ln608_1_reg_2457_reg[1]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_2457_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(select_ln608_1_fu_964_p3__0[2]),
        .Q(select_ln608_1_reg_2457_reg[2]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_2457_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(select_ln608_1_fu_964_p3__0[3]),
        .Q(select_ln608_1_reg_2457_reg[3]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_2457_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(select_ln608_1_fu_964_p3__0[4]),
        .Q(select_ln608_1_reg_2457_reg[4]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_2457_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(select_ln608_1_fu_964_p3__0[5]),
        .Q(select_ln608_1_reg_2457_reg[5]),
        .R(1'b0));
  FDRE \select_ln608_1_reg_2457_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_6830),
        .D(select_ln608_1_fu_964_p3),
        .Q(select_ln608_1_reg_2457_reg[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hC4)) 
    \select_ln608_reg_2452[1]_i_1 
       (.I0(j_reg_705[2]),
        .I1(j_reg_705[1]),
        .I2(j_reg_705[0]),
        .O(select_ln608_fu_956_p3[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln608_reg_2452[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln608_fu_938_p2),
        .O(empty_74_reg_24640));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \select_ln608_reg_2452[2]_i_2 
       (.I0(j_reg_705[2]),
        .I1(j_reg_705[1]),
        .I2(j_reg_705[0]),
        .O(select_ln608_fu_956_p3[2]));
  FDRE \select_ln608_reg_2452_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(hscale_core_polyphase_U0_hfltCoeff_address0),
        .Q(select_ln608_reg_2452_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \select_ln608_reg_2452_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln608_reg_2452[1]),
        .Q(select_ln608_reg_2452_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \select_ln608_reg_2452_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp0_stage0),
        .D(select_ln608_reg_2452[2]),
        .Q(select_ln608_reg_2452_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \select_ln608_reg_2452_reg[0] 
       (.C(ap_clk),
        .CE(empty_74_reg_24640),
        .D(j_reg_705[0]),
        .Q(hscale_core_polyphase_U0_hfltCoeff_address0),
        .R(1'b0));
  FDRE \select_ln608_reg_2452_reg[1] 
       (.C(ap_clk),
        .CE(empty_74_reg_24640),
        .D(select_ln608_fu_956_p3[1]),
        .Q(select_ln608_reg_2452[1]),
        .R(1'b0));
  FDRE \select_ln608_reg_2452_reg[2] 
       (.C(ap_clk),
        .CE(empty_74_reg_24640),
        .D(select_ln608_fu_956_p3[2]),
        .Q(select_ln608_reg_2452[2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'h44445444)) 
    start_once_reg_i_1__0
       (.I0(hscale_core_polyphase_U0_ap_ready),
        .I1(start_once_reg),
        .I2(start_for_v_csc_core_U0_full_n),
        .I3(ap_start),
        .I4(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .O(start_once_reg_i_1__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_4),
        .Q(start_once_reg),
        .R(SS));
  LUT3 #(
    .INIT(8'h08)) 
    \tmp_19_reg_2797[0]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln696_reg_2745_pp1_iter1_reg),
        .I2(icmp_ln636_reg_2741_pp1_iter1_reg),
        .O(ArrayLoc_0_reg_27640));
  FDRE \tmp_19_reg_2797_pp1_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(tmp_20_reg_2802),
        .Q(tmp_20_reg_2802_pp1_iter3_reg),
        .R(1'b0));
  FDRE \tmp_19_reg_2797_reg[0] 
       (.C(ap_clk),
        .CE(ArrayLoc_0_reg_27640),
        .D(grp_reg_ap_uint_18_s_fu_1119_n_23),
        .Q(tmp_20_reg_2802),
        .R(1'b0));
  FDRE \tmp_21_reg_2817_reg[0] 
       (.C(ap_clk),
        .CE(icmp141_reg_28220),
        .D(nrWrsAccu_fu_1212_p2),
        .Q(tmp_21_reg_2817[0]),
        .R(1'b0));
  FDRE \tmp_21_reg_2817_reg[1] 
       (.C(ap_clk),
        .CE(icmp141_reg_28220),
        .D(BitSetCnt_U_n_5),
        .Q(tmp_21_reg_2817[1]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \trunc_ln793_1_reg_2812[0]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln696_reg_2745_pp1_iter2_reg),
        .I2(icmp_ln636_reg_2741_pp1_iter2_reg),
        .O(icmp141_reg_28220));
  FDRE \trunc_ln793_1_reg_2812_reg[0] 
       (.C(ap_clk),
        .CE(icmp141_reg_28220),
        .D(BitSetCnt_U_n_7),
        .Q(trunc_ln793_1_reg_2812),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[15]_i_2 
       (.I0(xReadPos_reg_751[15]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[15]),
        .O(zext_ln659_fu_1266_p1[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[15]_i_3 
       (.I0(xReadPos_reg_751[14]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[14]),
        .O(zext_ln659_fu_1266_p1[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[15]_i_4 
       (.I0(xReadPos_reg_751[13]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[13]),
        .O(zext_ln659_fu_1266_p1[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[15]_i_5 
       (.I0(xReadPos_reg_751[12]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[12]),
        .O(zext_ln659_fu_1266_p1[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[15]_i_6 
       (.I0(xReadPos_reg_751[11]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[11]),
        .O(zext_ln659_fu_1266_p1[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[15]_i_7 
       (.I0(xReadPos_reg_751[10]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[10]),
        .O(zext_ln659_fu_1266_p1[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[15]_i_8 
       (.I0(xReadPos_reg_751[9]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[9]),
        .O(zext_ln659_fu_1266_p1[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[15]_i_9 
       (.I0(xReadPos_reg_751[8]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[8]),
        .O(zext_ln659_fu_1266_p1[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[7]_i_10 
       (.I0(xReadPos_reg_751[0]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[0]),
        .O(zext_ln659_fu_1266_p1[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[7]_i_2 
       (.I0(xReadPos_reg_751[1]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[1]),
        .O(zext_ln659_fu_1266_p1[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[7]_i_3 
       (.I0(xReadPos_reg_751[7]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[7]),
        .O(zext_ln659_fu_1266_p1[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[7]_i_4 
       (.I0(xReadPos_reg_751[6]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[6]),
        .O(zext_ln659_fu_1266_p1[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[7]_i_5 
       (.I0(xReadPos_reg_751[5]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[5]),
        .O(zext_ln659_fu_1266_p1[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[7]_i_6 
       (.I0(xReadPos_reg_751[4]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[4]),
        .O(zext_ln659_fu_1266_p1[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[7]_i_7 
       (.I0(xReadPos_reg_751[3]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[3]),
        .O(\xReadPos_2_reg_838[7]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xReadPos_2_reg_838[7]_i_8 
       (.I0(xReadPos_reg_751[2]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xReadPos_2_reg_838[2]),
        .O(zext_ln659_fu_1266_p1[2]));
  LUT6 #(
    .INIT(64'hDFFFFFFF20000000)) 
    \xReadPos_2_reg_838[7]_i_9 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(\icmp_ln636_reg_2741_pp1_iter3_reg_reg_n_4_[0] ),
        .I2(icmp_ln696_reg_2745_pp1_iter3_reg),
        .I3(ap_enable_reg_pp1_iter4),
        .I4(tmp_20_reg_2802_pp1_iter3_reg),
        .I5(zext_ln659_fu_1266_p1[1]),
        .O(\xReadPos_2_reg_838[7]_i_9_n_4 ));
  FDRE \xReadPos_2_reg_838_reg[0] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[7]_i_1_n_19 ),
        .Q(xReadPos_2_reg_838[0]),
        .R(1'b0));
  FDRE \xReadPos_2_reg_838_reg[10] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[15]_i_1_n_17 ),
        .Q(xReadPos_2_reg_838[10]),
        .R(1'b0));
  FDRE \xReadPos_2_reg_838_reg[11] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[15]_i_1_n_16 ),
        .Q(xReadPos_2_reg_838[11]),
        .R(1'b0));
  FDRE \xReadPos_2_reg_838_reg[12] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[15]_i_1_n_15 ),
        .Q(xReadPos_2_reg_838[12]),
        .R(1'b0));
  FDRE \xReadPos_2_reg_838_reg[13] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[15]_i_1_n_14 ),
        .Q(xReadPos_2_reg_838[13]),
        .R(1'b0));
  FDRE \xReadPos_2_reg_838_reg[14] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[15]_i_1_n_13 ),
        .Q(xReadPos_2_reg_838[14]),
        .R(1'b0));
  FDRE \xReadPos_2_reg_838_reg[15] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[15]_i_1_n_12 ),
        .Q(xReadPos_2_reg_838[15]),
        .R(1'b0));
  CARRY8 \xReadPos_2_reg_838_reg[15]_i_1 
       (.CI(\xReadPos_2_reg_838_reg[7]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xReadPos_2_reg_838_reg[15]_i_1_CO_UNCONNECTED [7],\xReadPos_2_reg_838_reg[15]_i_1_n_5 ,\xReadPos_2_reg_838_reg[15]_i_1_n_6 ,\xReadPos_2_reg_838_reg[15]_i_1_n_7 ,\xReadPos_2_reg_838_reg[15]_i_1_n_8 ,\xReadPos_2_reg_838_reg[15]_i_1_n_9 ,\xReadPos_2_reg_838_reg[15]_i_1_n_10 ,\xReadPos_2_reg_838_reg[15]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\xReadPos_2_reg_838_reg[15]_i_1_n_12 ,\xReadPos_2_reg_838_reg[15]_i_1_n_13 ,\xReadPos_2_reg_838_reg[15]_i_1_n_14 ,\xReadPos_2_reg_838_reg[15]_i_1_n_15 ,\xReadPos_2_reg_838_reg[15]_i_1_n_16 ,\xReadPos_2_reg_838_reg[15]_i_1_n_17 ,\xReadPos_2_reg_838_reg[15]_i_1_n_18 ,\xReadPos_2_reg_838_reg[15]_i_1_n_19 }),
        .S(zext_ln659_fu_1266_p1[15:8]));
  FDRE \xReadPos_2_reg_838_reg[1] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[7]_i_1_n_18 ),
        .Q(xReadPos_2_reg_838[1]),
        .R(1'b0));
  FDRE \xReadPos_2_reg_838_reg[2] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[7]_i_1_n_17 ),
        .Q(xReadPos_2_reg_838[2]),
        .R(1'b0));
  FDRE \xReadPos_2_reg_838_reg[3] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[7]_i_1_n_16 ),
        .Q(xReadPos_2_reg_838[3]),
        .R(1'b0));
  FDRE \xReadPos_2_reg_838_reg[4] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[7]_i_1_n_15 ),
        .Q(xReadPos_2_reg_838[4]),
        .R(1'b0));
  FDRE \xReadPos_2_reg_838_reg[5] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[7]_i_1_n_14 ),
        .Q(xReadPos_2_reg_838[5]),
        .R(1'b0));
  FDRE \xReadPos_2_reg_838_reg[6] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[7]_i_1_n_13 ),
        .Q(xReadPos_2_reg_838[6]),
        .R(1'b0));
  FDRE \xReadPos_2_reg_838_reg[7] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[7]_i_1_n_12 ),
        .Q(xReadPos_2_reg_838[7]),
        .R(1'b0));
  CARRY8 \xReadPos_2_reg_838_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\xReadPos_2_reg_838_reg[7]_i_1_n_4 ,\xReadPos_2_reg_838_reg[7]_i_1_n_5 ,\xReadPos_2_reg_838_reg[7]_i_1_n_6 ,\xReadPos_2_reg_838_reg[7]_i_1_n_7 ,\xReadPos_2_reg_838_reg[7]_i_1_n_8 ,\xReadPos_2_reg_838_reg[7]_i_1_n_9 ,\xReadPos_2_reg_838_reg[7]_i_1_n_10 ,\xReadPos_2_reg_838_reg[7]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,zext_ln659_fu_1266_p1[1],1'b0}),
        .O({\xReadPos_2_reg_838_reg[7]_i_1_n_12 ,\xReadPos_2_reg_838_reg[7]_i_1_n_13 ,\xReadPos_2_reg_838_reg[7]_i_1_n_14 ,\xReadPos_2_reg_838_reg[7]_i_1_n_15 ,\xReadPos_2_reg_838_reg[7]_i_1_n_16 ,\xReadPos_2_reg_838_reg[7]_i_1_n_17 ,\xReadPos_2_reg_838_reg[7]_i_1_n_18 ,\xReadPos_2_reg_838_reg[7]_i_1_n_19 }),
        .S({zext_ln659_fu_1266_p1[7:4],\xReadPos_2_reg_838[7]_i_7_n_4 ,zext_ln659_fu_1266_p1[2],\xReadPos_2_reg_838[7]_i_9_n_4 ,zext_ln659_fu_1266_p1[0]}));
  FDRE \xReadPos_2_reg_838_reg[8] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[15]_i_1_n_19 ),
        .Q(xReadPos_2_reg_838[8]),
        .R(1'b0));
  FDRE \xReadPos_2_reg_838_reg[9] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xReadPos_2_reg_838_reg[15]_i_1_n_18 ),
        .Q(xReadPos_2_reg_838[9]),
        .R(1'b0));
  FDRE \xReadPos_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[0]),
        .Q(xReadPos_reg_751[0]),
        .R(ReadEn_reg_773));
  FDRE \xReadPos_reg_751_reg[10] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[10]),
        .Q(xReadPos_reg_751[10]),
        .R(ReadEn_reg_773));
  FDRE \xReadPos_reg_751_reg[11] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[11]),
        .Q(xReadPos_reg_751[11]),
        .R(ReadEn_reg_773));
  FDRE \xReadPos_reg_751_reg[12] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[12]),
        .Q(xReadPos_reg_751[12]),
        .R(ReadEn_reg_773));
  FDRE \xReadPos_reg_751_reg[13] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[13]),
        .Q(xReadPos_reg_751[13]),
        .R(ReadEn_reg_773));
  FDRE \xReadPos_reg_751_reg[14] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[14]),
        .Q(xReadPos_reg_751[14]),
        .R(ReadEn_reg_773));
  FDRE \xReadPos_reg_751_reg[15] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[15]),
        .Q(xReadPos_reg_751[15]),
        .R(ReadEn_reg_773));
  FDRE \xReadPos_reg_751_reg[1] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[1]),
        .Q(xReadPos_reg_751[1]),
        .R(ReadEn_reg_773));
  FDRE \xReadPos_reg_751_reg[2] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[2]),
        .Q(xReadPos_reg_751[2]),
        .R(ReadEn_reg_773));
  FDRE \xReadPos_reg_751_reg[3] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[3]),
        .Q(xReadPos_reg_751[3]),
        .R(ReadEn_reg_773));
  FDRE \xReadPos_reg_751_reg[4] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[4]),
        .Q(xReadPos_reg_751[4]),
        .R(ReadEn_reg_773));
  FDRE \xReadPos_reg_751_reg[5] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[5]),
        .Q(xReadPos_reg_751[5]),
        .R(ReadEn_reg_773));
  FDRE \xReadPos_reg_751_reg[6] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[6]),
        .Q(xReadPos_reg_751[6]),
        .R(ReadEn_reg_773));
  FDRE \xReadPos_reg_751_reg[7] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[7]),
        .Q(xReadPos_reg_751[7]),
        .R(ReadEn_reg_773));
  FDRE \xReadPos_reg_751_reg[8] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[8]),
        .Q(xReadPos_reg_751[8]),
        .R(ReadEn_reg_773));
  FDRE \xReadPos_reg_751_reg[9] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xReadPos_2_reg_838[9]),
        .Q(xReadPos_reg_751[9]),
        .R(ReadEn_reg_773));
  LUT3 #(
    .INIT(8'h08)) 
    \xWritePos_2_reg_822[15]_i_1 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter4),
        .I2(\icmp_ln636_reg_2741_pp1_iter3_reg_reg_n_4_[0] ),
        .O(\xWritePos_2_reg_822[15]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[15]_i_10 
       (.I0(xWritePos_reg_762[8]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[8]),
        .O(\xWritePos_2_reg_822[15]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[15]_i_3 
       (.I0(xWritePos_reg_762[15]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[15]),
        .O(\xWritePos_2_reg_822[15]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[15]_i_4 
       (.I0(xWritePos_reg_762[14]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[14]),
        .O(\xWritePos_2_reg_822[15]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[15]_i_5 
       (.I0(xWritePos_reg_762[13]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[13]),
        .O(\xWritePos_2_reg_822[15]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[15]_i_6 
       (.I0(xWritePos_reg_762[12]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[12]),
        .O(\xWritePos_2_reg_822[15]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[15]_i_7 
       (.I0(xWritePos_reg_762[11]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[11]),
        .O(\xWritePos_2_reg_822[15]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[15]_i_8 
       (.I0(xWritePos_reg_762[10]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[10]),
        .O(\xWritePos_2_reg_822[15]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[15]_i_9 
       (.I0(xWritePos_reg_762[9]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[9]),
        .O(\xWritePos_2_reg_822[15]_i_9_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[7]_i_10 
       (.I0(xWritePos_reg_762[0]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[0]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[7]_i_2 
       (.I0(xWritePos_reg_762[1]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[1]),
        .O(ap_phi_mux_xWritePos_phi_fu_766_p4[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[7]_i_3 
       (.I0(xWritePos_reg_762[7]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[7]),
        .O(\xWritePos_2_reg_822[7]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[7]_i_4 
       (.I0(xWritePos_reg_762[6]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[6]),
        .O(\xWritePos_2_reg_822[7]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[7]_i_5 
       (.I0(xWritePos_reg_762[5]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[5]),
        .O(\xWritePos_2_reg_822[7]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[7]_i_6 
       (.I0(xWritePos_reg_762[4]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[4]),
        .O(\xWritePos_2_reg_822[7]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[7]_i_7 
       (.I0(xWritePos_reg_762[3]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[3]),
        .O(\xWritePos_2_reg_822[7]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \xWritePos_2_reg_822[7]_i_8 
       (.I0(xWritePos_reg_762[2]),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(xWritePos_2_reg_822[2]),
        .O(\xWritePos_2_reg_822[7]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'h777F8880)) 
    \xWritePos_2_reg_822[7]_i_9 
       (.I0(ReadEn_1_reg_7941),
        .I1(icmp_ln794_1_fu_1315_p2),
        .I2(tmp_21_reg_2817[0]),
        .I3(tmp_21_reg_2817[1]),
        .I4(ap_phi_mux_xWritePos_phi_fu_766_p4[1]),
        .O(\xWritePos_2_reg_822[7]_i_9_n_4 ));
  FDRE \xWritePos_2_reg_822_reg[0] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[7]_i_1_n_19 ),
        .Q(xWritePos_2_reg_822[0]),
        .R(1'b0));
  FDRE \xWritePos_2_reg_822_reg[10] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[15]_i_2_n_17 ),
        .Q(xWritePos_2_reg_822[10]),
        .R(1'b0));
  FDRE \xWritePos_2_reg_822_reg[11] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[15]_i_2_n_16 ),
        .Q(xWritePos_2_reg_822[11]),
        .R(1'b0));
  FDRE \xWritePos_2_reg_822_reg[12] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[15]_i_2_n_15 ),
        .Q(xWritePos_2_reg_822[12]),
        .R(1'b0));
  FDRE \xWritePos_2_reg_822_reg[13] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[15]_i_2_n_14 ),
        .Q(xWritePos_2_reg_822[13]),
        .R(1'b0));
  FDRE \xWritePos_2_reg_822_reg[14] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[15]_i_2_n_13 ),
        .Q(xWritePos_2_reg_822[14]),
        .R(1'b0));
  FDRE \xWritePos_2_reg_822_reg[15] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[15]_i_2_n_12 ),
        .Q(xWritePos_2_reg_822[15]),
        .R(1'b0));
  CARRY8 \xWritePos_2_reg_822_reg[15]_i_2 
       (.CI(\xWritePos_2_reg_822_reg[7]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_xWritePos_2_reg_822_reg[15]_i_2_CO_UNCONNECTED [7],\xWritePos_2_reg_822_reg[15]_i_2_n_5 ,\xWritePos_2_reg_822_reg[15]_i_2_n_6 ,\xWritePos_2_reg_822_reg[15]_i_2_n_7 ,\xWritePos_2_reg_822_reg[15]_i_2_n_8 ,\xWritePos_2_reg_822_reg[15]_i_2_n_9 ,\xWritePos_2_reg_822_reg[15]_i_2_n_10 ,\xWritePos_2_reg_822_reg[15]_i_2_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\xWritePos_2_reg_822_reg[15]_i_2_n_12 ,\xWritePos_2_reg_822_reg[15]_i_2_n_13 ,\xWritePos_2_reg_822_reg[15]_i_2_n_14 ,\xWritePos_2_reg_822_reg[15]_i_2_n_15 ,\xWritePos_2_reg_822_reg[15]_i_2_n_16 ,\xWritePos_2_reg_822_reg[15]_i_2_n_17 ,\xWritePos_2_reg_822_reg[15]_i_2_n_18 ,\xWritePos_2_reg_822_reg[15]_i_2_n_19 }),
        .S({\xWritePos_2_reg_822[15]_i_3_n_4 ,\xWritePos_2_reg_822[15]_i_4_n_4 ,\xWritePos_2_reg_822[15]_i_5_n_4 ,\xWritePos_2_reg_822[15]_i_6_n_4 ,\xWritePos_2_reg_822[15]_i_7_n_4 ,\xWritePos_2_reg_822[15]_i_8_n_4 ,\xWritePos_2_reg_822[15]_i_9_n_4 ,\xWritePos_2_reg_822[15]_i_10_n_4 }));
  FDRE \xWritePos_2_reg_822_reg[1] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[7]_i_1_n_18 ),
        .Q(xWritePos_2_reg_822[1]),
        .R(1'b0));
  FDRE \xWritePos_2_reg_822_reg[2] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[7]_i_1_n_17 ),
        .Q(xWritePos_2_reg_822[2]),
        .R(1'b0));
  FDRE \xWritePos_2_reg_822_reg[3] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[7]_i_1_n_16 ),
        .Q(xWritePos_2_reg_822[3]),
        .R(1'b0));
  FDRE \xWritePos_2_reg_822_reg[4] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[7]_i_1_n_15 ),
        .Q(xWritePos_2_reg_822[4]),
        .R(1'b0));
  FDRE \xWritePos_2_reg_822_reg[5] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[7]_i_1_n_14 ),
        .Q(xWritePos_2_reg_822[5]),
        .R(1'b0));
  FDRE \xWritePos_2_reg_822_reg[6] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[7]_i_1_n_13 ),
        .Q(xWritePos_2_reg_822[6]),
        .R(1'b0));
  FDRE \xWritePos_2_reg_822_reg[7] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[7]_i_1_n_12 ),
        .Q(xWritePos_2_reg_822[7]),
        .R(1'b0));
  CARRY8 \xWritePos_2_reg_822_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\xWritePos_2_reg_822_reg[7]_i_1_n_4 ,\xWritePos_2_reg_822_reg[7]_i_1_n_5 ,\xWritePos_2_reg_822_reg[7]_i_1_n_6 ,\xWritePos_2_reg_822_reg[7]_i_1_n_7 ,\xWritePos_2_reg_822_reg[7]_i_1_n_8 ,\xWritePos_2_reg_822_reg[7]_i_1_n_9 ,\xWritePos_2_reg_822_reg[7]_i_1_n_10 ,\xWritePos_2_reg_822_reg[7]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_mux_xWritePos_phi_fu_766_p4[1],1'b0}),
        .O({\xWritePos_2_reg_822_reg[7]_i_1_n_12 ,\xWritePos_2_reg_822_reg[7]_i_1_n_13 ,\xWritePos_2_reg_822_reg[7]_i_1_n_14 ,\xWritePos_2_reg_822_reg[7]_i_1_n_15 ,\xWritePos_2_reg_822_reg[7]_i_1_n_16 ,\xWritePos_2_reg_822_reg[7]_i_1_n_17 ,\xWritePos_2_reg_822_reg[7]_i_1_n_18 ,\xWritePos_2_reg_822_reg[7]_i_1_n_19 }),
        .S({\xWritePos_2_reg_822[7]_i_3_n_4 ,\xWritePos_2_reg_822[7]_i_4_n_4 ,\xWritePos_2_reg_822[7]_i_5_n_4 ,\xWritePos_2_reg_822[7]_i_6_n_4 ,\xWritePos_2_reg_822[7]_i_7_n_4 ,\xWritePos_2_reg_822[7]_i_8_n_4 ,\xWritePos_2_reg_822[7]_i_9_n_4 ,ap_phi_mux_xWritePos_phi_fu_766_p4[0]}));
  FDRE \xWritePos_2_reg_822_reg[8] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[15]_i_2_n_19 ),
        .Q(xWritePos_2_reg_822[8]),
        .R(1'b0));
  FDRE \xWritePos_2_reg_822_reg[9] 
       (.C(ap_clk),
        .CE(\xWritePos_2_reg_822[15]_i_1_n_4 ),
        .D(\xWritePos_2_reg_822_reg[15]_i_2_n_18 ),
        .Q(xWritePos_2_reg_822[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \xWritePos_reg_762[15]_i_1 
       (.I0(p_1_in2_in),
        .I1(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .I2(ap_enable_reg_pp1_iter5),
        .I3(ap_block_pp1_stage0_subdone),
        .O(ReadEn_reg_773));
  LUT3 #(
    .INIT(8'h08)) 
    \xWritePos_reg_762[15]_i_2 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(ap_enable_reg_pp1_iter5),
        .I2(\icmp_ln636_reg_2741_pp1_iter4_reg_reg_n_4_[0] ),
        .O(ReadEn_reg_7730));
  FDRE \xWritePos_reg_762_reg[0] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[0]),
        .Q(xWritePos_reg_762[0]),
        .R(ReadEn_reg_773));
  FDRE \xWritePos_reg_762_reg[10] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[10]),
        .Q(xWritePos_reg_762[10]),
        .R(ReadEn_reg_773));
  FDRE \xWritePos_reg_762_reg[11] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[11]),
        .Q(xWritePos_reg_762[11]),
        .R(ReadEn_reg_773));
  FDRE \xWritePos_reg_762_reg[12] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[12]),
        .Q(xWritePos_reg_762[12]),
        .R(ReadEn_reg_773));
  FDRE \xWritePos_reg_762_reg[13] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[13]),
        .Q(xWritePos_reg_762[13]),
        .R(ReadEn_reg_773));
  FDRE \xWritePos_reg_762_reg[14] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[14]),
        .Q(xWritePos_reg_762[14]),
        .R(ReadEn_reg_773));
  FDRE \xWritePos_reg_762_reg[15] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[15]),
        .Q(xWritePos_reg_762[15]),
        .R(ReadEn_reg_773));
  FDRE \xWritePos_reg_762_reg[1] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[1]),
        .Q(xWritePos_reg_762[1]),
        .R(ReadEn_reg_773));
  FDRE \xWritePos_reg_762_reg[2] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[2]),
        .Q(xWritePos_reg_762[2]),
        .R(ReadEn_reg_773));
  FDRE \xWritePos_reg_762_reg[3] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[3]),
        .Q(xWritePos_reg_762[3]),
        .R(ReadEn_reg_773));
  FDRE \xWritePos_reg_762_reg[4] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[4]),
        .Q(xWritePos_reg_762[4]),
        .R(ReadEn_reg_773));
  FDRE \xWritePos_reg_762_reg[5] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[5]),
        .Q(xWritePos_reg_762[5]),
        .R(ReadEn_reg_773));
  FDRE \xWritePos_reg_762_reg[6] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[6]),
        .Q(xWritePos_reg_762[6]),
        .R(ReadEn_reg_773));
  FDRE \xWritePos_reg_762_reg[7] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[7]),
        .Q(xWritePos_reg_762[7]),
        .R(ReadEn_reg_773));
  FDRE \xWritePos_reg_762_reg[8] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[8]),
        .Q(xWritePos_reg_762[8]),
        .R(ReadEn_reg_773));
  FDRE \xWritePos_reg_762_reg[9] 
       (.C(ap_clk),
        .CE(ReadEn_reg_7730),
        .D(xWritePos_2_reg_822[9]),
        .Q(xWritePos_reg_762[9]),
        .R(ReadEn_reg_773));
  LUT3 #(
    .INIT(8'h20)) 
    \x_4_reg_2754[12]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(icmp_ln636_fu_1073_p2),
        .I2(icmp_ln636_reg_27410),
        .O(x_4_reg_27540));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_4_reg_2754[12]_i_3 
       (.I0(x_4_reg_2754_reg[12]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[12] ),
        .O(\x_4_reg_2754[12]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_4_reg_2754[12]_i_4 
       (.I0(x_4_reg_2754_reg[11]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[11] ),
        .O(\x_4_reg_2754[12]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_4_reg_2754[12]_i_5 
       (.I0(x_4_reg_2754_reg[10]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[10] ),
        .O(\x_4_reg_2754[12]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_4_reg_2754[12]_i_6 
       (.I0(x_4_reg_2754_reg[9]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[9] ),
        .O(\x_4_reg_2754[12]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_4_reg_2754[12]_i_7 
       (.I0(x_4_reg_2754_reg[8]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[8] ),
        .O(\x_4_reg_2754[12]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_4_reg_2754[7]_i_10 
       (.I0(x_4_reg_2754_reg[0]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[0] ),
        .O(ap_phi_mux_x_phi_fu_731_p4[0]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \x_4_reg_2754[7]_i_2 
       (.I0(\x_reg_727_reg_n_4_[1] ),
        .I1(icmp_ln636_reg_2741),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .I4(x_4_reg_2754_reg[1]),
        .O(ap_phi_mux_x_phi_fu_731_p4[1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_4_reg_2754[7]_i_3 
       (.I0(x_4_reg_2754_reg[7]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[7] ),
        .O(\x_4_reg_2754[7]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_4_reg_2754[7]_i_4 
       (.I0(x_4_reg_2754_reg[6]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[6] ),
        .O(\x_4_reg_2754[7]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_4_reg_2754[7]_i_5 
       (.I0(x_4_reg_2754_reg[5]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[5] ),
        .O(\x_4_reg_2754[7]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_4_reg_2754[7]_i_6 
       (.I0(x_4_reg_2754_reg[4]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[4] ),
        .O(\x_4_reg_2754[7]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_4_reg_2754[7]_i_7 
       (.I0(x_4_reg_2754_reg[3]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[3] ),
        .O(\x_4_reg_2754[7]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \x_4_reg_2754[7]_i_8 
       (.I0(x_4_reg_2754_reg[2]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[2] ),
        .O(\x_4_reg_2754[7]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'h0040FF7F)) 
    \x_4_reg_2754[7]_i_9 
       (.I0(x_4_reg_2754_reg[1]),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(\x_reg_727_reg_n_4_[1] ),
        .O(\x_4_reg_2754[7]_i_9_n_4 ));
  FDRE \x_4_reg_2754_reg[0] 
       (.C(ap_clk),
        .CE(x_4_reg_27540),
        .D(x_4_fu_1109_p2[0]),
        .Q(x_4_reg_2754_reg[0]),
        .R(1'b0));
  FDRE \x_4_reg_2754_reg[10] 
       (.C(ap_clk),
        .CE(x_4_reg_27540),
        .D(x_4_fu_1109_p2[10]),
        .Q(x_4_reg_2754_reg[10]),
        .R(1'b0));
  FDRE \x_4_reg_2754_reg[11] 
       (.C(ap_clk),
        .CE(x_4_reg_27540),
        .D(x_4_fu_1109_p2[11]),
        .Q(x_4_reg_2754_reg[11]),
        .R(1'b0));
  FDRE \x_4_reg_2754_reg[12] 
       (.C(ap_clk),
        .CE(x_4_reg_27540),
        .D(x_4_fu_1109_p2[12]),
        .Q(x_4_reg_2754_reg[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_4_reg_2754_reg[12]_i_2 
       (.CI(\x_4_reg_2754_reg[7]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_x_4_reg_2754_reg[12]_i_2_CO_UNCONNECTED [7:4],\x_4_reg_2754_reg[12]_i_2_n_8 ,\x_4_reg_2754_reg[12]_i_2_n_9 ,\x_4_reg_2754_reg[12]_i_2_n_10 ,\x_4_reg_2754_reg[12]_i_2_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_4_reg_2754_reg[12]_i_2_O_UNCONNECTED [7:5],x_4_fu_1109_p2[12:8]}),
        .S({1'b0,1'b0,1'b0,\x_4_reg_2754[12]_i_3_n_4 ,\x_4_reg_2754[12]_i_4_n_4 ,\x_4_reg_2754[12]_i_5_n_4 ,\x_4_reg_2754[12]_i_6_n_4 ,\x_4_reg_2754[12]_i_7_n_4 }));
  FDRE \x_4_reg_2754_reg[1] 
       (.C(ap_clk),
        .CE(x_4_reg_27540),
        .D(x_4_fu_1109_p2[1]),
        .Q(x_4_reg_2754_reg[1]),
        .R(1'b0));
  FDRE \x_4_reg_2754_reg[2] 
       (.C(ap_clk),
        .CE(x_4_reg_27540),
        .D(x_4_fu_1109_p2[2]),
        .Q(x_4_reg_2754_reg[2]),
        .R(1'b0));
  FDRE \x_4_reg_2754_reg[3] 
       (.C(ap_clk),
        .CE(x_4_reg_27540),
        .D(x_4_fu_1109_p2[3]),
        .Q(x_4_reg_2754_reg[3]),
        .R(1'b0));
  FDRE \x_4_reg_2754_reg[4] 
       (.C(ap_clk),
        .CE(x_4_reg_27540),
        .D(x_4_fu_1109_p2[4]),
        .Q(x_4_reg_2754_reg[4]),
        .R(1'b0));
  FDRE \x_4_reg_2754_reg[5] 
       (.C(ap_clk),
        .CE(x_4_reg_27540),
        .D(x_4_fu_1109_p2[5]),
        .Q(x_4_reg_2754_reg[5]),
        .R(1'b0));
  FDRE \x_4_reg_2754_reg[6] 
       (.C(ap_clk),
        .CE(x_4_reg_27540),
        .D(x_4_fu_1109_p2[6]),
        .Q(x_4_reg_2754_reg[6]),
        .R(1'b0));
  FDRE \x_4_reg_2754_reg[7] 
       (.C(ap_clk),
        .CE(x_4_reg_27540),
        .D(x_4_fu_1109_p2[7]),
        .Q(x_4_reg_2754_reg[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_4_reg_2754_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\x_4_reg_2754_reg[7]_i_1_n_4 ,\x_4_reg_2754_reg[7]_i_1_n_5 ,\x_4_reg_2754_reg[7]_i_1_n_6 ,\x_4_reg_2754_reg[7]_i_1_n_7 ,\x_4_reg_2754_reg[7]_i_1_n_8 ,\x_4_reg_2754_reg[7]_i_1_n_9 ,\x_4_reg_2754_reg[7]_i_1_n_10 ,\x_4_reg_2754_reg[7]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ap_phi_mux_x_phi_fu_731_p4[1],1'b0}),
        .O(x_4_fu_1109_p2[7:0]),
        .S({\x_4_reg_2754[7]_i_3_n_4 ,\x_4_reg_2754[7]_i_4_n_4 ,\x_4_reg_2754[7]_i_5_n_4 ,\x_4_reg_2754[7]_i_6_n_4 ,\x_4_reg_2754[7]_i_7_n_4 ,\x_4_reg_2754[7]_i_8_n_4 ,\x_4_reg_2754[7]_i_9_n_4 ,ap_phi_mux_x_phi_fu_731_p4[0]}));
  FDRE \x_4_reg_2754_reg[8] 
       (.C(ap_clk),
        .CE(x_4_reg_27540),
        .D(x_4_fu_1109_p2[8]),
        .Q(x_4_reg_2754_reg[8]),
        .R(1'b0));
  FDRE \x_4_reg_2754_reg[9] 
       (.C(ap_clk),
        .CE(x_4_reg_27540),
        .D(x_4_fu_1109_p2[9]),
        .Q(x_4_reg_2754_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAA2AAAAA)) 
    \x_reg_727[12]_i_1 
       (.I0(p_1_in2_in),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln636_reg_2741),
        .I4(ap_block_pp1_stage0_subdone),
        .O(x_reg_727));
  LUT4 #(
    .INIT(16'h2000)) 
    \x_reg_727[12]_i_2 
       (.I0(ap_block_pp1_stage0_subdone),
        .I1(icmp_ln636_reg_2741),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(ap_enable_reg_pp1_iter1),
        .O(x_reg_7270));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hFFFE0000)) 
    \x_reg_727[12]_i_3 
       (.I0(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg),
        .I1(ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0),
        .I2(\x_reg_727[12]_i_6_n_4 ),
        .I3(\x_reg_727[12]_i_7_n_4 ),
        .I4(ap_CS_fsm_state6),
        .O(p_1_in2_in));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \x_reg_727[12]_i_6 
       (.I0(\y_reg_716_reg_n_4_[2] ),
        .I1(\ap_CS_fsm[0]_i_2__1_0 [2]),
        .I2(\y_reg_716_reg_n_4_[1] ),
        .I3(\ap_CS_fsm[0]_i_2__1_0 [1]),
        .I4(\ap_CS_fsm[0]_i_2__1_0 [0]),
        .I5(\y_reg_716_reg_n_4_[0] ),
        .O(\x_reg_727[12]_i_6_n_4 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \x_reg_727[12]_i_7 
       (.I0(\y_reg_716_reg_n_4_[4] ),
        .I1(\ap_CS_fsm[0]_i_2__1_0 [4]),
        .I2(\y_reg_716_reg_n_4_[5] ),
        .I3(\ap_CS_fsm[0]_i_2__1_0 [5]),
        .I4(\ap_CS_fsm[0]_i_2__1_0 [3]),
        .I5(\y_reg_716_reg_n_4_[3] ),
        .O(\x_reg_727[12]_i_7_n_4 ));
  FDRE \x_reg_727_pp1_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\x_reg_727_reg_n_4_[10] ),
        .Q(x_reg_727_pp1_iter1_reg[10]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\x_reg_727_reg_n_4_[11] ),
        .Q(x_reg_727_pp1_iter1_reg[11]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\x_reg_727_reg_n_4_[12] ),
        .Q(x_reg_727_pp1_iter1_reg[12]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\x_reg_727_reg_n_4_[2] ),
        .Q(x_reg_727_pp1_iter1_reg[2]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\x_reg_727_reg_n_4_[3] ),
        .Q(x_reg_727_pp1_iter1_reg[3]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\x_reg_727_reg_n_4_[4] ),
        .Q(x_reg_727_pp1_iter1_reg[4]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\x_reg_727_reg_n_4_[5] ),
        .Q(x_reg_727_pp1_iter1_reg[5]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\x_reg_727_reg_n_4_[6] ),
        .Q(x_reg_727_pp1_iter1_reg[6]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\x_reg_727_reg_n_4_[7] ),
        .Q(x_reg_727_pp1_iter1_reg[7]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\x_reg_727_reg_n_4_[8] ),
        .Q(x_reg_727_pp1_iter1_reg[8]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\x_reg_727_reg_n_4_[9] ),
        .Q(x_reg_727_pp1_iter1_reg[9]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter2_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter1_reg[10]),
        .Q(x_reg_727_pp1_iter2_reg[10]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter2_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter1_reg[11]),
        .Q(x_reg_727_pp1_iter2_reg[11]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter2_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter1_reg[12]),
        .Q(x_reg_727_pp1_iter2_reg[12]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter1_reg[2]),
        .Q(x_reg_727_pp1_iter2_reg[2]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter1_reg[3]),
        .Q(x_reg_727_pp1_iter2_reg[3]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter1_reg[4]),
        .Q(x_reg_727_pp1_iter2_reg[4]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter1_reg[5]),
        .Q(x_reg_727_pp1_iter2_reg[5]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter2_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter1_reg[6]),
        .Q(x_reg_727_pp1_iter2_reg[6]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter2_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter1_reg[7]),
        .Q(x_reg_727_pp1_iter2_reg[7]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter2_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter1_reg[8]),
        .Q(x_reg_727_pp1_iter2_reg[8]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter2_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter1_reg[9]),
        .Q(x_reg_727_pp1_iter2_reg[9]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter3_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter2_reg[10]),
        .Q(sel0[8]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter3_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter2_reg[11]),
        .Q(sel0[9]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter3_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter2_reg[12]),
        .Q(sel0[10]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter2_reg[2]),
        .Q(sel0[0]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter2_reg[3]),
        .Q(sel0[1]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter2_reg[4]),
        .Q(sel0[2]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter2_reg[5]),
        .Q(sel0[3]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter2_reg[6]),
        .Q(sel0[4]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter2_reg[7]),
        .Q(sel0[5]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter3_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter2_reg[8]),
        .Q(sel0[6]),
        .R(1'b0));
  FDRE \x_reg_727_pp1_iter3_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp1_stage0_subdone),
        .D(x_reg_727_pp1_iter2_reg[9]),
        .Q(sel0[7]),
        .R(1'b0));
  FDRE \x_reg_727_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_7270),
        .D(x_4_reg_2754_reg[0]),
        .Q(\x_reg_727_reg_n_4_[0] ),
        .R(x_reg_727));
  FDRE \x_reg_727_reg[10] 
       (.C(ap_clk),
        .CE(x_reg_7270),
        .D(x_4_reg_2754_reg[10]),
        .Q(\x_reg_727_reg_n_4_[10] ),
        .R(x_reg_727));
  FDRE \x_reg_727_reg[11] 
       (.C(ap_clk),
        .CE(x_reg_7270),
        .D(x_4_reg_2754_reg[11]),
        .Q(\x_reg_727_reg_n_4_[11] ),
        .R(x_reg_727));
  FDRE \x_reg_727_reg[12] 
       (.C(ap_clk),
        .CE(x_reg_7270),
        .D(x_4_reg_2754_reg[12]),
        .Q(\x_reg_727_reg_n_4_[12] ),
        .R(x_reg_727));
  FDRE \x_reg_727_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_7270),
        .D(x_4_reg_2754_reg[1]),
        .Q(\x_reg_727_reg_n_4_[1] ),
        .R(x_reg_727));
  FDRE \x_reg_727_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_7270),
        .D(x_4_reg_2754_reg[2]),
        .Q(\x_reg_727_reg_n_4_[2] ),
        .R(x_reg_727));
  FDRE \x_reg_727_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_7270),
        .D(x_4_reg_2754_reg[3]),
        .Q(\x_reg_727_reg_n_4_[3] ),
        .R(x_reg_727));
  FDRE \x_reg_727_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_7270),
        .D(x_4_reg_2754_reg[4]),
        .Q(\x_reg_727_reg_n_4_[4] ),
        .R(x_reg_727));
  FDRE \x_reg_727_reg[5] 
       (.C(ap_clk),
        .CE(x_reg_7270),
        .D(x_4_reg_2754_reg[5]),
        .Q(\x_reg_727_reg_n_4_[5] ),
        .R(x_reg_727));
  FDRE \x_reg_727_reg[6] 
       (.C(ap_clk),
        .CE(x_reg_7270),
        .D(x_4_reg_2754_reg[6]),
        .Q(\x_reg_727_reg_n_4_[6] ),
        .R(x_reg_727));
  FDRE \x_reg_727_reg[7] 
       (.C(ap_clk),
        .CE(x_reg_7270),
        .D(x_4_reg_2754_reg[7]),
        .Q(\x_reg_727_reg_n_4_[7] ),
        .R(x_reg_727));
  FDRE \x_reg_727_reg[8] 
       (.C(ap_clk),
        .CE(x_reg_7270),
        .D(x_4_reg_2754_reg[8]),
        .Q(\x_reg_727_reg_n_4_[8] ),
        .R(x_reg_727));
  FDRE \x_reg_727_reg[9] 
       (.C(ap_clk),
        .CE(x_reg_7270),
        .D(x_4_reg_2754_reg[9]),
        .Q(\x_reg_727_reg_n_4_[9] ),
        .R(x_reg_727));
  LUT1 #(
    .INIT(2'h1)) 
    \y_4_reg_2732[0]_i_1 
       (.I0(\y_reg_716_reg_n_4_[0] ),
        .O(y_4_fu_1062_p2[0]));
  FDRE \y_4_reg_2732_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_fu_1062_p2[0]),
        .Q(y_4_reg_2732[0]),
        .R(1'b0));
  FDRE \y_4_reg_2732_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_fu_1062_p2[10]),
        .Q(y_4_reg_2732[10]),
        .R(1'b0));
  FDRE \y_4_reg_2732_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_fu_1062_p2[11]),
        .Q(y_4_reg_2732[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_4_reg_2732_reg[11]_i_1 
       (.CI(\y_4_reg_2732_reg[8]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_4_reg_2732_reg[11]_i_1_CO_UNCONNECTED [7:2],\y_4_reg_2732_reg[11]_i_1_n_10 ,\y_4_reg_2732_reg[11]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_4_reg_2732_reg[11]_i_1_O_UNCONNECTED [7:3],y_4_fu_1062_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,\y_reg_716_reg[11]_0 [5:3]}));
  FDRE \y_4_reg_2732_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_fu_1062_p2[1]),
        .Q(y_4_reg_2732[1]),
        .R(1'b0));
  FDRE \y_4_reg_2732_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_fu_1062_p2[2]),
        .Q(y_4_reg_2732[2]),
        .R(1'b0));
  FDRE \y_4_reg_2732_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_fu_1062_p2[3]),
        .Q(y_4_reg_2732[3]),
        .R(1'b0));
  FDRE \y_4_reg_2732_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_fu_1062_p2[4]),
        .Q(y_4_reg_2732[4]),
        .R(1'b0));
  FDRE \y_4_reg_2732_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_fu_1062_p2[5]),
        .Q(y_4_reg_2732[5]),
        .R(1'b0));
  FDRE \y_4_reg_2732_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_fu_1062_p2[6]),
        .Q(y_4_reg_2732[6]),
        .R(1'b0));
  FDRE \y_4_reg_2732_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_fu_1062_p2[7]),
        .Q(y_4_reg_2732[7]),
        .R(1'b0));
  FDRE \y_4_reg_2732_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_fu_1062_p2[8]),
        .Q(y_4_reg_2732[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_4_reg_2732_reg[8]_i_1 
       (.CI(\y_reg_716_reg_n_4_[0] ),
        .CI_TOP(1'b0),
        .CO({\y_4_reg_2732_reg[8]_i_1_n_4 ,\y_4_reg_2732_reg[8]_i_1_n_5 ,\y_4_reg_2732_reg[8]_i_1_n_6 ,\y_4_reg_2732_reg[8]_i_1_n_7 ,\y_4_reg_2732_reg[8]_i_1_n_8 ,\y_4_reg_2732_reg[8]_i_1_n_9 ,\y_4_reg_2732_reg[8]_i_1_n_10 ,\y_4_reg_2732_reg[8]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_4_fu_1062_p2[8:1]),
        .S({\y_reg_716_reg[11]_0 [2:0],\y_reg_716_reg_n_4_[5] ,\y_reg_716_reg_n_4_[4] ,\y_reg_716_reg_n_4_[3] ,\y_reg_716_reg_n_4_[2] ,\y_reg_716_reg_n_4_[1] }));
  FDRE \y_4_reg_2732_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(y_4_fu_1062_p2[9]),
        .Q(y_4_reg_2732[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \y_reg_716[11]_i_1 
       (.I0(ap_CS_fsm_state5),
        .I1(ap_CS_fsm_state24),
        .O(y_reg_716));
  FDRE \y_reg_716_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(y_4_reg_2732[0]),
        .Q(\y_reg_716_reg_n_4_[0] ),
        .R(y_reg_716));
  FDRE \y_reg_716_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(y_4_reg_2732[10]),
        .Q(\y_reg_716_reg[11]_0 [4]),
        .R(y_reg_716));
  FDRE \y_reg_716_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(y_4_reg_2732[11]),
        .Q(\y_reg_716_reg[11]_0 [5]),
        .R(y_reg_716));
  FDRE \y_reg_716_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(y_4_reg_2732[1]),
        .Q(\y_reg_716_reg_n_4_[1] ),
        .R(y_reg_716));
  FDRE \y_reg_716_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(y_4_reg_2732[2]),
        .Q(\y_reg_716_reg_n_4_[2] ),
        .R(y_reg_716));
  FDRE \y_reg_716_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(y_4_reg_2732[3]),
        .Q(\y_reg_716_reg_n_4_[3] ),
        .R(y_reg_716));
  FDRE \y_reg_716_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(y_4_reg_2732[4]),
        .Q(\y_reg_716_reg_n_4_[4] ),
        .R(y_reg_716));
  FDRE \y_reg_716_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(y_4_reg_2732[5]),
        .Q(\y_reg_716_reg_n_4_[5] ),
        .R(y_reg_716));
  FDRE \y_reg_716_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(y_4_reg_2732[6]),
        .Q(\y_reg_716_reg[11]_0 [0]),
        .R(y_reg_716));
  FDRE \y_reg_716_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(y_4_reg_2732[7]),
        .Q(\y_reg_716_reg[11]_0 [1]),
        .R(y_reg_716));
  FDRE \y_reg_716_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(y_4_reg_2732[8]),
        .Q(\y_reg_716_reg[11]_0 [2]),
        .R(y_reg_716));
  FDRE \y_reg_716_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state24),
        .D(y_4_reg_2732[9]),
        .Q(\y_reg_716_reg[11]_0 [3]),
        .R(y_reg_716));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_BitSetCnt
   (ap_block_pp1_stage0_subdone,
    D,
    Q,
    ap_enable_reg_pp1_iter2,
    stream_scaled_full_n,
    and_ln794_reg_2858_pp1_iter15_reg,
    icmp_ln636_reg_2741_pp1_iter15_reg,
    icmp_ln696_reg_2745_pp1_iter15_reg,
    \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0 ,
    \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_0 ,
    \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_1 ,
    \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_2 ,
    ap_enable_reg_pp1_iter5,
    stream_upsampled_empty_n,
    trunc_ln793_1_reg_2812,
    \tmp_21_reg_2817_reg[0] ,
    icmp_ln696_reg_2745_pp1_iter3_reg,
    ap_enable_reg_pp1_iter4,
    \tmp_21_reg_2817_reg[0]_0 ,
    \q0_reg[1] ,
    ap_clk);
  output ap_block_pp1_stage0_subdone;
  output [1:0]D;
  output [0:0]Q;
  input ap_enable_reg_pp1_iter2;
  input stream_scaled_full_n;
  input and_ln794_reg_2858_pp1_iter15_reg;
  input icmp_ln636_reg_2741_pp1_iter15_reg;
  input icmp_ln696_reg_2745_pp1_iter15_reg;
  input \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0 ;
  input \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_0 ;
  input \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_1 ;
  input \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_2 ;
  input ap_enable_reg_pp1_iter5;
  input stream_upsampled_empty_n;
  input trunc_ln793_1_reg_2812;
  input \tmp_21_reg_2817_reg[0] ;
  input icmp_ln696_reg_2745_pp1_iter3_reg;
  input ap_enable_reg_pp1_iter4;
  input \tmp_21_reg_2817_reg[0]_0 ;
  input [1:0]\q0_reg[1] ;
  input ap_clk;

  wire [1:0]D;
  wire \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0 ;
  wire \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_0 ;
  wire \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_1 ;
  wire \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_2 ;
  wire [0:0]Q;
  wire and_ln794_reg_2858_pp1_iter15_reg;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire icmp_ln636_reg_2741_pp1_iter15_reg;
  wire icmp_ln696_reg_2745_pp1_iter15_reg;
  wire icmp_ln696_reg_2745_pp1_iter3_reg;
  wire [1:0]\q0_reg[1] ;
  wire stream_scaled_full_n;
  wire stream_upsampled_empty_n;
  wire \tmp_21_reg_2817_reg[0] ;
  wire \tmp_21_reg_2817_reg[0]_0 ;
  wire trunc_ln793_1_reg_2812;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_BitSetCnt_rom bd_c2dc_hsc_0_hscale_core_polyphase_BitSetCnt_rom_U
       (.D(D),
        .\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0 (\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0 ),
        .\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_0 (\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_0 ),
        .\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_1 (\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_1 ),
        .\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_2 (\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_2 ),
        .Q(Q),
        .and_ln794_reg_2858_pp1_iter15_reg(and_ln794_reg_2858_pp1_iter15_reg),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter2(ap_enable_reg_pp1_iter2),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .ap_enable_reg_pp1_iter5(ap_enable_reg_pp1_iter5),
        .icmp_ln636_reg_2741_pp1_iter15_reg(icmp_ln636_reg_2741_pp1_iter15_reg),
        .icmp_ln696_reg_2745_pp1_iter15_reg(icmp_ln696_reg_2745_pp1_iter15_reg),
        .icmp_ln696_reg_2745_pp1_iter3_reg(icmp_ln696_reg_2745_pp1_iter3_reg),
        .\q0_reg[1]_0 (\q0_reg[1] ),
        .stream_scaled_full_n(stream_scaled_full_n),
        .stream_upsampled_empty_n(stream_upsampled_empty_n),
        .\tmp_21_reg_2817_reg[0] (\tmp_21_reg_2817_reg[0] ),
        .\tmp_21_reg_2817_reg[0]_0 (\tmp_21_reg_2817_reg[0]_0 ),
        .trunc_ln793_1_reg_2812(trunc_ln793_1_reg_2812));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_BitSetCnt_rom
   (ap_block_pp1_stage0_subdone,
    D,
    Q,
    ap_enable_reg_pp1_iter2,
    stream_scaled_full_n,
    and_ln794_reg_2858_pp1_iter15_reg,
    icmp_ln636_reg_2741_pp1_iter15_reg,
    icmp_ln696_reg_2745_pp1_iter15_reg,
    \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0 ,
    \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_0 ,
    \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_1 ,
    \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_2 ,
    ap_enable_reg_pp1_iter5,
    stream_upsampled_empty_n,
    trunc_ln793_1_reg_2812,
    \tmp_21_reg_2817_reg[0] ,
    icmp_ln696_reg_2745_pp1_iter3_reg,
    ap_enable_reg_pp1_iter4,
    \tmp_21_reg_2817_reg[0]_0 ,
    \q0_reg[1]_0 ,
    ap_clk);
  output ap_block_pp1_stage0_subdone;
  output [1:0]D;
  output [0:0]Q;
  input ap_enable_reg_pp1_iter2;
  input stream_scaled_full_n;
  input and_ln794_reg_2858_pp1_iter15_reg;
  input icmp_ln636_reg_2741_pp1_iter15_reg;
  input icmp_ln696_reg_2745_pp1_iter15_reg;
  input \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0 ;
  input \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_0 ;
  input \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_1 ;
  input \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_2 ;
  input ap_enable_reg_pp1_iter5;
  input stream_upsampled_empty_n;
  input trunc_ln793_1_reg_2812;
  input \tmp_21_reg_2817_reg[0] ;
  input icmp_ln696_reg_2745_pp1_iter3_reg;
  input ap_enable_reg_pp1_iter4;
  input \tmp_21_reg_2817_reg[0]_0 ;
  input [1:0]\q0_reg[1]_0 ;
  input ap_clk;

  wire BitSetCnt_ce0;
  wire [1:0]D;
  wire \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0 ;
  wire \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_0 ;
  wire \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_1 ;
  wire \PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_2 ;
  wire [0:0]Q;
  wire and_ln794_reg_2858_pp1_iter15_reg;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter1_i_2_n_4;
  wire ap_enable_reg_pp1_iter2;
  wire ap_enable_reg_pp1_iter4;
  wire ap_enable_reg_pp1_iter5;
  wire icmp_ln636_reg_2741_pp1_iter15_reg;
  wire icmp_ln696_reg_2745_pp1_iter15_reg;
  wire icmp_ln696_reg_2745_pp1_iter3_reg;
  wire [1:0]\q0_reg[1]_0 ;
  wire \q0_reg_n_4_[1] ;
  wire stream_scaled_full_n;
  wire stream_upsampled_empty_n;
  wire \tmp_21_reg_2817[1]_i_2_n_4 ;
  wire \tmp_21_reg_2817_reg[0] ;
  wire \tmp_21_reg_2817_reg[0]_0 ;
  wire trunc_ln793_1_reg_2812;

  LUT6 #(
    .INIT(64'h00000000FBFFFFFF)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(stream_scaled_full_n),
        .I1(and_ln794_reg_2858_pp1_iter15_reg),
        .I2(icmp_ln636_reg_2741_pp1_iter15_reg),
        .I3(icmp_ln696_reg_2745_pp1_iter15_reg),
        .I4(\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0 ),
        .I5(ap_enable_reg_pp1_iter1_i_2_n_4),
        .O(ap_block_pp1_stage0_subdone));
  LUT5 #(
    .INIT(32'h00001000)) 
    ap_enable_reg_pp1_iter1_i_2
       (.I0(\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_0 ),
        .I1(\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_1 ),
        .I2(\PhaseH_1_reg_2778_pp1_iter5_reg_reg[0]__0_2 ),
        .I3(ap_enable_reg_pp1_iter5),
        .I4(stream_upsampled_empty_n),
        .O(ap_enable_reg_pp1_iter1_i_2_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    \q0[1]_i_1 
       (.I0(ap_enable_reg_pp1_iter2),
        .I1(ap_block_pp1_stage0_subdone),
        .O(BitSetCnt_ce0));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(BitSetCnt_ce0),
        .D(\q0_reg[1]_0 [0]),
        .Q(Q),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(BitSetCnt_ce0),
        .D(\q0_reg[1]_0 [1]),
        .Q(\q0_reg_n_4_[1] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_21_reg_2817[0]_i_1 
       (.I0(\tmp_21_reg_2817[1]_i_2_n_4 ),
        .I1(\q0_reg_n_4_[1] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_21_reg_2817[1]_i_1 
       (.I0(\tmp_21_reg_2817[1]_i_2_n_4 ),
        .I1(\q0_reg_n_4_[1] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hA0A0A0A028A0A0A0)) 
    \tmp_21_reg_2817[1]_i_2 
       (.I0(Q),
        .I1(trunc_ln793_1_reg_2812),
        .I2(\tmp_21_reg_2817_reg[0] ),
        .I3(icmp_ln696_reg_2745_pp1_iter3_reg),
        .I4(ap_enable_reg_pp1_iter4),
        .I5(\tmp_21_reg_2817_reg[0]_0 ),
        .O(\tmp_21_reg_2817[1]_i_2_n_4 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0
   (q00,
    Q,
    ap_enable_reg_pp0_iter2,
    D,
    ap_clk,
    hfltCoeff_q0,
    p_0_in);
  output [15:0]q00;
  input [5:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]D;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input p_0_in;

  wire [5:0]D;
  wire [5:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_109 bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(p_0_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_28
   (p_0_in,
    q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ram_reg_0_63_15_15,
    D,
    ap_clk,
    hfltCoeff_q0);
  output p_0_in;
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]ram_reg_0_63_15_15;
  input [5:0]D;
  input ap_clk;
  input [15:0]hfltCoeff_q0;

  wire [5:0]D;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;
  wire [5:0]ram_reg_0_63_15_15;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_108 bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(p_0_in),
        .q00(q00),
        .ram_reg_0_63_15_15_0(ram_reg_0_63_15_15));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_29
   (q00,
    ap_clk,
    hfltCoeff_q0,
    p_0_in,
    FiltCoeff_1_0_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input p_0_in;
  input [5:0]FiltCoeff_1_0_address0;

  wire [5:0]FiltCoeff_1_0_address0;
  wire ap_clk;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_107 bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.FiltCoeff_1_0_address0(FiltCoeff_1_0_address0),
        .ap_clk(ap_clk),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(p_0_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_30
   (p_0_in,
    q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_1_1_address0);
  output p_0_in;
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_1_1_address0;

  wire [5:0]FiltCoeff_1_1_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_106 bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.FiltCoeff_1_1_address0(FiltCoeff_1_1_address0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(p_0_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_31
   (q00,
    ap_clk,
    hfltCoeff_q0,
    p_0_in,
    FiltCoeff_2_0_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input p_0_in;
  input [5:0]FiltCoeff_2_0_address0;

  wire [5:0]FiltCoeff_2_0_address0;
  wire ap_clk;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_105 bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.FiltCoeff_2_0_address0(FiltCoeff_2_0_address0),
        .ap_clk(ap_clk),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(p_0_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_32
   (p_0_in,
    q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_2_1_address0);
  output p_0_in;
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_2_1_address0;

  wire [5:0]FiltCoeff_2_1_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_104 bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.FiltCoeff_2_1_address0(FiltCoeff_2_1_address0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(p_0_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_33
   (q00,
    ap_clk,
    hfltCoeff_q0,
    p_0_in,
    FiltCoeff_3_0_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input p_0_in;
  input [5:0]FiltCoeff_3_0_address0;

  wire [5:0]FiltCoeff_3_0_address0;
  wire ap_clk;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_103 bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.FiltCoeff_3_0_address0(FiltCoeff_3_0_address0),
        .ap_clk(ap_clk),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(p_0_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_34
   (p_0_in,
    q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_3_1_address0);
  output p_0_in;
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_3_1_address0;

  wire [5:0]FiltCoeff_3_1_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_102 bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.FiltCoeff_3_1_address0(FiltCoeff_3_1_address0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(p_0_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_35
   (q00,
    ap_clk,
    hfltCoeff_q0,
    p_0_in,
    FiltCoeff_4_0_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input p_0_in;
  input [5:0]FiltCoeff_4_0_address0;

  wire [5:0]FiltCoeff_4_0_address0;
  wire ap_clk;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_101 bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.FiltCoeff_4_0_address0(FiltCoeff_4_0_address0),
        .ap_clk(ap_clk),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(p_0_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_36
   (p_0_in,
    q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_4_1_address0);
  output p_0_in;
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_4_1_address0;

  wire [5:0]FiltCoeff_4_1_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_100 bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.FiltCoeff_4_1_address0(FiltCoeff_4_1_address0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(p_0_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_37
   (q00,
    ap_clk,
    hfltCoeff_q0,
    p_0_in,
    FiltCoeff_5_0_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input p_0_in;
  input [5:0]FiltCoeff_5_0_address0;

  wire [5:0]FiltCoeff_5_0_address0;
  wire ap_clk;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_99 bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.FiltCoeff_5_0_address0(FiltCoeff_5_0_address0),
        .ap_clk(ap_clk),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(p_0_in),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_38
   (p_0_in,
    q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_5_1_address0);
  output p_0_in;
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_5_1_address0;

  wire [5:0]FiltCoeff_5_1_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U
       (.FiltCoeff_5_1_address0(FiltCoeff_5_1_address0),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .hfltCoeff_q0(hfltCoeff_q0),
        .p_0_in(p_0_in),
        .q00(q00));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram
   (p_0_in,
    q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_5_1_address0);
  output p_0_in;
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_5_1_address0;

  wire [5:0]FiltCoeff_5_1_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'hE000)) 
    ram_reg_0_63_0_0_i_1__2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_5_1_address0[0]),
        .A1(FiltCoeff_5_1_address0[1]),
        .A2(FiltCoeff_5_1_address0[2]),
        .A3(FiltCoeff_5_1_address0[3]),
        .A4(FiltCoeff_5_1_address0[4]),
        .A5(FiltCoeff_5_1_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_100
   (p_0_in,
    q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_4_1_address0);
  output p_0_in;
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_4_1_address0;

  wire [5:0]FiltCoeff_4_1_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'h1000)) 
    ram_reg_0_63_0_0_i_1__3
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_4_1_address0[0]),
        .A1(FiltCoeff_4_1_address0[1]),
        .A2(FiltCoeff_4_1_address0[2]),
        .A3(FiltCoeff_4_1_address0[3]),
        .A4(FiltCoeff_4_1_address0[4]),
        .A5(FiltCoeff_4_1_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_101
   (q00,
    ap_clk,
    hfltCoeff_q0,
    p_0_in,
    FiltCoeff_4_0_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input p_0_in;
  input [5:0]FiltCoeff_4_0_address0;

  wire [5:0]FiltCoeff_4_0_address0;
  wire ap_clk;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_4_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_4_0_address0[0]),
        .A1(FiltCoeff_4_0_address0[1]),
        .A2(FiltCoeff_4_0_address0[2]),
        .A3(FiltCoeff_4_0_address0[3]),
        .A4(FiltCoeff_4_0_address0[4]),
        .A5(FiltCoeff_4_0_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_102
   (p_0_in,
    q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_3_1_address0);
  output p_0_in;
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_3_1_address0;

  wire [5:0]FiltCoeff_3_1_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_0_63_0_0_i_1
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_3_1_address0[0]),
        .A1(FiltCoeff_3_1_address0[1]),
        .A2(FiltCoeff_3_1_address0[2]),
        .A3(FiltCoeff_3_1_address0[3]),
        .A4(FiltCoeff_3_1_address0[4]),
        .A5(FiltCoeff_3_1_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_103
   (q00,
    ap_clk,
    hfltCoeff_q0,
    p_0_in,
    FiltCoeff_3_0_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input p_0_in;
  input [5:0]FiltCoeff_3_0_address0;

  wire [5:0]FiltCoeff_3_0_address0;
  wire ap_clk;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_3_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_3_0_address0[0]),
        .A1(FiltCoeff_3_0_address0[1]),
        .A2(FiltCoeff_3_0_address0[2]),
        .A3(FiltCoeff_3_0_address0[3]),
        .A4(FiltCoeff_3_0_address0[4]),
        .A5(FiltCoeff_3_0_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_104
   (p_0_in,
    q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_2_1_address0);
  output p_0_in;
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_2_1_address0;

  wire [5:0]FiltCoeff_2_1_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'h0400)) 
    ram_reg_0_63_0_0_i_1__0
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[2]),
        .I3(Q[1]),
        .O(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_2_1_address0[0]),
        .A1(FiltCoeff_2_1_address0[1]),
        .A2(FiltCoeff_2_1_address0[2]),
        .A3(FiltCoeff_2_1_address0[3]),
        .A4(FiltCoeff_2_1_address0[4]),
        .A5(FiltCoeff_2_1_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_105
   (q00,
    ap_clk,
    hfltCoeff_q0,
    p_0_in,
    FiltCoeff_2_0_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input p_0_in;
  input [5:0]FiltCoeff_2_0_address0;

  wire [5:0]FiltCoeff_2_0_address0;
  wire ap_clk;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_2_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_2_0_address0[0]),
        .A1(FiltCoeff_2_0_address0[1]),
        .A2(FiltCoeff_2_0_address0[2]),
        .A3(FiltCoeff_2_0_address0[3]),
        .A4(FiltCoeff_2_0_address0[4]),
        .A5(FiltCoeff_2_0_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_106
   (p_0_in,
    q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ap_clk,
    hfltCoeff_q0,
    FiltCoeff_1_1_address0);
  output p_0_in;
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input [5:0]FiltCoeff_1_1_address0;

  wire [5:0]FiltCoeff_1_1_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT4 #(
    .INIT(16'h0040)) 
    ram_reg_0_63_0_0_i_1__1
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_1_1_address0[0]),
        .A1(FiltCoeff_1_1_address0[1]),
        .A2(FiltCoeff_1_1_address0[2]),
        .A3(FiltCoeff_1_1_address0[3]),
        .A4(FiltCoeff_1_1_address0[4]),
        .A5(FiltCoeff_1_1_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_107
   (q00,
    ap_clk,
    hfltCoeff_q0,
    p_0_in,
    FiltCoeff_1_0_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input p_0_in;
  input [5:0]FiltCoeff_1_0_address0;

  wire [5:0]FiltCoeff_1_0_address0;
  wire ap_clk;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_1_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_1_0_address0[0]),
        .A1(FiltCoeff_1_0_address0[1]),
        .A2(FiltCoeff_1_0_address0[2]),
        .A3(FiltCoeff_1_0_address0[3]),
        .A4(FiltCoeff_1_0_address0[4]),
        .A5(FiltCoeff_1_0_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_108
   (p_0_in,
    q00,
    Q,
    ap_enable_reg_pp0_iter2,
    ram_reg_0_63_15_15_0,
    D,
    ap_clk,
    hfltCoeff_q0);
  output p_0_in;
  output [15:0]q00;
  input [2:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]ram_reg_0_63_15_15_0;
  input [5:0]D;
  input ap_clk;
  input [15:0]hfltCoeff_q0;

  wire [5:0]D;
  wire [5:0]FiltCoeff_0_1_address0;
  wire [2:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;
  wire [5:0]ram_reg_0_63_15_15_0;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_1__4
       (.I0(ram_reg_0_63_15_15_0[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(D[0]),
        .O(FiltCoeff_0_1_address0[0]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_0_63_0_0_i_2
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(ap_enable_reg_pp0_iter2),
        .O(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__0
       (.I0(ram_reg_0_63_15_15_0[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(D[1]),
        .O(FiltCoeff_0_1_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__0
       (.I0(ram_reg_0_63_15_15_0[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(D[2]),
        .O(FiltCoeff_0_1_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__0
       (.I0(ram_reg_0_63_15_15_0[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(D[3]),
        .O(FiltCoeff_0_1_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__0
       (.I0(ram_reg_0_63_15_15_0[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(D[4]),
        .O(FiltCoeff_0_1_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__0
       (.I0(ram_reg_0_63_15_15_0[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(D[5]),
        .O(FiltCoeff_0_1_address0[5]));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_1_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_0_1_address0[0]),
        .A1(FiltCoeff_0_1_address0[1]),
        .A2(FiltCoeff_0_1_address0[2]),
        .A3(FiltCoeff_0_1_address0[3]),
        .A4(FiltCoeff_0_1_address0[4]),
        .A5(FiltCoeff_0_1_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_109
   (q00,
    Q,
    ap_enable_reg_pp0_iter2,
    D,
    ap_clk,
    hfltCoeff_q0,
    p_0_in);
  output [15:0]q00;
  input [5:0]Q;
  input ap_enable_reg_pp0_iter2;
  input [5:0]D;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input p_0_in;

  wire [5:0]D;
  wire [5:0]FiltCoeff_0_0_address0;
  wire [5:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3
       (.I0(Q[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(D[0]),
        .O(FiltCoeff_0_0_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(D[1]),
        .O(FiltCoeff_0_0_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5
       (.I0(Q[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(D[2]),
        .O(FiltCoeff_0_0_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6
       (.I0(Q[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(D[3]),
        .O(FiltCoeff_0_0_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7
       (.I0(Q[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(D[4]),
        .O(FiltCoeff_0_0_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_8
       (.I0(Q[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(D[5]),
        .O(FiltCoeff_0_0_address0[5]));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_0_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_0_0_address0[0]),
        .A1(FiltCoeff_0_0_address0[1]),
        .A2(FiltCoeff_0_0_address0[2]),
        .A3(FiltCoeff_0_0_address0[3]),
        .A4(FiltCoeff_0_0_address0[4]),
        .A5(FiltCoeff_0_0_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_99
   (q00,
    ap_clk,
    hfltCoeff_q0,
    p_0_in,
    FiltCoeff_5_0_address0);
  output [15:0]q00;
  input ap_clk;
  input [15:0]hfltCoeff_q0;
  input p_0_in;
  input [5:0]FiltCoeff_5_0_address0;

  wire [5:0]FiltCoeff_5_0_address0;
  wire ap_clk;
  wire [15:0]hfltCoeff_q0;
  wire p_0_in;
  wire [15:0]q00;

  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM64X1S ram_reg_0_63_0_0
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[0]),
        .O(q00[0]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "10" *) 
  (* ram_slice_end = "10" *) 
  RAM64X1S ram_reg_0_63_10_10
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[10]),
        .O(q00[10]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "11" *) 
  (* ram_slice_end = "11" *) 
  RAM64X1S ram_reg_0_63_11_11
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[11]),
        .O(q00[11]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "12" *) 
  RAM64X1S ram_reg_0_63_12_12
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[12]),
        .O(q00[12]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "13" *) 
  (* ram_slice_end = "13" *) 
  RAM64X1S ram_reg_0_63_13_13
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[13]),
        .O(q00[13]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "14" *) 
  (* ram_slice_end = "14" *) 
  RAM64X1S ram_reg_0_63_14_14
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[14]),
        .O(q00[14]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "15" *) 
  (* ram_slice_end = "15" *) 
  RAM64X1S ram_reg_0_63_15_15
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[15]),
        .O(q00[15]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM64X1S ram_reg_0_63_1_1
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[1]),
        .O(q00[1]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM64X1S ram_reg_0_63_2_2
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[2]),
        .O(q00[2]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM64X1S ram_reg_0_63_3_3
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[3]),
        .O(q00[3]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM64X1S ram_reg_0_63_4_4
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[4]),
        .O(q00[4]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM64X1S ram_reg_0_63_5_5
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[5]),
        .O(q00[5]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM64X1S ram_reg_0_63_6_6
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[6]),
        .O(q00[6]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM64X1S ram_reg_0_63_7_7
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[7]),
        .O(q00[7]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "8" *) 
  (* ram_slice_end = "8" *) 
  RAM64X1S ram_reg_0_63_8_8
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[8]),
        .O(q00[8]),
        .WCLK(ap_clk),
        .WE(p_0_in));
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "FiltCoeff_5_0_U/bd_c2dc_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "63" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "9" *) 
  RAM64X1S ram_reg_0_63_9_9
       (.A0(FiltCoeff_5_0_address0[0]),
        .A1(FiltCoeff_5_0_address0[1]),
        .A2(FiltCoeff_5_0_address0[2]),
        .A3(FiltCoeff_5_0_address0[3]),
        .A4(FiltCoeff_5_0_address0[4]),
        .A5(FiltCoeff_5_0_address0[5]),
        .D(hfltCoeff_q0[9]),
        .O(q00[9]),
        .WCLK(ap_clk),
        .WE(p_0_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_OneBitIdx
   (icmp_ln800_fu_1919_p2,
    icmp_ln800_1_fu_1941_p2,
    icmp_ln815_fu_1979_p2,
    ap_clk,
    p_Result_7_reg_2769_pp1_iter3_reg,
    p_Result_7_1_reg_2788_pp1_iter3_reg,
    \q1_reg[0]_inv ,
    ap_enable_reg_pp1_iter4,
    ap_block_pp1_stage0_subdone);
  output icmp_ln800_fu_1919_p2;
  output icmp_ln800_1_fu_1941_p2;
  output icmp_ln815_fu_1979_p2;
  input ap_clk;
  input p_Result_7_reg_2769_pp1_iter3_reg;
  input p_Result_7_1_reg_2788_pp1_iter3_reg;
  input \q1_reg[0]_inv ;
  input ap_enable_reg_pp1_iter4;
  input ap_block_pp1_stage0_subdone;

  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter4;
  wire icmp_ln800_1_fu_1941_p2;
  wire icmp_ln800_fu_1919_p2;
  wire icmp_ln815_fu_1979_p2;
  wire p_Result_7_1_reg_2788_pp1_iter3_reg;
  wire p_Result_7_reg_2769_pp1_iter3_reg;
  wire \q1_reg[0]_inv ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_OneBitIdx_rom bd_c2dc_hsc_0_hscale_core_polyphase_OneBitIdx_rom_U
       (.ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter4(ap_enable_reg_pp1_iter4),
        .icmp_ln800_1_fu_1941_p2(icmp_ln800_1_fu_1941_p2),
        .icmp_ln800_fu_1919_p2(icmp_ln800_fu_1919_p2),
        .icmp_ln815_fu_1979_p2(icmp_ln815_fu_1979_p2),
        .p_Result_7_1_reg_2788_pp1_iter3_reg(p_Result_7_1_reg_2788_pp1_iter3_reg),
        .p_Result_7_reg_2769_pp1_iter3_reg(p_Result_7_reg_2769_pp1_iter3_reg),
        .\q1_reg[0]_inv_0 (\q1_reg[0]_inv ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase_OneBitIdx_rom
   (icmp_ln800_fu_1919_p2,
    icmp_ln800_1_fu_1941_p2,
    icmp_ln815_fu_1979_p2,
    ap_clk,
    p_Result_7_reg_2769_pp1_iter3_reg,
    p_Result_7_1_reg_2788_pp1_iter3_reg,
    \q1_reg[0]_inv_0 ,
    ap_enable_reg_pp1_iter4,
    ap_block_pp1_stage0_subdone);
  output icmp_ln800_fu_1919_p2;
  output icmp_ln800_1_fu_1941_p2;
  output icmp_ln815_fu_1979_p2;
  input ap_clk;
  input p_Result_7_reg_2769_pp1_iter3_reg;
  input p_Result_7_1_reg_2788_pp1_iter3_reg;
  input \q1_reg[0]_inv_0 ;
  input ap_enable_reg_pp1_iter4;
  input ap_block_pp1_stage0_subdone;

  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter4;
  wire g0_b0__1_n_4;
  wire g0_b0_n_4;
  wire icmp_ln800_1_fu_1941_p2;
  wire icmp_ln800_fu_1919_p2;
  wire icmp_ln815_fu_1979_p2;
  wire [0:0]p_0_out;
  wire p_18_in;
  wire p_Result_7_1_reg_2788_pp1_iter3_reg;
  wire p_Result_7_reg_2769_pp1_iter3_reg;
  wire \q1_reg[0]_inv_0 ;

  LUT4 #(
    .INIT(16'hFF7B)) 
    g0_b0
       (.I0(p_Result_7_reg_2769_pp1_iter3_reg),
        .I1(p_Result_7_1_reg_2788_pp1_iter3_reg),
        .I2(\q1_reg[0]_inv_0 ),
        .I3(\q1_reg[0]_inv_0 ),
        .O(g0_b0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h9F)) 
    g0_b0__0
       (.I0(\q1_reg[0]_inv_0 ),
        .I1(p_Result_7_reg_2769_pp1_iter3_reg),
        .I2(p_Result_7_1_reg_2788_pp1_iter3_reg),
        .O(p_0_out));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    g0_b0__1
       (.I0(\q1_reg[0]_inv_0 ),
        .I1(p_Result_7_reg_2769_pp1_iter3_reg),
        .I2(p_Result_7_1_reg_2788_pp1_iter3_reg),
        .O(g0_b0__1_n_4));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \q0_reg[0]_inv 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(p_0_out),
        .Q(icmp_ln800_1_fu_1941_p2),
        .R(1'b0));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \q1_reg[0]_inv 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(g0_b0__1_n_4),
        .Q(icmp_ln815_fu_1979_p2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \q2[0]_inv_i_1 
       (.I0(ap_enable_reg_pp1_iter4),
        .I1(ap_block_pp1_stage0_subdone),
        .O(p_18_in));
  (* inverted = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \q2_reg[0]_inv 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(g0_b0_n_4),
        .Q(icmp_ln800_fu_1919_p2),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_polyphase
   (icmp_ln636_reg_27410,
    FiltCoeff_1_0_address0,
    FiltCoeff_1_1_address0,
    FiltCoeff_2_0_address0,
    FiltCoeff_2_1_address0,
    FiltCoeff_3_0_address0,
    FiltCoeff_3_1_address0,
    FiltCoeff_4_0_address0,
    FiltCoeff_4_1_address0,
    FiltCoeff_5_0_address0,
    FiltCoeff_5_1_address0,
    D,
    ap_clk_0,
    ap_clk_1,
    ap_clk_2,
    ap_clk_3,
    ap_clk_4,
    ap_clk,
    q00,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    DSP_ALU_INST_1,
    DSP_ALU_INST_2,
    DSP_ALU_INST_3,
    DSP_ALU_INST_4,
    DSP_ALU_INST_5,
    DSP_ALU_INST_6,
    DSP_ALU_INST_7,
    DSP_ALU_INST_8,
    DSP_ALU_INST_9,
    SS,
    grp_hscale_polyphase_fu_852_ap_start_reg,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp1_iter7,
    icmp_ln696_reg_2745_pp1_iter6_reg,
    icmp_ln636_reg_2741_pp1_iter6_reg,
    ap_enable_reg_pp1_iter8,
    icmp_ln696_reg_2745_pp1_iter7_reg,
    icmp_ln636_reg_2741_pp1_iter7_reg,
    icmp_ln636_reg_2741_pp1_iter5_reg,
    ap_enable_reg_pp1_iter6,
    icmp_ln696_reg_2745_pp1_iter5_reg,
    Q,
    ap_block_pp1_stage0_subdone,
    icmp_ln636_reg_2741_pp1_iter8_reg,
    icmp_ln696_reg_2745_pp1_iter8_reg,
    ap_enable_reg_pp1_iter9,
    ap_enable_reg_pp1_iter10,
    icmp_ln696_reg_2745_pp1_iter9_reg,
    icmp_ln636_reg_2741_pp1_iter9_reg,
    ap_enable_reg_pp1_iter11,
    icmp_ln696_reg_2745_pp1_iter10_reg,
    icmp_ln636_reg_2741_pp1_iter10_reg,
    icmp_ln636_reg_2741_pp1_iter11_reg,
    icmp_ln696_reg_2745_pp1_iter11_reg,
    ap_enable_reg_pp1_iter12,
    ram_reg_0_63_15_15,
    \p_read_3_reg_2365_reg[1]_0 ,
    \p_read_2_reg_2356_reg[1]_0 ,
    \p_read_6_reg_2406_reg[7]_0 ,
    \p_read_9_reg_2438_reg[7]_0 ,
    \p_read_12_reg_2466_reg[7]_0 ,
    \p_read_15_reg_2500_reg[7]_0 ,
    \p_read_18_reg_2540_reg[7]_0 ,
    \p_read_21_reg_2582_reg[7]_0 ,
    \p_read_24_reg_2620_reg[7]_0 ,
    \p_read_27_reg_2652_reg[7]_0 ,
    \p_read_30_reg_2678_reg[7]_0 ,
    \p_read93_reg_2698_reg[7]_0 ,
    \p_read_5_reg_2390_reg[7]_0 ,
    \p_read_8_reg_2430_reg[7]_0 ,
    \p_read_11_reg_2456_reg[7]_0 ,
    \p_read_14_reg_2488_reg[7]_0 ,
    \p_read_17_reg_2526_reg[7]_0 ,
    \p_read_20_reg_2568_reg[7]_0 ,
    \p_read_23_reg_2608_reg[7]_0 ,
    \p_read_26_reg_2642_reg[7]_0 ,
    \p_read_29_reg_2670_reg[7]_0 ,
    \p_read_32_reg_2692_reg[7]_0 ,
    \p_read_4_reg_2374_reg[7]_0 ,
    \p_read_7_reg_2422_reg[7]_0 ,
    \p_read_10_reg_2446_reg[7]_0 ,
    \p_read_13_reg_2476_reg[7]_0 ,
    \p_read_16_reg_2512_reg[7]_0 ,
    \p_read_19_reg_2554_reg[7]_0 ,
    \p_read_22_reg_2596_reg[7]_0 ,
    \p_read_25_reg_2632_reg[7]_0 ,
    \p_read_28_reg_2662_reg[7]_0 ,
    \p_read_31_reg_2686_reg[7]_0 ,
    \idxprom5_0_reg_2704_reg[5]_0 ,
    \idxprom5_1_reg_2718_reg[5]_0 );
  output icmp_ln636_reg_27410;
  output [5:0]FiltCoeff_1_0_address0;
  output [5:0]FiltCoeff_1_1_address0;
  output [5:0]FiltCoeff_2_0_address0;
  output [5:0]FiltCoeff_2_1_address0;
  output [5:0]FiltCoeff_3_0_address0;
  output [5:0]FiltCoeff_3_1_address0;
  output [5:0]FiltCoeff_4_0_address0;
  output [5:0]FiltCoeff_4_1_address0;
  output [5:0]FiltCoeff_5_0_address0;
  output [5:0]FiltCoeff_5_1_address0;
  output [7:0]D;
  output [7:0]ap_clk_0;
  output [7:0]ap_clk_1;
  output [7:0]ap_clk_2;
  output [7:0]ap_clk_3;
  output [7:0]ap_clk_4;
  input ap_clk;
  input [15:0]q00;
  input [15:0]DSP_ALU_INST;
  input [15:0]DSP_ALU_INST_0;
  input [15:0]DSP_ALU_INST_1;
  input [15:0]DSP_ALU_INST_2;
  input [15:0]DSP_ALU_INST_3;
  input [15:0]DSP_ALU_INST_4;
  input [15:0]DSP_ALU_INST_5;
  input [15:0]DSP_ALU_INST_6;
  input [15:0]DSP_ALU_INST_7;
  input [15:0]DSP_ALU_INST_8;
  input [15:0]DSP_ALU_INST_9;
  input [0:0]SS;
  input grp_hscale_polyphase_fu_852_ap_start_reg;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp1_iter7;
  input icmp_ln696_reg_2745_pp1_iter6_reg;
  input icmp_ln636_reg_2741_pp1_iter6_reg;
  input ap_enable_reg_pp1_iter8;
  input icmp_ln696_reg_2745_pp1_iter7_reg;
  input icmp_ln636_reg_2741_pp1_iter7_reg;
  input icmp_ln636_reg_2741_pp1_iter5_reg;
  input ap_enable_reg_pp1_iter6;
  input icmp_ln696_reg_2745_pp1_iter5_reg;
  input [0:0]Q;
  input ap_block_pp1_stage0_subdone;
  input icmp_ln636_reg_2741_pp1_iter8_reg;
  input icmp_ln696_reg_2745_pp1_iter8_reg;
  input ap_enable_reg_pp1_iter9;
  input ap_enable_reg_pp1_iter10;
  input icmp_ln696_reg_2745_pp1_iter9_reg;
  input icmp_ln636_reg_2741_pp1_iter9_reg;
  input ap_enable_reg_pp1_iter11;
  input icmp_ln696_reg_2745_pp1_iter10_reg;
  input icmp_ln636_reg_2741_pp1_iter10_reg;
  input icmp_ln636_reg_2741_pp1_iter11_reg;
  input icmp_ln696_reg_2745_pp1_iter11_reg;
  input ap_enable_reg_pp1_iter12;
  input [5:0]ram_reg_0_63_15_15;
  input [1:0]\p_read_3_reg_2365_reg[1]_0 ;
  input [1:0]\p_read_2_reg_2356_reg[1]_0 ;
  input [7:0]\p_read_6_reg_2406_reg[7]_0 ;
  input [7:0]\p_read_9_reg_2438_reg[7]_0 ;
  input [7:0]\p_read_12_reg_2466_reg[7]_0 ;
  input [7:0]\p_read_15_reg_2500_reg[7]_0 ;
  input [7:0]\p_read_18_reg_2540_reg[7]_0 ;
  input [7:0]\p_read_21_reg_2582_reg[7]_0 ;
  input [7:0]\p_read_24_reg_2620_reg[7]_0 ;
  input [7:0]\p_read_27_reg_2652_reg[7]_0 ;
  input [7:0]\p_read_30_reg_2678_reg[7]_0 ;
  input [7:0]\p_read93_reg_2698_reg[7]_0 ;
  input [7:0]\p_read_5_reg_2390_reg[7]_0 ;
  input [7:0]\p_read_8_reg_2430_reg[7]_0 ;
  input [7:0]\p_read_11_reg_2456_reg[7]_0 ;
  input [7:0]\p_read_14_reg_2488_reg[7]_0 ;
  input [7:0]\p_read_17_reg_2526_reg[7]_0 ;
  input [7:0]\p_read_20_reg_2568_reg[7]_0 ;
  input [7:0]\p_read_23_reg_2608_reg[7]_0 ;
  input [7:0]\p_read_26_reg_2642_reg[7]_0 ;
  input [7:0]\p_read_29_reg_2670_reg[7]_0 ;
  input [7:0]\p_read_32_reg_2692_reg[7]_0 ;
  input [7:0]\p_read_4_reg_2374_reg[7]_0 ;
  input [7:0]\p_read_7_reg_2422_reg[7]_0 ;
  input [7:0]\p_read_10_reg_2446_reg[7]_0 ;
  input [7:0]\p_read_13_reg_2476_reg[7]_0 ;
  input [7:0]\p_read_16_reg_2512_reg[7]_0 ;
  input [7:0]\p_read_19_reg_2554_reg[7]_0 ;
  input [7:0]\p_read_22_reg_2596_reg[7]_0 ;
  input [7:0]\p_read_25_reg_2632_reg[7]_0 ;
  input [7:0]\p_read_28_reg_2662_reg[7]_0 ;
  input [7:0]\p_read_31_reg_2686_reg[7]_0 ;
  input [5:0]\idxprom5_0_reg_2704_reg[5]_0 ;
  input [5:0]\idxprom5_1_reg_2718_reg[5]_0 ;

  wire [7:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [15:0]DSP_ALU_INST_0;
  wire [15:0]DSP_ALU_INST_1;
  wire [15:0]DSP_ALU_INST_2;
  wire [15:0]DSP_ALU_INST_3;
  wire [15:0]DSP_ALU_INST_4;
  wire [15:0]DSP_ALU_INST_5;
  wire [15:0]DSP_ALU_INST_6;
  wire [15:0]DSP_ALU_INST_7;
  wire [15:0]DSP_ALU_INST_8;
  wire [15:0]DSP_ALU_INST_9;
  wire FiltCoeff_0_1_ce0;
  wire [5:0]FiltCoeff_1_0_address0;
  wire [5:0]FiltCoeff_1_1_address0;
  wire FiltCoeff_1_1_ce0;
  wire [5:0]FiltCoeff_2_0_address0;
  wire [5:0]FiltCoeff_2_1_address0;
  wire FiltCoeff_2_1_ce0;
  wire [5:0]FiltCoeff_3_0_address0;
  wire [5:0]FiltCoeff_3_1_address0;
  wire FiltCoeff_3_1_ce0;
  wire [5:0]FiltCoeff_4_0_address0;
  wire [5:0]FiltCoeff_4_1_address0;
  wire FiltCoeff_4_1_ce0;
  wire [5:0]FiltCoeff_5_0_address0;
  wire [5:0]FiltCoeff_5_1_address0;
  wire FiltCoeff_5_1_ce0;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire [7:0]ap_clk_1;
  wire [7:0]ap_clk_2;
  wire [7:0]ap_clk_3;
  wire [7:0]ap_clk_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter11;
  wire ap_enable_reg_pp1_iter12;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8;
  wire ap_enable_reg_pp1_iter9;
  wire [5:0]grp_hscale_polyphase_fu_852_FiltCoeff12_address0;
  wire [5:0]grp_hscale_polyphase_fu_852_FiltCoeff13_address0;
  wire [5:0]grp_hscale_polyphase_fu_852_FiltCoeff24_address0;
  wire [5:0]grp_hscale_polyphase_fu_852_FiltCoeff2_address0;
  wire [5:0]grp_hscale_polyphase_fu_852_FiltCoeff35_address0;
  wire [5:0]grp_hscale_polyphase_fu_852_FiltCoeff3_address0;
  wire [5:0]grp_hscale_polyphase_fu_852_FiltCoeff46_address0;
  wire [5:0]grp_hscale_polyphase_fu_852_FiltCoeff4_address0;
  wire [5:0]grp_hscale_polyphase_fu_852_FiltCoeff57_address0;
  wire [5:0]grp_hscale_polyphase_fu_852_FiltCoeff5_address0;
  wire grp_hscale_polyphase_fu_852_ap_start_reg;
  wire \icmp_ln215_1_reg_2754[0]_i_1_n_4 ;
  wire \icmp_ln215_1_reg_2754_reg_n_4_[0] ;
  wire \icmp_ln215_2_reg_2774[0]_i_1_n_4 ;
  wire \icmp_ln215_2_reg_2774_reg_n_4_[0] ;
  wire \icmp_ln215_3_reg_2779[0]_i_1_n_4 ;
  wire \icmp_ln215_3_reg_2779_reg_n_4_[0] ;
  wire \icmp_ln215_4_reg_2826[0]_i_1_n_4 ;
  wire \icmp_ln215_4_reg_2826_reg_n_4_[0] ;
  wire \icmp_ln215_5_reg_2831[0]_i_1_n_4 ;
  wire \icmp_ln215_5_reg_2831_reg_n_4_[0] ;
  wire icmp_ln215_7_fu_643_p2;
  wire icmp_ln215_7_reg_2851;
  wire \icmp_ln215_reg_2749[0]_i_1_n_4 ;
  wire \icmp_ln215_reg_2749_reg_n_4_[0] ;
  wire icmp_ln636_reg_27410;
  wire icmp_ln636_reg_2741_pp1_iter10_reg;
  wire icmp_ln636_reg_2741_pp1_iter11_reg;
  wire icmp_ln636_reg_2741_pp1_iter5_reg;
  wire icmp_ln636_reg_2741_pp1_iter6_reg;
  wire icmp_ln636_reg_2741_pp1_iter7_reg;
  wire icmp_ln636_reg_2741_pp1_iter8_reg;
  wire icmp_ln636_reg_2741_pp1_iter9_reg;
  wire icmp_ln696_reg_2745_pp1_iter10_reg;
  wire icmp_ln696_reg_2745_pp1_iter11_reg;
  wire icmp_ln696_reg_2745_pp1_iter5_reg;
  wire icmp_ln696_reg_2745_pp1_iter6_reg;
  wire icmp_ln696_reg_2745_pp1_iter7_reg;
  wire icmp_ln696_reg_2745_pp1_iter8_reg;
  wire icmp_ln696_reg_2745_pp1_iter9_reg;
  wire [5:0]\idxprom5_0_reg_2704_reg[5]_0 ;
  wire [5:0]\idxprom5_1_reg_2718_reg[5]_0 ;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_27;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U41_n_9;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_27;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U42_n_9;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_27;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U43_n_9;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_27;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U44_n_9;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_27;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U45_n_9;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_10;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_11;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_12;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_13;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_14;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_15;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_16;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_17;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_18;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_19;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_20;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_21;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_22;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_23;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_24;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_25;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_26;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_27;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_4;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_5;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_6;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_7;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_8;
  wire mac_muladd_8ns_16s_13ns_24_4_1_U46_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_28;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U47_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_28;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U48_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_28;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U49_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_28;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U50_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_28;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U51_n_9;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_10;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_11;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_12;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_13;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_14;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_15;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_16;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_17;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_18;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_19;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_20;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_21;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_22;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_23;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_24;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_25;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_26;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_27;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_28;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_4;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_5;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_6;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_7;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_8;
  wire mac_muladd_8ns_16s_24s_25_4_1_U52_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_51;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U53_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_51;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U54_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_51;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U55_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_51;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U56_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_51;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U57_n_9;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_10;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_11;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_12;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_13;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_14;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_15;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_16;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_17;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_18;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_19;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_20;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_21;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_22;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_23;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_24;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_25;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_26;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_27;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_28;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_29;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_30;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_31;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_32;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_33;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_34;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_35;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_36;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_37;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_38;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_39;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_4;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_40;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_41;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_42;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_43;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_44;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_45;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_46;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_47;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_48;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_49;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_5;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_50;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_51;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_6;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_7;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_8;
  wire mac_muladd_8ns_16s_25s_26_4_1_U58_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_29;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U59_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_29;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U60_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_29;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U61_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_29;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U62_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_29;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U63_n_9;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_10;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_11;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_12;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_13;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_14;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_15;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_16;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_17;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_18;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_19;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_20;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_21;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_22;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_23;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_24;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_25;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_26;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_27;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_28;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_29;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_4;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_5;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_6;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_7;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_8;
  wire mac_muladd_8ns_16s_26s_26_4_1_U64_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_51;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U65_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_51;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U66_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_51;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U67_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_51;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U68_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_51;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U69_n_9;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_10;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_11;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_12;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_13;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_14;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_15;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_16;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_17;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_18;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_19;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_20;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_21;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_22;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_23;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_24;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_25;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_26;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_27;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_28;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_29;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_30;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_31;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_32;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_33;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_34;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_35;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_36;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_37;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_38;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_39;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_4;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_40;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_41;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_42;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_43;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_44;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_45;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_46;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_47;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_48;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_49;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_5;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_50;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_51;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_6;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_7;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_8;
  wire mac_muladd_8ns_16s_26s_27_4_1_U70_n_9;
  wire or_ln215_3_reg_2870;
  wire [7:0]p_read93_reg_2698;
  wire [7:0]\p_read93_reg_2698_reg[7]_0 ;
  wire [7:0]p_read_10_reg_2446;
  wire [7:0]p_read_10_reg_2446_pp0_iter1_reg;
  wire [7:0]\p_read_10_reg_2446_reg[7]_0 ;
  wire [7:0]p_read_11_reg_2456;
  wire [7:0]p_read_11_reg_2456_pp0_iter1_reg;
  wire [7:0]\p_read_11_reg_2456_reg[7]_0 ;
  wire [7:0]p_read_12_reg_2466;
  wire [7:0]p_read_12_reg_2466_pp0_iter1_reg;
  wire [7:0]\p_read_12_reg_2466_reg[7]_0 ;
  wire [7:0]p_read_13_reg_2476;
  wire [7:0]p_read_13_reg_2476_pp0_iter1_reg;
  wire [7:0]\p_read_13_reg_2476_reg[7]_0 ;
  wire [7:0]p_read_14_reg_2488;
  wire [7:0]p_read_14_reg_2488_pp0_iter1_reg;
  wire [7:0]\p_read_14_reg_2488_reg[7]_0 ;
  wire [7:0]p_read_15_reg_2500;
  wire [7:0]p_read_15_reg_2500_pp0_iter1_reg;
  wire [7:0]\p_read_15_reg_2500_reg[7]_0 ;
  wire [7:0]p_read_16_reg_2512;
  wire [7:0]p_read_16_reg_2512_pp0_iter1_reg;
  wire [7:0]\p_read_16_reg_2512_reg[7]_0 ;
  wire [7:0]p_read_17_reg_2526;
  wire [7:0]p_read_17_reg_2526_pp0_iter1_reg;
  wire [7:0]\p_read_17_reg_2526_reg[7]_0 ;
  wire [7:0]p_read_18_reg_2540;
  wire [7:0]p_read_18_reg_2540_pp0_iter1_reg;
  wire [7:0]\p_read_18_reg_2540_reg[7]_0 ;
  wire [7:0]p_read_19_reg_2554;
  wire [7:0]p_read_19_reg_2554_pp0_iter1_reg;
  wire [7:0]\p_read_19_reg_2554_reg[7]_0 ;
  wire [7:0]p_read_20_reg_2568;
  wire [7:0]p_read_20_reg_2568_pp0_iter1_reg;
  wire [7:0]\p_read_20_reg_2568_reg[7]_0 ;
  wire [7:0]p_read_21_reg_2582;
  wire [7:0]p_read_21_reg_2582_pp0_iter1_reg;
  wire [7:0]\p_read_21_reg_2582_reg[7]_0 ;
  wire [7:0]p_read_22_reg_2596;
  wire [7:0]p_read_22_reg_2596_pp0_iter1_reg;
  wire [7:0]\p_read_22_reg_2596_reg[7]_0 ;
  wire [7:0]p_read_23_reg_2608;
  wire [7:0]p_read_23_reg_2608_pp0_iter1_reg;
  wire [7:0]\p_read_23_reg_2608_reg[7]_0 ;
  wire [7:0]p_read_24_reg_2620;
  wire [7:0]p_read_24_reg_2620_pp0_iter1_reg;
  wire [7:0]\p_read_24_reg_2620_reg[7]_0 ;
  wire [7:0]p_read_25_reg_2632;
  wire [7:0]p_read_25_reg_2632_pp0_iter1_reg;
  wire [7:0]\p_read_25_reg_2632_reg[7]_0 ;
  wire [7:0]p_read_26_reg_2642;
  wire [7:0]p_read_26_reg_2642_pp0_iter1_reg;
  wire [7:0]\p_read_26_reg_2642_reg[7]_0 ;
  wire [7:0]p_read_27_reg_2652;
  wire [7:0]p_read_27_reg_2652_pp0_iter1_reg;
  wire [7:0]\p_read_27_reg_2652_reg[7]_0 ;
  wire [7:0]p_read_28_reg_2662;
  wire [7:0]p_read_28_reg_2662_pp0_iter1_reg;
  wire [7:0]\p_read_28_reg_2662_reg[7]_0 ;
  wire [7:0]p_read_29_reg_2670;
  wire [7:0]p_read_29_reg_2670_pp0_iter1_reg;
  wire [7:0]\p_read_29_reg_2670_reg[7]_0 ;
  wire [1:0]p_read_2_reg_2356;
  wire [1:0]\p_read_2_reg_2356_reg[1]_0 ;
  wire [7:0]p_read_30_reg_2678;
  wire [7:0]p_read_30_reg_2678_pp0_iter1_reg;
  wire [7:0]\p_read_30_reg_2678_reg[7]_0 ;
  wire [7:0]p_read_31_reg_2686;
  wire [7:0]\p_read_31_reg_2686_reg[7]_0 ;
  wire [7:0]p_read_32_reg_2692;
  wire [7:0]\p_read_32_reg_2692_reg[7]_0 ;
  wire [1:0]p_read_3_reg_2365;
  wire [1:0]\p_read_3_reg_2365_reg[1]_0 ;
  wire [7:0]p_read_4_reg_2374;
  wire [7:0]p_read_4_reg_2374_pp0_iter1_reg;
  wire [7:0]\p_read_4_reg_2374_reg[7]_0 ;
  wire [7:0]p_read_5_reg_2390;
  wire [7:0]p_read_5_reg_2390_pp0_iter1_reg;
  wire [7:0]\p_read_5_reg_2390_reg[7]_0 ;
  wire [7:0]p_read_6_reg_2406;
  wire [7:0]p_read_6_reg_2406_pp0_iter1_reg;
  wire [7:0]\p_read_6_reg_2406_reg[7]_0 ;
  wire [7:0]p_read_7_reg_2422;
  wire [7:0]p_read_7_reg_2422_pp0_iter1_reg;
  wire [7:0]\p_read_7_reg_2422_reg[7]_0 ;
  wire [7:0]p_read_8_reg_2430;
  wire [7:0]p_read_8_reg_2430_pp0_iter1_reg;
  wire [7:0]\p_read_8_reg_2430_reg[7]_0 ;
  wire [7:0]p_read_9_reg_2438;
  wire [7:0]p_read_9_reg_2438_pp0_iter1_reg;
  wire [7:0]\p_read_9_reg_2438_reg[7]_0 ;
  wire [15:0]q00;
  wire [5:0]ram_reg_0_63_15_15;
  wire [7:0]select_ln215_111_fu_1429_p3;
  wire [7:0]select_ln215_111_reg_3059;
  wire \select_ln215_111_reg_3059[0]_i_2_n_4 ;
  wire \select_ln215_111_reg_3059[1]_i_2_n_4 ;
  wire \select_ln215_111_reg_3059[2]_i_2_n_4 ;
  wire \select_ln215_111_reg_3059[3]_i_2_n_4 ;
  wire \select_ln215_111_reg_3059[4]_i_2_n_4 ;
  wire \select_ln215_111_reg_3059[5]_i_2_n_4 ;
  wire \select_ln215_111_reg_3059[6]_i_2_n_4 ;
  wire \select_ln215_111_reg_3059[7]_i_2_n_4 ;
  wire [7:0]select_ln215_115_fu_1453_p3;
  wire [7:0]select_ln215_115_reg_3064;
  wire \select_ln215_115_reg_3064[0]_i_2_n_4 ;
  wire \select_ln215_115_reg_3064[1]_i_2_n_4 ;
  wire \select_ln215_115_reg_3064[2]_i_2_n_4 ;
  wire \select_ln215_115_reg_3064[3]_i_2_n_4 ;
  wire \select_ln215_115_reg_3064[4]_i_2_n_4 ;
  wire \select_ln215_115_reg_3064[5]_i_2_n_4 ;
  wire \select_ln215_115_reg_3064[6]_i_2_n_4 ;
  wire \select_ln215_115_reg_3064[7]_i_2_n_4 ;
  wire [7:0]select_ln215_115_reg_3064_pp0_iter3_reg;
  wire [7:0]select_ln215_119_fu_1477_p3;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[0]_srl2_n_4 ;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[1]_srl2_n_4 ;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[2]_srl2_n_4 ;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[3]_srl2_n_4 ;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[4]_srl2_n_4 ;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[5]_srl2_n_4 ;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[6]_srl2_n_4 ;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ;
  wire \select_ln215_119_reg_3069_pp0_iter3_reg_reg[7]_srl2_n_4 ;
  wire [7:0]select_ln215_119_reg_3069_pp0_iter4_reg;
  wire [7:0]select_ln215_11_fu_784_p3;
  wire [7:0]select_ln215_11_reg_2922;
  wire \select_ln215_11_reg_2922[0]_i_2_n_4 ;
  wire \select_ln215_11_reg_2922[1]_i_2_n_4 ;
  wire \select_ln215_11_reg_2922[2]_i_2_n_4 ;
  wire \select_ln215_11_reg_2922[3]_i_2_n_4 ;
  wire \select_ln215_11_reg_2922[4]_i_2_n_4 ;
  wire \select_ln215_11_reg_2922[5]_i_2_n_4 ;
  wire \select_ln215_11_reg_2922[6]_i_2_n_4 ;
  wire \select_ln215_11_reg_2922[7]_i_2_n_4 ;
  wire [7:0]select_ln215_15_fu_809_p3;
  wire [7:0]select_ln215_15_reg_2927;
  wire \select_ln215_15_reg_2927[0]_i_2_n_4 ;
  wire \select_ln215_15_reg_2927[1]_i_2_n_4 ;
  wire \select_ln215_15_reg_2927[2]_i_2_n_4 ;
  wire \select_ln215_15_reg_2927[3]_i_2_n_4 ;
  wire \select_ln215_15_reg_2927[4]_i_2_n_4 ;
  wire \select_ln215_15_reg_2927[5]_i_2_n_4 ;
  wire \select_ln215_15_reg_2927[6]_i_2_n_4 ;
  wire \select_ln215_15_reg_2927[7]_i_2_n_4 ;
  wire [7:0]select_ln215_15_reg_2927_pp0_iter3_reg;
  wire [7:0]select_ln215_19_fu_834_p3;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[0]_srl2_n_4 ;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[1]_srl2_n_4 ;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[2]_srl2_n_4 ;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[3]_srl2_n_4 ;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[4]_srl2_n_4 ;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[5]_srl2_n_4 ;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[6]_srl2_n_4 ;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ;
  wire \select_ln215_19_reg_2932_pp0_iter3_reg_reg[7]_srl2_n_4 ;
  wire [7:0]select_ln215_19_reg_2932_pp0_iter4_reg;
  wire [7:0]select_ln215_31_fu_913_p3;
  wire [7:0]select_ln215_31_reg_2947;
  wire \select_ln215_31_reg_2947[0]_i_2_n_4 ;
  wire \select_ln215_31_reg_2947[1]_i_2_n_4 ;
  wire \select_ln215_31_reg_2947[2]_i_2_n_4 ;
  wire \select_ln215_31_reg_2947[3]_i_2_n_4 ;
  wire \select_ln215_31_reg_2947[4]_i_2_n_4 ;
  wire \select_ln215_31_reg_2947[5]_i_2_n_4 ;
  wire \select_ln215_31_reg_2947[6]_i_2_n_4 ;
  wire \select_ln215_31_reg_2947[7]_i_2_n_4 ;
  wire [7:0]select_ln215_35_fu_938_p3;
  wire [7:0]select_ln215_35_reg_2952;
  wire \select_ln215_35_reg_2952[0]_i_2_n_4 ;
  wire \select_ln215_35_reg_2952[1]_i_2_n_4 ;
  wire \select_ln215_35_reg_2952[2]_i_2_n_4 ;
  wire \select_ln215_35_reg_2952[3]_i_2_n_4 ;
  wire \select_ln215_35_reg_2952[4]_i_2_n_4 ;
  wire \select_ln215_35_reg_2952[5]_i_2_n_4 ;
  wire \select_ln215_35_reg_2952[6]_i_2_n_4 ;
  wire \select_ln215_35_reg_2952[7]_i_2_n_4 ;
  wire [7:0]select_ln215_35_reg_2952_pp0_iter3_reg;
  wire [7:0]select_ln215_39_fu_963_p3;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[0]_srl2_n_4 ;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[1]_srl2_n_4 ;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[2]_srl2_n_4 ;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[3]_srl2_n_4 ;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[4]_srl2_n_4 ;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[5]_srl2_n_4 ;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[6]_srl2_n_4 ;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ;
  wire \select_ln215_39_reg_2957_pp0_iter3_reg_reg[7]_srl2_n_4 ;
  wire [7:0]select_ln215_39_reg_2957_pp0_iter4_reg;
  wire [7:0]select_ln215_51_fu_1042_p3;
  wire [7:0]select_ln215_51_reg_2972;
  wire \select_ln215_51_reg_2972[0]_i_2_n_4 ;
  wire \select_ln215_51_reg_2972[1]_i_2_n_4 ;
  wire \select_ln215_51_reg_2972[2]_i_2_n_4 ;
  wire \select_ln215_51_reg_2972[3]_i_2_n_4 ;
  wire \select_ln215_51_reg_2972[4]_i_2_n_4 ;
  wire \select_ln215_51_reg_2972[5]_i_2_n_4 ;
  wire \select_ln215_51_reg_2972[6]_i_2_n_4 ;
  wire \select_ln215_51_reg_2972[7]_i_2_n_4 ;
  wire [7:0]select_ln215_55_fu_1067_p3;
  wire [7:0]select_ln215_55_reg_2977;
  wire \select_ln215_55_reg_2977[0]_i_2_n_4 ;
  wire \select_ln215_55_reg_2977[1]_i_2_n_4 ;
  wire \select_ln215_55_reg_2977[2]_i_2_n_4 ;
  wire \select_ln215_55_reg_2977[3]_i_2_n_4 ;
  wire \select_ln215_55_reg_2977[4]_i_2_n_4 ;
  wire \select_ln215_55_reg_2977[5]_i_2_n_4 ;
  wire \select_ln215_55_reg_2977[6]_i_2_n_4 ;
  wire \select_ln215_55_reg_2977[7]_i_2_n_4 ;
  wire [7:0]select_ln215_55_reg_2977_pp0_iter3_reg;
  wire [7:0]select_ln215_59_fu_1092_p3;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[0]_srl2_n_4 ;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[1]_srl2_n_4 ;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[2]_srl2_n_4 ;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[3]_srl2_n_4 ;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[4]_srl2_n_4 ;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[5]_srl2_n_4 ;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[6]_srl2_n_4 ;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ;
  wire \select_ln215_59_reg_2982_pp0_iter3_reg_reg[7]_srl2_n_4 ;
  wire [7:0]select_ln215_59_reg_2982_pp0_iter4_reg;
  wire [7:0]select_ln215_71_fu_1181_p3;
  wire [7:0]select_ln215_71_reg_3009;
  wire \select_ln215_71_reg_3009[0]_i_2_n_4 ;
  wire \select_ln215_71_reg_3009[1]_i_2_n_4 ;
  wire \select_ln215_71_reg_3009[2]_i_2_n_4 ;
  wire \select_ln215_71_reg_3009[3]_i_2_n_4 ;
  wire \select_ln215_71_reg_3009[4]_i_2_n_4 ;
  wire \select_ln215_71_reg_3009[5]_i_2_n_4 ;
  wire \select_ln215_71_reg_3009[6]_i_2_n_4 ;
  wire \select_ln215_71_reg_3009[7]_i_2_n_4 ;
  wire [7:0]select_ln215_75_fu_1205_p3;
  wire [7:0]select_ln215_75_reg_3014;
  wire \select_ln215_75_reg_3014[0]_i_2_n_4 ;
  wire \select_ln215_75_reg_3014[1]_i_2_n_4 ;
  wire \select_ln215_75_reg_3014[2]_i_2_n_4 ;
  wire \select_ln215_75_reg_3014[3]_i_2_n_4 ;
  wire \select_ln215_75_reg_3014[4]_i_2_n_4 ;
  wire \select_ln215_75_reg_3014[5]_i_2_n_4 ;
  wire \select_ln215_75_reg_3014[6]_i_2_n_4 ;
  wire \select_ln215_75_reg_3014[7]_i_2_n_4 ;
  wire [7:0]select_ln215_75_reg_3014_pp0_iter3_reg;
  wire [7:0]select_ln215_79_fu_1229_p3;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[0]_srl2_n_4 ;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[1]_srl2_n_4 ;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[2]_srl2_n_4 ;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[3]_srl2_n_4 ;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[4]_srl2_n_4 ;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[5]_srl2_n_4 ;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[6]_srl2_n_4 ;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ;
  wire \select_ln215_79_reg_3019_pp0_iter3_reg_reg[7]_srl2_n_4 ;
  wire [7:0]select_ln215_79_reg_3019_pp0_iter4_reg;
  wire [7:0]select_ln215_91_fu_1305_p3;
  wire [7:0]select_ln215_91_reg_3034;
  wire \select_ln215_91_reg_3034[0]_i_2_n_4 ;
  wire \select_ln215_91_reg_3034[1]_i_2_n_4 ;
  wire \select_ln215_91_reg_3034[2]_i_2_n_4 ;
  wire \select_ln215_91_reg_3034[3]_i_2_n_4 ;
  wire \select_ln215_91_reg_3034[4]_i_2_n_4 ;
  wire \select_ln215_91_reg_3034[5]_i_2_n_4 ;
  wire \select_ln215_91_reg_3034[6]_i_2_n_4 ;
  wire \select_ln215_91_reg_3034[7]_i_2_n_4 ;
  wire [7:0]select_ln215_95_fu_1329_p3;
  wire [7:0]select_ln215_95_reg_3039;
  wire \select_ln215_95_reg_3039[0]_i_2_n_4 ;
  wire \select_ln215_95_reg_3039[1]_i_2_n_4 ;
  wire \select_ln215_95_reg_3039[2]_i_2_n_4 ;
  wire \select_ln215_95_reg_3039[3]_i_2_n_4 ;
  wire \select_ln215_95_reg_3039[4]_i_2_n_4 ;
  wire \select_ln215_95_reg_3039[5]_i_2_n_4 ;
  wire \select_ln215_95_reg_3039[6]_i_2_n_4 ;
  wire \select_ln215_95_reg_3039[7]_i_2_n_4 ;
  wire [7:0]select_ln215_95_reg_3039_pp0_iter3_reg;
  wire [7:0]select_ln215_99_fu_1353_p3;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[0]_srl2_n_4 ;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[1]_srl2_n_4 ;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[2]_srl2_n_4 ;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[3]_srl2_n_4 ;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[4]_srl2_n_4 ;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[5]_srl2_n_4 ;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[6]_srl2_n_4 ;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ;
  wire \select_ln215_99_reg_3044_pp0_iter3_reg_reg[7]_srl2_n_4 ;
  wire [7:0]select_ln215_99_reg_3044_pp0_iter4_reg;

  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2_0),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(ap_enable_reg_pp0_iter2_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h30AA)) 
    \icmp_ln215_1_reg_2754[0]_i_1 
       (.I0(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I1(p_read_3_reg_2365[1]),
        .I2(p_read_3_reg_2365[0]),
        .I3(icmp_ln636_reg_27410),
        .O(\icmp_ln215_1_reg_2754[0]_i_1_n_4 ));
  FDRE \icmp_ln215_1_reg_2754_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln215_1_reg_2754[0]_i_1_n_4 ),
        .Q(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h30AA)) 
    \icmp_ln215_2_reg_2774[0]_i_1 
       (.I0(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I1(p_read_3_reg_2365[0]),
        .I2(p_read_3_reg_2365[1]),
        .I3(icmp_ln636_reg_27410),
        .O(\icmp_ln215_2_reg_2774[0]_i_1_n_4 ));
  FDRE \icmp_ln215_2_reg_2774_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln215_2_reg_2774[0]_i_1_n_4 ),
        .Q(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hC0AA)) 
    \icmp_ln215_3_reg_2779[0]_i_1 
       (.I0(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I1(p_read_3_reg_2365[1]),
        .I2(p_read_3_reg_2365[0]),
        .I3(icmp_ln636_reg_27410),
        .O(\icmp_ln215_3_reg_2779[0]_i_1_n_4 ));
  FDRE \icmp_ln215_3_reg_2779_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln215_3_reg_2779[0]_i_1_n_4 ),
        .Q(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h03AA)) 
    \icmp_ln215_4_reg_2826[0]_i_1 
       (.I0(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I1(p_read_2_reg_2356[1]),
        .I2(p_read_2_reg_2356[0]),
        .I3(icmp_ln636_reg_27410),
        .O(\icmp_ln215_4_reg_2826[0]_i_1_n_4 ));
  FDRE \icmp_ln215_4_reg_2826_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln215_4_reg_2826[0]_i_1_n_4 ),
        .Q(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h30AA)) 
    \icmp_ln215_5_reg_2831[0]_i_1 
       (.I0(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I1(p_read_2_reg_2356[1]),
        .I2(p_read_2_reg_2356[0]),
        .I3(icmp_ln636_reg_27410),
        .O(\icmp_ln215_5_reg_2831[0]_i_1_n_4 ));
  FDRE \icmp_ln215_5_reg_2831_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln215_5_reg_2831[0]_i_1_n_4 ),
        .Q(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln215_7_reg_2851[0]_i_1 
       (.I0(p_read_2_reg_2356[1]),
        .I1(p_read_2_reg_2356[0]),
        .O(icmp_ln215_7_fu_643_p2));
  FDRE \icmp_ln215_7_reg_2851_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(icmp_ln215_7_fu_643_p2),
        .Q(icmp_ln215_7_reg_2851),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h03AA)) 
    \icmp_ln215_reg_2749[0]_i_1 
       (.I0(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I1(p_read_3_reg_2365[1]),
        .I2(p_read_3_reg_2365[0]),
        .I3(icmp_ln636_reg_27410),
        .O(\icmp_ln215_reg_2749[0]_i_1_n_4 ));
  FDRE \icmp_ln215_reg_2749_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln215_reg_2749[0]_i_1_n_4 ),
        .Q(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[0]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[0]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[1]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[1]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[2]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[2]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[3]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[3]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[4]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[4]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[5]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[5]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[0]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[0]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[1]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[1]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[2]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[2]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[3]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[3]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[4]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[4]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[5]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[5]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[0]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[0]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[1]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[1]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[2]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[2]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[3]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[3]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[4]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[4]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[5]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[5]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[0]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff5_address0[0]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[1]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff5_address0[1]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[2]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff5_address0[2]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[3]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff5_address0[3]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[4]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff5_address0[4]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[5]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff5_address0[5]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\idxprom5_0_reg_2704_reg[5]_0 [0]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[0]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\idxprom5_0_reg_2704_reg[5]_0 [1]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[1]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\idxprom5_0_reg_2704_reg[5]_0 [2]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[2]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\idxprom5_0_reg_2704_reg[5]_0 [3]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[3]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\idxprom5_0_reg_2704_reg[5]_0 [4]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[4]),
        .R(1'b0));
  FDRE \idxprom5_0_reg_2704_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\idxprom5_0_reg_2704_reg[5]_0 [5]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[5]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[0]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[0]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[1]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[1]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[2]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[2]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[3]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[3]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[4]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[4]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[5]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[5]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[0]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[0]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[1]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[1]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[2]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[2]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[3]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[3]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter2_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[4]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[4]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter2_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[5]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[5]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[0]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[0]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[1]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[1]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[2]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[2]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[3]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[3]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[4]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[4]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[5]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[5]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[0]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff57_address0[0]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter4_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[1]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff57_address0[1]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter4_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[2]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff57_address0[2]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter4_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[3]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff57_address0[3]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter4_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[4]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff57_address0[4]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_pp0_iter4_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[5]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff57_address0[5]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\idxprom5_1_reg_2718_reg[5]_0 [0]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[0]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\idxprom5_1_reg_2718_reg[5]_0 [1]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[1]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\idxprom5_1_reg_2718_reg[5]_0 [2]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[2]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\idxprom5_1_reg_2718_reg[5]_0 [3]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[3]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\idxprom5_1_reg_2718_reg[5]_0 [4]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[4]),
        .R(1'b0));
  FDRE \idxprom5_1_reg_2718_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\idxprom5_1_reg_2718_reg[5]_0 [5]),
        .Q(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[5]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1 mac_muladd_8ns_16s_13ns_24_4_1_U41
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_0_1_ce0),
        .DSP_A_B_DATA_INST(p_read_27_reg_2652),
        .DSP_A_B_DATA_INST_0(p_read_3_reg_2365),
        .DSP_A_B_DATA_INST_1(p_read_30_reg_2678),
        .DSP_A_B_DATA_INST_2(p_read93_reg_2698),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U41_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_27}),
        .Q(p_read_24_reg_2620),
        .ap_clk(ap_clk),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_39 mac_muladd_8ns_16s_13ns_24_4_1_U42
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_0_1_ce0),
        .DSP_A_B_DATA_INST(p_read_26_reg_2642),
        .DSP_A_B_DATA_INST_0(p_read_3_reg_2365),
        .DSP_A_B_DATA_INST_1(p_read_29_reg_2670),
        .DSP_A_B_DATA_INST_2(p_read_32_reg_2692),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U42_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_27}),
        .Q(p_read_23_reg_2608),
        .ap_clk(ap_clk),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_40 mac_muladd_8ns_16s_13ns_24_4_1_U43
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_0_1_ce0),
        .DSP_A_B_DATA_INST(p_read_25_reg_2632),
        .DSP_A_B_DATA_INST_0(p_read_3_reg_2365),
        .DSP_A_B_DATA_INST_1(p_read_28_reg_2662),
        .DSP_A_B_DATA_INST_2(p_read_31_reg_2686),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U43_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_27}),
        .Q(p_read_22_reg_2596),
        .ap_clk(ap_clk),
        .q00(q00));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_41 mac_muladd_8ns_16s_13ns_24_4_1_U44
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_0_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_4),
        .DSP_A_B_DATA_INST(p_read_27_reg_2652),
        .DSP_A_B_DATA_INST_0(p_read_2_reg_2356),
        .DSP_A_B_DATA_INST_1(p_read_30_reg_2678),
        .DSP_A_B_DATA_INST_2(p_read93_reg_2698),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U44_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_27}),
        .Q(p_read_24_reg_2620),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_42 mac_muladd_8ns_16s_13ns_24_4_1_U45
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_0_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_4),
        .DSP_A_B_DATA_INST(p_read_26_reg_2642),
        .DSP_A_B_DATA_INST_0(p_read_2_reg_2356),
        .DSP_A_B_DATA_INST_1(p_read_29_reg_2670),
        .DSP_A_B_DATA_INST_2(p_read_32_reg_2692),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U45_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_27}),
        .Q(p_read_23_reg_2608),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_43 mac_muladd_8ns_16s_13ns_24_4_1_U46
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_0_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_4),
        .DSP_A_B_DATA_INST(p_read_25_reg_2632),
        .DSP_A_B_DATA_INST_0(p_read_2_reg_2356),
        .DSP_A_B_DATA_INST_1(p_read_28_reg_2662),
        .DSP_A_B_DATA_INST_2(p_read_31_reg_2686),
        .P({mac_muladd_8ns_16s_13ns_24_4_1_U46_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_27}),
        .Q(p_read_22_reg_2596),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .grp_hscale_polyphase_fu_852_ap_start_reg(grp_hscale_polyphase_fu_852_ap_start_reg),
        .icmp_ln636_reg_2741_pp1_iter5_reg(icmp_ln636_reg_2741_pp1_iter5_reg),
        .icmp_ln636_reg_2741_pp1_iter6_reg(icmp_ln636_reg_2741_pp1_iter6_reg),
        .icmp_ln696_reg_2745_pp1_iter5_reg(icmp_ln696_reg_2745_pp1_iter5_reg),
        .icmp_ln696_reg_2745_pp1_iter6_reg(icmp_ln696_reg_2745_pp1_iter6_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1 mac_muladd_8ns_16s_24s_25_4_1_U47
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_1_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0({mac_muladd_8ns_16s_13ns_24_4_1_U41_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U41_n_27}),
        .DSP_A_B_DATA_INST(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .DSP_A_B_DATA_INST_0(p_read_21_reg_2582_pp0_iter1_reg),
        .DSP_A_B_DATA_INST_1(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U47_n_4,mac_muladd_8ns_16s_24s_25_4_1_U47_n_5,mac_muladd_8ns_16s_24s_25_4_1_U47_n_6,mac_muladd_8ns_16s_24s_25_4_1_U47_n_7,mac_muladd_8ns_16s_24s_25_4_1_U47_n_8,mac_muladd_8ns_16s_24s_25_4_1_U47_n_9,mac_muladd_8ns_16s_24s_25_4_1_U47_n_10,mac_muladd_8ns_16s_24s_25_4_1_U47_n_11,mac_muladd_8ns_16s_24s_25_4_1_U47_n_12,mac_muladd_8ns_16s_24s_25_4_1_U47_n_13,mac_muladd_8ns_16s_24s_25_4_1_U47_n_14,mac_muladd_8ns_16s_24s_25_4_1_U47_n_15,mac_muladd_8ns_16s_24s_25_4_1_U47_n_16,mac_muladd_8ns_16s_24s_25_4_1_U47_n_17,mac_muladd_8ns_16s_24s_25_4_1_U47_n_18,mac_muladd_8ns_16s_24s_25_4_1_U47_n_19,mac_muladd_8ns_16s_24s_25_4_1_U47_n_20,mac_muladd_8ns_16s_24s_25_4_1_U47_n_21,mac_muladd_8ns_16s_24s_25_4_1_U47_n_22,mac_muladd_8ns_16s_24s_25_4_1_U47_n_23,mac_muladd_8ns_16s_24s_25_4_1_U47_n_24,mac_muladd_8ns_16s_24s_25_4_1_U47_n_25,mac_muladd_8ns_16s_24s_25_4_1_U47_n_26,mac_muladd_8ns_16s_24s_25_4_1_U47_n_27,mac_muladd_8ns_16s_24s_25_4_1_U47_n_28}),
        .Q(p_read_24_reg_2620_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_i_2__8(p_read_27_reg_2652_pp0_iter1_reg),
        .p_reg_reg_i_2__8_0(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .p_reg_reg_i_2__8_1(p_read_30_reg_2678_pp0_iter1_reg),
        .p_reg_reg_i_2__8_2(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .p_reg_reg_i_2__8_3(p_read_6_reg_2406_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_44 mac_muladd_8ns_16s_24s_25_4_1_U48
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_1_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0({mac_muladd_8ns_16s_13ns_24_4_1_U42_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U42_n_27}),
        .DSP_A_B_DATA_INST(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .DSP_A_B_DATA_INST_0(p_read_20_reg_2568_pp0_iter1_reg),
        .DSP_A_B_DATA_INST_1(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U48_n_4,mac_muladd_8ns_16s_24s_25_4_1_U48_n_5,mac_muladd_8ns_16s_24s_25_4_1_U48_n_6,mac_muladd_8ns_16s_24s_25_4_1_U48_n_7,mac_muladd_8ns_16s_24s_25_4_1_U48_n_8,mac_muladd_8ns_16s_24s_25_4_1_U48_n_9,mac_muladd_8ns_16s_24s_25_4_1_U48_n_10,mac_muladd_8ns_16s_24s_25_4_1_U48_n_11,mac_muladd_8ns_16s_24s_25_4_1_U48_n_12,mac_muladd_8ns_16s_24s_25_4_1_U48_n_13,mac_muladd_8ns_16s_24s_25_4_1_U48_n_14,mac_muladd_8ns_16s_24s_25_4_1_U48_n_15,mac_muladd_8ns_16s_24s_25_4_1_U48_n_16,mac_muladd_8ns_16s_24s_25_4_1_U48_n_17,mac_muladd_8ns_16s_24s_25_4_1_U48_n_18,mac_muladd_8ns_16s_24s_25_4_1_U48_n_19,mac_muladd_8ns_16s_24s_25_4_1_U48_n_20,mac_muladd_8ns_16s_24s_25_4_1_U48_n_21,mac_muladd_8ns_16s_24s_25_4_1_U48_n_22,mac_muladd_8ns_16s_24s_25_4_1_U48_n_23,mac_muladd_8ns_16s_24s_25_4_1_U48_n_24,mac_muladd_8ns_16s_24s_25_4_1_U48_n_25,mac_muladd_8ns_16s_24s_25_4_1_U48_n_26,mac_muladd_8ns_16s_24s_25_4_1_U48_n_27,mac_muladd_8ns_16s_24s_25_4_1_U48_n_28}),
        .Q(p_read_23_reg_2608_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_i_1__10(p_read_26_reg_2642_pp0_iter1_reg),
        .p_reg_reg_i_1__10_0(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .p_reg_reg_i_1__10_1(p_read_29_reg_2670_pp0_iter1_reg),
        .p_reg_reg_i_1__10_2(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .p_reg_reg_i_1__10_3(p_read_5_reg_2390_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_45 mac_muladd_8ns_16s_24s_25_4_1_U49
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_1_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0({mac_muladd_8ns_16s_13ns_24_4_1_U43_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U43_n_27}),
        .DSP_A_B_DATA_INST(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .DSP_A_B_DATA_INST_0(p_read_19_reg_2554_pp0_iter1_reg),
        .DSP_A_B_DATA_INST_1(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U49_n_4,mac_muladd_8ns_16s_24s_25_4_1_U49_n_5,mac_muladd_8ns_16s_24s_25_4_1_U49_n_6,mac_muladd_8ns_16s_24s_25_4_1_U49_n_7,mac_muladd_8ns_16s_24s_25_4_1_U49_n_8,mac_muladd_8ns_16s_24s_25_4_1_U49_n_9,mac_muladd_8ns_16s_24s_25_4_1_U49_n_10,mac_muladd_8ns_16s_24s_25_4_1_U49_n_11,mac_muladd_8ns_16s_24s_25_4_1_U49_n_12,mac_muladd_8ns_16s_24s_25_4_1_U49_n_13,mac_muladd_8ns_16s_24s_25_4_1_U49_n_14,mac_muladd_8ns_16s_24s_25_4_1_U49_n_15,mac_muladd_8ns_16s_24s_25_4_1_U49_n_16,mac_muladd_8ns_16s_24s_25_4_1_U49_n_17,mac_muladd_8ns_16s_24s_25_4_1_U49_n_18,mac_muladd_8ns_16s_24s_25_4_1_U49_n_19,mac_muladd_8ns_16s_24s_25_4_1_U49_n_20,mac_muladd_8ns_16s_24s_25_4_1_U49_n_21,mac_muladd_8ns_16s_24s_25_4_1_U49_n_22,mac_muladd_8ns_16s_24s_25_4_1_U49_n_23,mac_muladd_8ns_16s_24s_25_4_1_U49_n_24,mac_muladd_8ns_16s_24s_25_4_1_U49_n_25,mac_muladd_8ns_16s_24s_25_4_1_U49_n_26,mac_muladd_8ns_16s_24s_25_4_1_U49_n_27,mac_muladd_8ns_16s_24s_25_4_1_U49_n_28}),
        .Q(p_read_22_reg_2596_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_i_1__12(p_read_25_reg_2632_pp0_iter1_reg),
        .p_reg_reg_i_1__12_0(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .p_reg_reg_i_1__12_1(p_read_28_reg_2662_pp0_iter1_reg),
        .p_reg_reg_i_1__12_2(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .p_reg_reg_i_1__12_3(p_read_4_reg_2374_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_46 mac_muladd_8ns_16s_24s_25_4_1_U50
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_1_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_5),
        .DSP_ALU_INST_0({mac_muladd_8ns_16s_13ns_24_4_1_U44_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U44_n_27}),
        .DSP_A_B_DATA_INST(p_read_24_reg_2620_pp0_iter1_reg),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U50_n_4,mac_muladd_8ns_16s_24s_25_4_1_U50_n_5,mac_muladd_8ns_16s_24s_25_4_1_U50_n_6,mac_muladd_8ns_16s_24s_25_4_1_U50_n_7,mac_muladd_8ns_16s_24s_25_4_1_U50_n_8,mac_muladd_8ns_16s_24s_25_4_1_U50_n_9,mac_muladd_8ns_16s_24s_25_4_1_U50_n_10,mac_muladd_8ns_16s_24s_25_4_1_U50_n_11,mac_muladd_8ns_16s_24s_25_4_1_U50_n_12,mac_muladd_8ns_16s_24s_25_4_1_U50_n_13,mac_muladd_8ns_16s_24s_25_4_1_U50_n_14,mac_muladd_8ns_16s_24s_25_4_1_U50_n_15,mac_muladd_8ns_16s_24s_25_4_1_U50_n_16,mac_muladd_8ns_16s_24s_25_4_1_U50_n_17,mac_muladd_8ns_16s_24s_25_4_1_U50_n_18,mac_muladd_8ns_16s_24s_25_4_1_U50_n_19,mac_muladd_8ns_16s_24s_25_4_1_U50_n_20,mac_muladd_8ns_16s_24s_25_4_1_U50_n_21,mac_muladd_8ns_16s_24s_25_4_1_U50_n_22,mac_muladd_8ns_16s_24s_25_4_1_U50_n_23,mac_muladd_8ns_16s_24s_25_4_1_U50_n_24,mac_muladd_8ns_16s_24s_25_4_1_U50_n_25,mac_muladd_8ns_16s_24s_25_4_1_U50_n_26,mac_muladd_8ns_16s_24s_25_4_1_U50_n_27,mac_muladd_8ns_16s_24s_25_4_1_U50_n_28}),
        .Q(p_read_21_reg_2582_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .icmp_ln215_7_reg_2851(icmp_ln215_7_reg_2851),
        .or_ln215_3_reg_2870(or_ln215_3_reg_2870),
        .p_reg_reg_i_1__14(p_read_27_reg_2652_pp0_iter1_reg),
        .p_reg_reg_i_1__14_0(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .p_reg_reg_i_1__14_1(p_read_30_reg_2678_pp0_iter1_reg),
        .p_reg_reg_i_1__14_2(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .p_reg_reg_i_1__14_3(p_read_6_reg_2406_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_47 mac_muladd_8ns_16s_24s_25_4_1_U51
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_1_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_5),
        .DSP_ALU_INST_0({mac_muladd_8ns_16s_13ns_24_4_1_U45_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U45_n_27}),
        .DSP_A_B_DATA_INST(p_read_23_reg_2608_pp0_iter1_reg),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U51_n_4,mac_muladd_8ns_16s_24s_25_4_1_U51_n_5,mac_muladd_8ns_16s_24s_25_4_1_U51_n_6,mac_muladd_8ns_16s_24s_25_4_1_U51_n_7,mac_muladd_8ns_16s_24s_25_4_1_U51_n_8,mac_muladd_8ns_16s_24s_25_4_1_U51_n_9,mac_muladd_8ns_16s_24s_25_4_1_U51_n_10,mac_muladd_8ns_16s_24s_25_4_1_U51_n_11,mac_muladd_8ns_16s_24s_25_4_1_U51_n_12,mac_muladd_8ns_16s_24s_25_4_1_U51_n_13,mac_muladd_8ns_16s_24s_25_4_1_U51_n_14,mac_muladd_8ns_16s_24s_25_4_1_U51_n_15,mac_muladd_8ns_16s_24s_25_4_1_U51_n_16,mac_muladd_8ns_16s_24s_25_4_1_U51_n_17,mac_muladd_8ns_16s_24s_25_4_1_U51_n_18,mac_muladd_8ns_16s_24s_25_4_1_U51_n_19,mac_muladd_8ns_16s_24s_25_4_1_U51_n_20,mac_muladd_8ns_16s_24s_25_4_1_U51_n_21,mac_muladd_8ns_16s_24s_25_4_1_U51_n_22,mac_muladd_8ns_16s_24s_25_4_1_U51_n_23,mac_muladd_8ns_16s_24s_25_4_1_U51_n_24,mac_muladd_8ns_16s_24s_25_4_1_U51_n_25,mac_muladd_8ns_16s_24s_25_4_1_U51_n_26,mac_muladd_8ns_16s_24s_25_4_1_U51_n_27,mac_muladd_8ns_16s_24s_25_4_1_U51_n_28}),
        .Q(p_read_20_reg_2568_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .icmp_ln215_7_reg_2851(icmp_ln215_7_reg_2851),
        .or_ln215_3_reg_2870(or_ln215_3_reg_2870),
        .p_reg_reg_i_1__16(p_read_26_reg_2642_pp0_iter1_reg),
        .p_reg_reg_i_1__16_0(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .p_reg_reg_i_1__16_1(p_read_29_reg_2670_pp0_iter1_reg),
        .p_reg_reg_i_1__16_2(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .p_reg_reg_i_1__16_3(p_read_5_reg_2390_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_48 mac_muladd_8ns_16s_24s_25_4_1_U52
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_1_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_5),
        .DSP_ALU_INST_0({mac_muladd_8ns_16s_13ns_24_4_1_U46_n_4,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_5,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_6,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_7,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_8,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_9,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_10,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_11,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_12,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_13,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_14,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_15,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_16,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_17,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_18,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_19,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_20,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_21,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_22,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_23,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_24,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_25,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_26,mac_muladd_8ns_16s_13ns_24_4_1_U46_n_27}),
        .DSP_A_B_DATA_INST(p_read_22_reg_2596_pp0_iter1_reg),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U52_n_4,mac_muladd_8ns_16s_24s_25_4_1_U52_n_5,mac_muladd_8ns_16s_24s_25_4_1_U52_n_6,mac_muladd_8ns_16s_24s_25_4_1_U52_n_7,mac_muladd_8ns_16s_24s_25_4_1_U52_n_8,mac_muladd_8ns_16s_24s_25_4_1_U52_n_9,mac_muladd_8ns_16s_24s_25_4_1_U52_n_10,mac_muladd_8ns_16s_24s_25_4_1_U52_n_11,mac_muladd_8ns_16s_24s_25_4_1_U52_n_12,mac_muladd_8ns_16s_24s_25_4_1_U52_n_13,mac_muladd_8ns_16s_24s_25_4_1_U52_n_14,mac_muladd_8ns_16s_24s_25_4_1_U52_n_15,mac_muladd_8ns_16s_24s_25_4_1_U52_n_16,mac_muladd_8ns_16s_24s_25_4_1_U52_n_17,mac_muladd_8ns_16s_24s_25_4_1_U52_n_18,mac_muladd_8ns_16s_24s_25_4_1_U52_n_19,mac_muladd_8ns_16s_24s_25_4_1_U52_n_20,mac_muladd_8ns_16s_24s_25_4_1_U52_n_21,mac_muladd_8ns_16s_24s_25_4_1_U52_n_22,mac_muladd_8ns_16s_24s_25_4_1_U52_n_23,mac_muladd_8ns_16s_24s_25_4_1_U52_n_24,mac_muladd_8ns_16s_24s_25_4_1_U52_n_25,mac_muladd_8ns_16s_24s_25_4_1_U52_n_26,mac_muladd_8ns_16s_24s_25_4_1_U52_n_27,mac_muladd_8ns_16s_24s_25_4_1_U52_n_28}),
        .Q(p_read_19_reg_2554_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .ap_enable_reg_pp1_iter8(ap_enable_reg_pp1_iter8),
        .icmp_ln215_7_reg_2851(icmp_ln215_7_reg_2851),
        .icmp_ln636_reg_2741_pp1_iter6_reg(icmp_ln636_reg_2741_pp1_iter6_reg),
        .icmp_ln636_reg_2741_pp1_iter7_reg(icmp_ln636_reg_2741_pp1_iter7_reg),
        .icmp_ln696_reg_2745_pp1_iter6_reg(icmp_ln696_reg_2745_pp1_iter6_reg),
        .icmp_ln696_reg_2745_pp1_iter7_reg(icmp_ln696_reg_2745_pp1_iter7_reg),
        .or_ln215_3_reg_2870(or_ln215_3_reg_2870),
        .p_reg_reg_i_1__18(p_read_25_reg_2632_pp0_iter1_reg),
        .p_reg_reg_i_1__18_0(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .p_reg_reg_i_1__18_1(p_read_28_reg_2662_pp0_iter1_reg),
        .p_reg_reg_i_1__18_2(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .p_reg_reg_i_1__18_3(p_read_4_reg_2374_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1 mac_muladd_8ns_16s_25s_26_4_1_U53
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_2_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .DSP_A_B_DATA_INST_0(p_read_18_reg_2540_pp0_iter1_reg),
        .DSP_A_B_DATA_INST_1(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U47_n_4,mac_muladd_8ns_16s_24s_25_4_1_U47_n_5,mac_muladd_8ns_16s_24s_25_4_1_U47_n_6,mac_muladd_8ns_16s_24s_25_4_1_U47_n_7,mac_muladd_8ns_16s_24s_25_4_1_U47_n_8,mac_muladd_8ns_16s_24s_25_4_1_U47_n_9,mac_muladd_8ns_16s_24s_25_4_1_U47_n_10,mac_muladd_8ns_16s_24s_25_4_1_U47_n_11,mac_muladd_8ns_16s_24s_25_4_1_U47_n_12,mac_muladd_8ns_16s_24s_25_4_1_U47_n_13,mac_muladd_8ns_16s_24s_25_4_1_U47_n_14,mac_muladd_8ns_16s_24s_25_4_1_U47_n_15,mac_muladd_8ns_16s_24s_25_4_1_U47_n_16,mac_muladd_8ns_16s_24s_25_4_1_U47_n_17,mac_muladd_8ns_16s_24s_25_4_1_U47_n_18,mac_muladd_8ns_16s_24s_25_4_1_U47_n_19,mac_muladd_8ns_16s_24s_25_4_1_U47_n_20,mac_muladd_8ns_16s_24s_25_4_1_U47_n_21,mac_muladd_8ns_16s_24s_25_4_1_U47_n_22,mac_muladd_8ns_16s_24s_25_4_1_U47_n_23,mac_muladd_8ns_16s_24s_25_4_1_U47_n_24,mac_muladd_8ns_16s_24s_25_4_1_U47_n_25,mac_muladd_8ns_16s_24s_25_4_1_U47_n_26,mac_muladd_8ns_16s_24s_25_4_1_U47_n_27,mac_muladd_8ns_16s_24s_25_4_1_U47_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U53_n_4,mac_muladd_8ns_16s_25s_26_4_1_U53_n_5,mac_muladd_8ns_16s_25s_26_4_1_U53_n_6,mac_muladd_8ns_16s_25s_26_4_1_U53_n_7,mac_muladd_8ns_16s_25s_26_4_1_U53_n_8,mac_muladd_8ns_16s_25s_26_4_1_U53_n_9,mac_muladd_8ns_16s_25s_26_4_1_U53_n_10,mac_muladd_8ns_16s_25s_26_4_1_U53_n_11,mac_muladd_8ns_16s_25s_26_4_1_U53_n_12,mac_muladd_8ns_16s_25s_26_4_1_U53_n_13,mac_muladd_8ns_16s_25s_26_4_1_U53_n_14,mac_muladd_8ns_16s_25s_26_4_1_U53_n_15,mac_muladd_8ns_16s_25s_26_4_1_U53_n_16,mac_muladd_8ns_16s_25s_26_4_1_U53_n_17,mac_muladd_8ns_16s_25s_26_4_1_U53_n_18,mac_muladd_8ns_16s_25s_26_4_1_U53_n_19,mac_muladd_8ns_16s_25s_26_4_1_U53_n_20,mac_muladd_8ns_16s_25s_26_4_1_U53_n_21,mac_muladd_8ns_16s_25s_26_4_1_U53_n_22,mac_muladd_8ns_16s_25s_26_4_1_U53_n_23,mac_muladd_8ns_16s_25s_26_4_1_U53_n_24,mac_muladd_8ns_16s_25s_26_4_1_U53_n_25,mac_muladd_8ns_16s_25s_26_4_1_U53_n_26,mac_muladd_8ns_16s_25s_26_4_1_U53_n_27,mac_muladd_8ns_16s_25s_26_4_1_U53_n_28,mac_muladd_8ns_16s_25s_26_4_1_U53_n_29,mac_muladd_8ns_16s_25s_26_4_1_U53_n_30,mac_muladd_8ns_16s_25s_26_4_1_U53_n_31,mac_muladd_8ns_16s_25s_26_4_1_U53_n_32,mac_muladd_8ns_16s_25s_26_4_1_U53_n_33,mac_muladd_8ns_16s_25s_26_4_1_U53_n_34,mac_muladd_8ns_16s_25s_26_4_1_U53_n_35,mac_muladd_8ns_16s_25s_26_4_1_U53_n_36,mac_muladd_8ns_16s_25s_26_4_1_U53_n_37,mac_muladd_8ns_16s_25s_26_4_1_U53_n_38,mac_muladd_8ns_16s_25s_26_4_1_U53_n_39,mac_muladd_8ns_16s_25s_26_4_1_U53_n_40,mac_muladd_8ns_16s_25s_26_4_1_U53_n_41,mac_muladd_8ns_16s_25s_26_4_1_U53_n_42,mac_muladd_8ns_16s_25s_26_4_1_U53_n_43,mac_muladd_8ns_16s_25s_26_4_1_U53_n_44,mac_muladd_8ns_16s_25s_26_4_1_U53_n_45,mac_muladd_8ns_16s_25s_26_4_1_U53_n_46,mac_muladd_8ns_16s_25s_26_4_1_U53_n_47,mac_muladd_8ns_16s_25s_26_4_1_U53_n_48,mac_muladd_8ns_16s_25s_26_4_1_U53_n_49,mac_muladd_8ns_16s_25s_26_4_1_U53_n_50,mac_muladd_8ns_16s_25s_26_4_1_U53_n_51}),
        .Q(p_read_21_reg_2582_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_i_2__9(p_read_24_reg_2620_pp0_iter1_reg),
        .p_reg_reg_i_2__9_0(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .p_reg_reg_i_2__9_1(p_read_27_reg_2652_pp0_iter1_reg),
        .p_reg_reg_i_2__9_2(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .p_reg_reg_i_2__9_3(p_read_6_reg_2406_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_49 mac_muladd_8ns_16s_25s_26_4_1_U54
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_2_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .DSP_A_B_DATA_INST_0(p_read_17_reg_2526_pp0_iter1_reg),
        .DSP_A_B_DATA_INST_1(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U48_n_4,mac_muladd_8ns_16s_24s_25_4_1_U48_n_5,mac_muladd_8ns_16s_24s_25_4_1_U48_n_6,mac_muladd_8ns_16s_24s_25_4_1_U48_n_7,mac_muladd_8ns_16s_24s_25_4_1_U48_n_8,mac_muladd_8ns_16s_24s_25_4_1_U48_n_9,mac_muladd_8ns_16s_24s_25_4_1_U48_n_10,mac_muladd_8ns_16s_24s_25_4_1_U48_n_11,mac_muladd_8ns_16s_24s_25_4_1_U48_n_12,mac_muladd_8ns_16s_24s_25_4_1_U48_n_13,mac_muladd_8ns_16s_24s_25_4_1_U48_n_14,mac_muladd_8ns_16s_24s_25_4_1_U48_n_15,mac_muladd_8ns_16s_24s_25_4_1_U48_n_16,mac_muladd_8ns_16s_24s_25_4_1_U48_n_17,mac_muladd_8ns_16s_24s_25_4_1_U48_n_18,mac_muladd_8ns_16s_24s_25_4_1_U48_n_19,mac_muladd_8ns_16s_24s_25_4_1_U48_n_20,mac_muladd_8ns_16s_24s_25_4_1_U48_n_21,mac_muladd_8ns_16s_24s_25_4_1_U48_n_22,mac_muladd_8ns_16s_24s_25_4_1_U48_n_23,mac_muladd_8ns_16s_24s_25_4_1_U48_n_24,mac_muladd_8ns_16s_24s_25_4_1_U48_n_25,mac_muladd_8ns_16s_24s_25_4_1_U48_n_26,mac_muladd_8ns_16s_24s_25_4_1_U48_n_27,mac_muladd_8ns_16s_24s_25_4_1_U48_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U54_n_4,mac_muladd_8ns_16s_25s_26_4_1_U54_n_5,mac_muladd_8ns_16s_25s_26_4_1_U54_n_6,mac_muladd_8ns_16s_25s_26_4_1_U54_n_7,mac_muladd_8ns_16s_25s_26_4_1_U54_n_8,mac_muladd_8ns_16s_25s_26_4_1_U54_n_9,mac_muladd_8ns_16s_25s_26_4_1_U54_n_10,mac_muladd_8ns_16s_25s_26_4_1_U54_n_11,mac_muladd_8ns_16s_25s_26_4_1_U54_n_12,mac_muladd_8ns_16s_25s_26_4_1_U54_n_13,mac_muladd_8ns_16s_25s_26_4_1_U54_n_14,mac_muladd_8ns_16s_25s_26_4_1_U54_n_15,mac_muladd_8ns_16s_25s_26_4_1_U54_n_16,mac_muladd_8ns_16s_25s_26_4_1_U54_n_17,mac_muladd_8ns_16s_25s_26_4_1_U54_n_18,mac_muladd_8ns_16s_25s_26_4_1_U54_n_19,mac_muladd_8ns_16s_25s_26_4_1_U54_n_20,mac_muladd_8ns_16s_25s_26_4_1_U54_n_21,mac_muladd_8ns_16s_25s_26_4_1_U54_n_22,mac_muladd_8ns_16s_25s_26_4_1_U54_n_23,mac_muladd_8ns_16s_25s_26_4_1_U54_n_24,mac_muladd_8ns_16s_25s_26_4_1_U54_n_25,mac_muladd_8ns_16s_25s_26_4_1_U54_n_26,mac_muladd_8ns_16s_25s_26_4_1_U54_n_27,mac_muladd_8ns_16s_25s_26_4_1_U54_n_28,mac_muladd_8ns_16s_25s_26_4_1_U54_n_29,mac_muladd_8ns_16s_25s_26_4_1_U54_n_30,mac_muladd_8ns_16s_25s_26_4_1_U54_n_31,mac_muladd_8ns_16s_25s_26_4_1_U54_n_32,mac_muladd_8ns_16s_25s_26_4_1_U54_n_33,mac_muladd_8ns_16s_25s_26_4_1_U54_n_34,mac_muladd_8ns_16s_25s_26_4_1_U54_n_35,mac_muladd_8ns_16s_25s_26_4_1_U54_n_36,mac_muladd_8ns_16s_25s_26_4_1_U54_n_37,mac_muladd_8ns_16s_25s_26_4_1_U54_n_38,mac_muladd_8ns_16s_25s_26_4_1_U54_n_39,mac_muladd_8ns_16s_25s_26_4_1_U54_n_40,mac_muladd_8ns_16s_25s_26_4_1_U54_n_41,mac_muladd_8ns_16s_25s_26_4_1_U54_n_42,mac_muladd_8ns_16s_25s_26_4_1_U54_n_43,mac_muladd_8ns_16s_25s_26_4_1_U54_n_44,mac_muladd_8ns_16s_25s_26_4_1_U54_n_45,mac_muladd_8ns_16s_25s_26_4_1_U54_n_46,mac_muladd_8ns_16s_25s_26_4_1_U54_n_47,mac_muladd_8ns_16s_25s_26_4_1_U54_n_48,mac_muladd_8ns_16s_25s_26_4_1_U54_n_49,mac_muladd_8ns_16s_25s_26_4_1_U54_n_50,mac_muladd_8ns_16s_25s_26_4_1_U54_n_51}),
        .Q(p_read_20_reg_2568_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_i_1__11(p_read_23_reg_2608_pp0_iter1_reg),
        .p_reg_reg_i_1__11_0(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .p_reg_reg_i_1__11_1(p_read_26_reg_2642_pp0_iter1_reg),
        .p_reg_reg_i_1__11_2(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .p_reg_reg_i_1__11_3(p_read_5_reg_2390_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_50 mac_muladd_8ns_16s_25s_26_4_1_U55
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_2_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .DSP_A_B_DATA_INST_0(p_read_16_reg_2512_pp0_iter1_reg),
        .DSP_A_B_DATA_INST_1(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U49_n_4,mac_muladd_8ns_16s_24s_25_4_1_U49_n_5,mac_muladd_8ns_16s_24s_25_4_1_U49_n_6,mac_muladd_8ns_16s_24s_25_4_1_U49_n_7,mac_muladd_8ns_16s_24s_25_4_1_U49_n_8,mac_muladd_8ns_16s_24s_25_4_1_U49_n_9,mac_muladd_8ns_16s_24s_25_4_1_U49_n_10,mac_muladd_8ns_16s_24s_25_4_1_U49_n_11,mac_muladd_8ns_16s_24s_25_4_1_U49_n_12,mac_muladd_8ns_16s_24s_25_4_1_U49_n_13,mac_muladd_8ns_16s_24s_25_4_1_U49_n_14,mac_muladd_8ns_16s_24s_25_4_1_U49_n_15,mac_muladd_8ns_16s_24s_25_4_1_U49_n_16,mac_muladd_8ns_16s_24s_25_4_1_U49_n_17,mac_muladd_8ns_16s_24s_25_4_1_U49_n_18,mac_muladd_8ns_16s_24s_25_4_1_U49_n_19,mac_muladd_8ns_16s_24s_25_4_1_U49_n_20,mac_muladd_8ns_16s_24s_25_4_1_U49_n_21,mac_muladd_8ns_16s_24s_25_4_1_U49_n_22,mac_muladd_8ns_16s_24s_25_4_1_U49_n_23,mac_muladd_8ns_16s_24s_25_4_1_U49_n_24,mac_muladd_8ns_16s_24s_25_4_1_U49_n_25,mac_muladd_8ns_16s_24s_25_4_1_U49_n_26,mac_muladd_8ns_16s_24s_25_4_1_U49_n_27,mac_muladd_8ns_16s_24s_25_4_1_U49_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U55_n_4,mac_muladd_8ns_16s_25s_26_4_1_U55_n_5,mac_muladd_8ns_16s_25s_26_4_1_U55_n_6,mac_muladd_8ns_16s_25s_26_4_1_U55_n_7,mac_muladd_8ns_16s_25s_26_4_1_U55_n_8,mac_muladd_8ns_16s_25s_26_4_1_U55_n_9,mac_muladd_8ns_16s_25s_26_4_1_U55_n_10,mac_muladd_8ns_16s_25s_26_4_1_U55_n_11,mac_muladd_8ns_16s_25s_26_4_1_U55_n_12,mac_muladd_8ns_16s_25s_26_4_1_U55_n_13,mac_muladd_8ns_16s_25s_26_4_1_U55_n_14,mac_muladd_8ns_16s_25s_26_4_1_U55_n_15,mac_muladd_8ns_16s_25s_26_4_1_U55_n_16,mac_muladd_8ns_16s_25s_26_4_1_U55_n_17,mac_muladd_8ns_16s_25s_26_4_1_U55_n_18,mac_muladd_8ns_16s_25s_26_4_1_U55_n_19,mac_muladd_8ns_16s_25s_26_4_1_U55_n_20,mac_muladd_8ns_16s_25s_26_4_1_U55_n_21,mac_muladd_8ns_16s_25s_26_4_1_U55_n_22,mac_muladd_8ns_16s_25s_26_4_1_U55_n_23,mac_muladd_8ns_16s_25s_26_4_1_U55_n_24,mac_muladd_8ns_16s_25s_26_4_1_U55_n_25,mac_muladd_8ns_16s_25s_26_4_1_U55_n_26,mac_muladd_8ns_16s_25s_26_4_1_U55_n_27,mac_muladd_8ns_16s_25s_26_4_1_U55_n_28,mac_muladd_8ns_16s_25s_26_4_1_U55_n_29,mac_muladd_8ns_16s_25s_26_4_1_U55_n_30,mac_muladd_8ns_16s_25s_26_4_1_U55_n_31,mac_muladd_8ns_16s_25s_26_4_1_U55_n_32,mac_muladd_8ns_16s_25s_26_4_1_U55_n_33,mac_muladd_8ns_16s_25s_26_4_1_U55_n_34,mac_muladd_8ns_16s_25s_26_4_1_U55_n_35,mac_muladd_8ns_16s_25s_26_4_1_U55_n_36,mac_muladd_8ns_16s_25s_26_4_1_U55_n_37,mac_muladd_8ns_16s_25s_26_4_1_U55_n_38,mac_muladd_8ns_16s_25s_26_4_1_U55_n_39,mac_muladd_8ns_16s_25s_26_4_1_U55_n_40,mac_muladd_8ns_16s_25s_26_4_1_U55_n_41,mac_muladd_8ns_16s_25s_26_4_1_U55_n_42,mac_muladd_8ns_16s_25s_26_4_1_U55_n_43,mac_muladd_8ns_16s_25s_26_4_1_U55_n_44,mac_muladd_8ns_16s_25s_26_4_1_U55_n_45,mac_muladd_8ns_16s_25s_26_4_1_U55_n_46,mac_muladd_8ns_16s_25s_26_4_1_U55_n_47,mac_muladd_8ns_16s_25s_26_4_1_U55_n_48,mac_muladd_8ns_16s_25s_26_4_1_U55_n_49,mac_muladd_8ns_16s_25s_26_4_1_U55_n_50,mac_muladd_8ns_16s_25s_26_4_1_U55_n_51}),
        .Q(p_read_19_reg_2554_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_i_1__13(p_read_22_reg_2596_pp0_iter1_reg),
        .p_reg_reg_i_1__13_0(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .p_reg_reg_i_1__13_1(p_read_25_reg_2632_pp0_iter1_reg),
        .p_reg_reg_i_1__13_2(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .p_reg_reg_i_1__13_3(p_read_4_reg_2374_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_51 mac_muladd_8ns_16s_25s_26_4_1_U56
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_2_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_6),
        .DSP_A_B_DATA_INST(p_read_21_reg_2582_pp0_iter1_reg),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U50_n_4,mac_muladd_8ns_16s_24s_25_4_1_U50_n_5,mac_muladd_8ns_16s_24s_25_4_1_U50_n_6,mac_muladd_8ns_16s_24s_25_4_1_U50_n_7,mac_muladd_8ns_16s_24s_25_4_1_U50_n_8,mac_muladd_8ns_16s_24s_25_4_1_U50_n_9,mac_muladd_8ns_16s_24s_25_4_1_U50_n_10,mac_muladd_8ns_16s_24s_25_4_1_U50_n_11,mac_muladd_8ns_16s_24s_25_4_1_U50_n_12,mac_muladd_8ns_16s_24s_25_4_1_U50_n_13,mac_muladd_8ns_16s_24s_25_4_1_U50_n_14,mac_muladd_8ns_16s_24s_25_4_1_U50_n_15,mac_muladd_8ns_16s_24s_25_4_1_U50_n_16,mac_muladd_8ns_16s_24s_25_4_1_U50_n_17,mac_muladd_8ns_16s_24s_25_4_1_U50_n_18,mac_muladd_8ns_16s_24s_25_4_1_U50_n_19,mac_muladd_8ns_16s_24s_25_4_1_U50_n_20,mac_muladd_8ns_16s_24s_25_4_1_U50_n_21,mac_muladd_8ns_16s_24s_25_4_1_U50_n_22,mac_muladd_8ns_16s_24s_25_4_1_U50_n_23,mac_muladd_8ns_16s_24s_25_4_1_U50_n_24,mac_muladd_8ns_16s_24s_25_4_1_U50_n_25,mac_muladd_8ns_16s_24s_25_4_1_U50_n_26,mac_muladd_8ns_16s_24s_25_4_1_U50_n_27,mac_muladd_8ns_16s_24s_25_4_1_U50_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U56_n_4,mac_muladd_8ns_16s_25s_26_4_1_U56_n_5,mac_muladd_8ns_16s_25s_26_4_1_U56_n_6,mac_muladd_8ns_16s_25s_26_4_1_U56_n_7,mac_muladd_8ns_16s_25s_26_4_1_U56_n_8,mac_muladd_8ns_16s_25s_26_4_1_U56_n_9,mac_muladd_8ns_16s_25s_26_4_1_U56_n_10,mac_muladd_8ns_16s_25s_26_4_1_U56_n_11,mac_muladd_8ns_16s_25s_26_4_1_U56_n_12,mac_muladd_8ns_16s_25s_26_4_1_U56_n_13,mac_muladd_8ns_16s_25s_26_4_1_U56_n_14,mac_muladd_8ns_16s_25s_26_4_1_U56_n_15,mac_muladd_8ns_16s_25s_26_4_1_U56_n_16,mac_muladd_8ns_16s_25s_26_4_1_U56_n_17,mac_muladd_8ns_16s_25s_26_4_1_U56_n_18,mac_muladd_8ns_16s_25s_26_4_1_U56_n_19,mac_muladd_8ns_16s_25s_26_4_1_U56_n_20,mac_muladd_8ns_16s_25s_26_4_1_U56_n_21,mac_muladd_8ns_16s_25s_26_4_1_U56_n_22,mac_muladd_8ns_16s_25s_26_4_1_U56_n_23,mac_muladd_8ns_16s_25s_26_4_1_U56_n_24,mac_muladd_8ns_16s_25s_26_4_1_U56_n_25,mac_muladd_8ns_16s_25s_26_4_1_U56_n_26,mac_muladd_8ns_16s_25s_26_4_1_U56_n_27,mac_muladd_8ns_16s_25s_26_4_1_U56_n_28,mac_muladd_8ns_16s_25s_26_4_1_U56_n_29,mac_muladd_8ns_16s_25s_26_4_1_U56_n_30,mac_muladd_8ns_16s_25s_26_4_1_U56_n_31,mac_muladd_8ns_16s_25s_26_4_1_U56_n_32,mac_muladd_8ns_16s_25s_26_4_1_U56_n_33,mac_muladd_8ns_16s_25s_26_4_1_U56_n_34,mac_muladd_8ns_16s_25s_26_4_1_U56_n_35,mac_muladd_8ns_16s_25s_26_4_1_U56_n_36,mac_muladd_8ns_16s_25s_26_4_1_U56_n_37,mac_muladd_8ns_16s_25s_26_4_1_U56_n_38,mac_muladd_8ns_16s_25s_26_4_1_U56_n_39,mac_muladd_8ns_16s_25s_26_4_1_U56_n_40,mac_muladd_8ns_16s_25s_26_4_1_U56_n_41,mac_muladd_8ns_16s_25s_26_4_1_U56_n_42,mac_muladd_8ns_16s_25s_26_4_1_U56_n_43,mac_muladd_8ns_16s_25s_26_4_1_U56_n_44,mac_muladd_8ns_16s_25s_26_4_1_U56_n_45,mac_muladd_8ns_16s_25s_26_4_1_U56_n_46,mac_muladd_8ns_16s_25s_26_4_1_U56_n_47,mac_muladd_8ns_16s_25s_26_4_1_U56_n_48,mac_muladd_8ns_16s_25s_26_4_1_U56_n_49,mac_muladd_8ns_16s_25s_26_4_1_U56_n_50,mac_muladd_8ns_16s_25s_26_4_1_U56_n_51}),
        .Q(p_read_18_reg_2540_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .icmp_ln215_7_reg_2851(icmp_ln215_7_reg_2851),
        .or_ln215_3_reg_2870(or_ln215_3_reg_2870),
        .p_reg_reg_i_1__15(p_read_24_reg_2620_pp0_iter1_reg),
        .p_reg_reg_i_1__15_0(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .p_reg_reg_i_1__15_1(p_read_27_reg_2652_pp0_iter1_reg),
        .p_reg_reg_i_1__15_2(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .p_reg_reg_i_1__15_3(p_read_6_reg_2406_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_52 mac_muladd_8ns_16s_25s_26_4_1_U57
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_2_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_6),
        .DSP_A_B_DATA_INST(p_read_20_reg_2568_pp0_iter1_reg),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U51_n_4,mac_muladd_8ns_16s_24s_25_4_1_U51_n_5,mac_muladd_8ns_16s_24s_25_4_1_U51_n_6,mac_muladd_8ns_16s_24s_25_4_1_U51_n_7,mac_muladd_8ns_16s_24s_25_4_1_U51_n_8,mac_muladd_8ns_16s_24s_25_4_1_U51_n_9,mac_muladd_8ns_16s_24s_25_4_1_U51_n_10,mac_muladd_8ns_16s_24s_25_4_1_U51_n_11,mac_muladd_8ns_16s_24s_25_4_1_U51_n_12,mac_muladd_8ns_16s_24s_25_4_1_U51_n_13,mac_muladd_8ns_16s_24s_25_4_1_U51_n_14,mac_muladd_8ns_16s_24s_25_4_1_U51_n_15,mac_muladd_8ns_16s_24s_25_4_1_U51_n_16,mac_muladd_8ns_16s_24s_25_4_1_U51_n_17,mac_muladd_8ns_16s_24s_25_4_1_U51_n_18,mac_muladd_8ns_16s_24s_25_4_1_U51_n_19,mac_muladd_8ns_16s_24s_25_4_1_U51_n_20,mac_muladd_8ns_16s_24s_25_4_1_U51_n_21,mac_muladd_8ns_16s_24s_25_4_1_U51_n_22,mac_muladd_8ns_16s_24s_25_4_1_U51_n_23,mac_muladd_8ns_16s_24s_25_4_1_U51_n_24,mac_muladd_8ns_16s_24s_25_4_1_U51_n_25,mac_muladd_8ns_16s_24s_25_4_1_U51_n_26,mac_muladd_8ns_16s_24s_25_4_1_U51_n_27,mac_muladd_8ns_16s_24s_25_4_1_U51_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U57_n_4,mac_muladd_8ns_16s_25s_26_4_1_U57_n_5,mac_muladd_8ns_16s_25s_26_4_1_U57_n_6,mac_muladd_8ns_16s_25s_26_4_1_U57_n_7,mac_muladd_8ns_16s_25s_26_4_1_U57_n_8,mac_muladd_8ns_16s_25s_26_4_1_U57_n_9,mac_muladd_8ns_16s_25s_26_4_1_U57_n_10,mac_muladd_8ns_16s_25s_26_4_1_U57_n_11,mac_muladd_8ns_16s_25s_26_4_1_U57_n_12,mac_muladd_8ns_16s_25s_26_4_1_U57_n_13,mac_muladd_8ns_16s_25s_26_4_1_U57_n_14,mac_muladd_8ns_16s_25s_26_4_1_U57_n_15,mac_muladd_8ns_16s_25s_26_4_1_U57_n_16,mac_muladd_8ns_16s_25s_26_4_1_U57_n_17,mac_muladd_8ns_16s_25s_26_4_1_U57_n_18,mac_muladd_8ns_16s_25s_26_4_1_U57_n_19,mac_muladd_8ns_16s_25s_26_4_1_U57_n_20,mac_muladd_8ns_16s_25s_26_4_1_U57_n_21,mac_muladd_8ns_16s_25s_26_4_1_U57_n_22,mac_muladd_8ns_16s_25s_26_4_1_U57_n_23,mac_muladd_8ns_16s_25s_26_4_1_U57_n_24,mac_muladd_8ns_16s_25s_26_4_1_U57_n_25,mac_muladd_8ns_16s_25s_26_4_1_U57_n_26,mac_muladd_8ns_16s_25s_26_4_1_U57_n_27,mac_muladd_8ns_16s_25s_26_4_1_U57_n_28,mac_muladd_8ns_16s_25s_26_4_1_U57_n_29,mac_muladd_8ns_16s_25s_26_4_1_U57_n_30,mac_muladd_8ns_16s_25s_26_4_1_U57_n_31,mac_muladd_8ns_16s_25s_26_4_1_U57_n_32,mac_muladd_8ns_16s_25s_26_4_1_U57_n_33,mac_muladd_8ns_16s_25s_26_4_1_U57_n_34,mac_muladd_8ns_16s_25s_26_4_1_U57_n_35,mac_muladd_8ns_16s_25s_26_4_1_U57_n_36,mac_muladd_8ns_16s_25s_26_4_1_U57_n_37,mac_muladd_8ns_16s_25s_26_4_1_U57_n_38,mac_muladd_8ns_16s_25s_26_4_1_U57_n_39,mac_muladd_8ns_16s_25s_26_4_1_U57_n_40,mac_muladd_8ns_16s_25s_26_4_1_U57_n_41,mac_muladd_8ns_16s_25s_26_4_1_U57_n_42,mac_muladd_8ns_16s_25s_26_4_1_U57_n_43,mac_muladd_8ns_16s_25s_26_4_1_U57_n_44,mac_muladd_8ns_16s_25s_26_4_1_U57_n_45,mac_muladd_8ns_16s_25s_26_4_1_U57_n_46,mac_muladd_8ns_16s_25s_26_4_1_U57_n_47,mac_muladd_8ns_16s_25s_26_4_1_U57_n_48,mac_muladd_8ns_16s_25s_26_4_1_U57_n_49,mac_muladd_8ns_16s_25s_26_4_1_U57_n_50,mac_muladd_8ns_16s_25s_26_4_1_U57_n_51}),
        .Q(p_read_17_reg_2526_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .icmp_ln215_7_reg_2851(icmp_ln215_7_reg_2851),
        .or_ln215_3_reg_2870(or_ln215_3_reg_2870),
        .p_reg_reg_i_1__17(p_read_23_reg_2608_pp0_iter1_reg),
        .p_reg_reg_i_1__17_0(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .p_reg_reg_i_1__17_1(p_read_26_reg_2642_pp0_iter1_reg),
        .p_reg_reg_i_1__17_2(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .p_reg_reg_i_1__17_3(p_read_5_reg_2390_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_53 mac_muladd_8ns_16s_25s_26_4_1_U58
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_2_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_6),
        .DSP_A_B_DATA_INST(p_read_16_reg_2512_pp0_iter1_reg),
        .DSP_A_B_DATA_INST_0(p_read_19_reg_2554_pp0_iter1_reg),
        .P({mac_muladd_8ns_16s_24s_25_4_1_U52_n_4,mac_muladd_8ns_16s_24s_25_4_1_U52_n_5,mac_muladd_8ns_16s_24s_25_4_1_U52_n_6,mac_muladd_8ns_16s_24s_25_4_1_U52_n_7,mac_muladd_8ns_16s_24s_25_4_1_U52_n_8,mac_muladd_8ns_16s_24s_25_4_1_U52_n_9,mac_muladd_8ns_16s_24s_25_4_1_U52_n_10,mac_muladd_8ns_16s_24s_25_4_1_U52_n_11,mac_muladd_8ns_16s_24s_25_4_1_U52_n_12,mac_muladd_8ns_16s_24s_25_4_1_U52_n_13,mac_muladd_8ns_16s_24s_25_4_1_U52_n_14,mac_muladd_8ns_16s_24s_25_4_1_U52_n_15,mac_muladd_8ns_16s_24s_25_4_1_U52_n_16,mac_muladd_8ns_16s_24s_25_4_1_U52_n_17,mac_muladd_8ns_16s_24s_25_4_1_U52_n_18,mac_muladd_8ns_16s_24s_25_4_1_U52_n_19,mac_muladd_8ns_16s_24s_25_4_1_U52_n_20,mac_muladd_8ns_16s_24s_25_4_1_U52_n_21,mac_muladd_8ns_16s_24s_25_4_1_U52_n_22,mac_muladd_8ns_16s_24s_25_4_1_U52_n_23,mac_muladd_8ns_16s_24s_25_4_1_U52_n_24,mac_muladd_8ns_16s_24s_25_4_1_U52_n_25,mac_muladd_8ns_16s_24s_25_4_1_U52_n_26,mac_muladd_8ns_16s_24s_25_4_1_U52_n_27,mac_muladd_8ns_16s_24s_25_4_1_U52_n_28}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U58_n_4,mac_muladd_8ns_16s_25s_26_4_1_U58_n_5,mac_muladd_8ns_16s_25s_26_4_1_U58_n_6,mac_muladd_8ns_16s_25s_26_4_1_U58_n_7,mac_muladd_8ns_16s_25s_26_4_1_U58_n_8,mac_muladd_8ns_16s_25s_26_4_1_U58_n_9,mac_muladd_8ns_16s_25s_26_4_1_U58_n_10,mac_muladd_8ns_16s_25s_26_4_1_U58_n_11,mac_muladd_8ns_16s_25s_26_4_1_U58_n_12,mac_muladd_8ns_16s_25s_26_4_1_U58_n_13,mac_muladd_8ns_16s_25s_26_4_1_U58_n_14,mac_muladd_8ns_16s_25s_26_4_1_U58_n_15,mac_muladd_8ns_16s_25s_26_4_1_U58_n_16,mac_muladd_8ns_16s_25s_26_4_1_U58_n_17,mac_muladd_8ns_16s_25s_26_4_1_U58_n_18,mac_muladd_8ns_16s_25s_26_4_1_U58_n_19,mac_muladd_8ns_16s_25s_26_4_1_U58_n_20,mac_muladd_8ns_16s_25s_26_4_1_U58_n_21,mac_muladd_8ns_16s_25s_26_4_1_U58_n_22,mac_muladd_8ns_16s_25s_26_4_1_U58_n_23,mac_muladd_8ns_16s_25s_26_4_1_U58_n_24,mac_muladd_8ns_16s_25s_26_4_1_U58_n_25,mac_muladd_8ns_16s_25s_26_4_1_U58_n_26,mac_muladd_8ns_16s_25s_26_4_1_U58_n_27,mac_muladd_8ns_16s_25s_26_4_1_U58_n_28,mac_muladd_8ns_16s_25s_26_4_1_U58_n_29,mac_muladd_8ns_16s_25s_26_4_1_U58_n_30,mac_muladd_8ns_16s_25s_26_4_1_U58_n_31,mac_muladd_8ns_16s_25s_26_4_1_U58_n_32,mac_muladd_8ns_16s_25s_26_4_1_U58_n_33,mac_muladd_8ns_16s_25s_26_4_1_U58_n_34,mac_muladd_8ns_16s_25s_26_4_1_U58_n_35,mac_muladd_8ns_16s_25s_26_4_1_U58_n_36,mac_muladd_8ns_16s_25s_26_4_1_U58_n_37,mac_muladd_8ns_16s_25s_26_4_1_U58_n_38,mac_muladd_8ns_16s_25s_26_4_1_U58_n_39,mac_muladd_8ns_16s_25s_26_4_1_U58_n_40,mac_muladd_8ns_16s_25s_26_4_1_U58_n_41,mac_muladd_8ns_16s_25s_26_4_1_U58_n_42,mac_muladd_8ns_16s_25s_26_4_1_U58_n_43,mac_muladd_8ns_16s_25s_26_4_1_U58_n_44,mac_muladd_8ns_16s_25s_26_4_1_U58_n_45,mac_muladd_8ns_16s_25s_26_4_1_U58_n_46,mac_muladd_8ns_16s_25s_26_4_1_U58_n_47,mac_muladd_8ns_16s_25s_26_4_1_U58_n_48,mac_muladd_8ns_16s_25s_26_4_1_U58_n_49,mac_muladd_8ns_16s_25s_26_4_1_U58_n_50,mac_muladd_8ns_16s_25s_26_4_1_U58_n_51}),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_0(ap_enable_reg_pp0_iter2_0),
        .ap_enable_reg_pp1_iter8(ap_enable_reg_pp1_iter8),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .icmp_ln215_7_reg_2851(icmp_ln215_7_reg_2851),
        .icmp_ln636_reg_2741_pp1_iter7_reg(icmp_ln636_reg_2741_pp1_iter7_reg),
        .icmp_ln636_reg_2741_pp1_iter8_reg(icmp_ln636_reg_2741_pp1_iter8_reg),
        .icmp_ln696_reg_2745_pp1_iter7_reg(icmp_ln696_reg_2745_pp1_iter7_reg),
        .icmp_ln696_reg_2745_pp1_iter8_reg(icmp_ln696_reg_2745_pp1_iter8_reg),
        .or_ln215_3_reg_2870(or_ln215_3_reg_2870),
        .p_reg_reg_i_1__19(p_read_22_reg_2596_pp0_iter1_reg),
        .p_reg_reg_i_1__19_0(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .p_reg_reg_i_1__19_1(p_read_25_reg_2632_pp0_iter1_reg),
        .p_reg_reg_i_1__19_2(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .p_reg_reg_i_1__19_3(p_read_4_reg_2374_pp0_iter1_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1 mac_muladd_8ns_16s_26s_26_4_1_U59
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_3_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_1),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U59_n_4,mac_muladd_8ns_16s_26s_26_4_1_U59_n_5,mac_muladd_8ns_16s_26s_26_4_1_U59_n_6,mac_muladd_8ns_16s_26s_26_4_1_U59_n_7,mac_muladd_8ns_16s_26s_26_4_1_U59_n_8,mac_muladd_8ns_16s_26s_26_4_1_U59_n_9,mac_muladd_8ns_16s_26s_26_4_1_U59_n_10,mac_muladd_8ns_16s_26s_26_4_1_U59_n_11,mac_muladd_8ns_16s_26s_26_4_1_U59_n_12,mac_muladd_8ns_16s_26s_26_4_1_U59_n_13,mac_muladd_8ns_16s_26s_26_4_1_U59_n_14,mac_muladd_8ns_16s_26s_26_4_1_U59_n_15,mac_muladd_8ns_16s_26s_26_4_1_U59_n_16,mac_muladd_8ns_16s_26s_26_4_1_U59_n_17,mac_muladd_8ns_16s_26s_26_4_1_U59_n_18,mac_muladd_8ns_16s_26s_26_4_1_U59_n_19,mac_muladd_8ns_16s_26s_26_4_1_U59_n_20,mac_muladd_8ns_16s_26s_26_4_1_U59_n_21,mac_muladd_8ns_16s_26s_26_4_1_U59_n_22,mac_muladd_8ns_16s_26s_26_4_1_U59_n_23,mac_muladd_8ns_16s_26s_26_4_1_U59_n_24,mac_muladd_8ns_16s_26s_26_4_1_U59_n_25,mac_muladd_8ns_16s_26s_26_4_1_U59_n_26,mac_muladd_8ns_16s_26s_26_4_1_U59_n_27,mac_muladd_8ns_16s_26s_26_4_1_U59_n_28,mac_muladd_8ns_16s_26s_26_4_1_U59_n_29}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U53_n_4,mac_muladd_8ns_16s_25s_26_4_1_U53_n_5,mac_muladd_8ns_16s_25s_26_4_1_U53_n_6,mac_muladd_8ns_16s_25s_26_4_1_U53_n_7,mac_muladd_8ns_16s_25s_26_4_1_U53_n_8,mac_muladd_8ns_16s_25s_26_4_1_U53_n_9,mac_muladd_8ns_16s_25s_26_4_1_U53_n_10,mac_muladd_8ns_16s_25s_26_4_1_U53_n_11,mac_muladd_8ns_16s_25s_26_4_1_U53_n_12,mac_muladd_8ns_16s_25s_26_4_1_U53_n_13,mac_muladd_8ns_16s_25s_26_4_1_U53_n_14,mac_muladd_8ns_16s_25s_26_4_1_U53_n_15,mac_muladd_8ns_16s_25s_26_4_1_U53_n_16,mac_muladd_8ns_16s_25s_26_4_1_U53_n_17,mac_muladd_8ns_16s_25s_26_4_1_U53_n_18,mac_muladd_8ns_16s_25s_26_4_1_U53_n_19,mac_muladd_8ns_16s_25s_26_4_1_U53_n_20,mac_muladd_8ns_16s_25s_26_4_1_U53_n_21,mac_muladd_8ns_16s_25s_26_4_1_U53_n_22,mac_muladd_8ns_16s_25s_26_4_1_U53_n_23,mac_muladd_8ns_16s_25s_26_4_1_U53_n_24,mac_muladd_8ns_16s_25s_26_4_1_U53_n_25,mac_muladd_8ns_16s_25s_26_4_1_U53_n_26,mac_muladd_8ns_16s_25s_26_4_1_U53_n_27,mac_muladd_8ns_16s_25s_26_4_1_U53_n_28,mac_muladd_8ns_16s_25s_26_4_1_U53_n_29,mac_muladd_8ns_16s_25s_26_4_1_U53_n_30,mac_muladd_8ns_16s_25s_26_4_1_U53_n_31,mac_muladd_8ns_16s_25s_26_4_1_U53_n_32,mac_muladd_8ns_16s_25s_26_4_1_U53_n_33,mac_muladd_8ns_16s_25s_26_4_1_U53_n_34,mac_muladd_8ns_16s_25s_26_4_1_U53_n_35,mac_muladd_8ns_16s_25s_26_4_1_U53_n_36,mac_muladd_8ns_16s_25s_26_4_1_U53_n_37,mac_muladd_8ns_16s_25s_26_4_1_U53_n_38,mac_muladd_8ns_16s_25s_26_4_1_U53_n_39,mac_muladd_8ns_16s_25s_26_4_1_U53_n_40,mac_muladd_8ns_16s_25s_26_4_1_U53_n_41,mac_muladd_8ns_16s_25s_26_4_1_U53_n_42,mac_muladd_8ns_16s_25s_26_4_1_U53_n_43,mac_muladd_8ns_16s_25s_26_4_1_U53_n_44,mac_muladd_8ns_16s_25s_26_4_1_U53_n_45,mac_muladd_8ns_16s_25s_26_4_1_U53_n_46,mac_muladd_8ns_16s_25s_26_4_1_U53_n_47,mac_muladd_8ns_16s_25s_26_4_1_U53_n_48,mac_muladd_8ns_16s_25s_26_4_1_U53_n_49,mac_muladd_8ns_16s_25s_26_4_1_U53_n_50,mac_muladd_8ns_16s_25s_26_4_1_U53_n_51}),
        .Q(select_ln215_11_reg_2922),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_54 mac_muladd_8ns_16s_26s_26_4_1_U60
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_3_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_1),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U60_n_4,mac_muladd_8ns_16s_26s_26_4_1_U60_n_5,mac_muladd_8ns_16s_26s_26_4_1_U60_n_6,mac_muladd_8ns_16s_26s_26_4_1_U60_n_7,mac_muladd_8ns_16s_26s_26_4_1_U60_n_8,mac_muladd_8ns_16s_26s_26_4_1_U60_n_9,mac_muladd_8ns_16s_26s_26_4_1_U60_n_10,mac_muladd_8ns_16s_26s_26_4_1_U60_n_11,mac_muladd_8ns_16s_26s_26_4_1_U60_n_12,mac_muladd_8ns_16s_26s_26_4_1_U60_n_13,mac_muladd_8ns_16s_26s_26_4_1_U60_n_14,mac_muladd_8ns_16s_26s_26_4_1_U60_n_15,mac_muladd_8ns_16s_26s_26_4_1_U60_n_16,mac_muladd_8ns_16s_26s_26_4_1_U60_n_17,mac_muladd_8ns_16s_26s_26_4_1_U60_n_18,mac_muladd_8ns_16s_26s_26_4_1_U60_n_19,mac_muladd_8ns_16s_26s_26_4_1_U60_n_20,mac_muladd_8ns_16s_26s_26_4_1_U60_n_21,mac_muladd_8ns_16s_26s_26_4_1_U60_n_22,mac_muladd_8ns_16s_26s_26_4_1_U60_n_23,mac_muladd_8ns_16s_26s_26_4_1_U60_n_24,mac_muladd_8ns_16s_26s_26_4_1_U60_n_25,mac_muladd_8ns_16s_26s_26_4_1_U60_n_26,mac_muladd_8ns_16s_26s_26_4_1_U60_n_27,mac_muladd_8ns_16s_26s_26_4_1_U60_n_28,mac_muladd_8ns_16s_26s_26_4_1_U60_n_29}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U54_n_4,mac_muladd_8ns_16s_25s_26_4_1_U54_n_5,mac_muladd_8ns_16s_25s_26_4_1_U54_n_6,mac_muladd_8ns_16s_25s_26_4_1_U54_n_7,mac_muladd_8ns_16s_25s_26_4_1_U54_n_8,mac_muladd_8ns_16s_25s_26_4_1_U54_n_9,mac_muladd_8ns_16s_25s_26_4_1_U54_n_10,mac_muladd_8ns_16s_25s_26_4_1_U54_n_11,mac_muladd_8ns_16s_25s_26_4_1_U54_n_12,mac_muladd_8ns_16s_25s_26_4_1_U54_n_13,mac_muladd_8ns_16s_25s_26_4_1_U54_n_14,mac_muladd_8ns_16s_25s_26_4_1_U54_n_15,mac_muladd_8ns_16s_25s_26_4_1_U54_n_16,mac_muladd_8ns_16s_25s_26_4_1_U54_n_17,mac_muladd_8ns_16s_25s_26_4_1_U54_n_18,mac_muladd_8ns_16s_25s_26_4_1_U54_n_19,mac_muladd_8ns_16s_25s_26_4_1_U54_n_20,mac_muladd_8ns_16s_25s_26_4_1_U54_n_21,mac_muladd_8ns_16s_25s_26_4_1_U54_n_22,mac_muladd_8ns_16s_25s_26_4_1_U54_n_23,mac_muladd_8ns_16s_25s_26_4_1_U54_n_24,mac_muladd_8ns_16s_25s_26_4_1_U54_n_25,mac_muladd_8ns_16s_25s_26_4_1_U54_n_26,mac_muladd_8ns_16s_25s_26_4_1_U54_n_27,mac_muladd_8ns_16s_25s_26_4_1_U54_n_28,mac_muladd_8ns_16s_25s_26_4_1_U54_n_29,mac_muladd_8ns_16s_25s_26_4_1_U54_n_30,mac_muladd_8ns_16s_25s_26_4_1_U54_n_31,mac_muladd_8ns_16s_25s_26_4_1_U54_n_32,mac_muladd_8ns_16s_25s_26_4_1_U54_n_33,mac_muladd_8ns_16s_25s_26_4_1_U54_n_34,mac_muladd_8ns_16s_25s_26_4_1_U54_n_35,mac_muladd_8ns_16s_25s_26_4_1_U54_n_36,mac_muladd_8ns_16s_25s_26_4_1_U54_n_37,mac_muladd_8ns_16s_25s_26_4_1_U54_n_38,mac_muladd_8ns_16s_25s_26_4_1_U54_n_39,mac_muladd_8ns_16s_25s_26_4_1_U54_n_40,mac_muladd_8ns_16s_25s_26_4_1_U54_n_41,mac_muladd_8ns_16s_25s_26_4_1_U54_n_42,mac_muladd_8ns_16s_25s_26_4_1_U54_n_43,mac_muladd_8ns_16s_25s_26_4_1_U54_n_44,mac_muladd_8ns_16s_25s_26_4_1_U54_n_45,mac_muladd_8ns_16s_25s_26_4_1_U54_n_46,mac_muladd_8ns_16s_25s_26_4_1_U54_n_47,mac_muladd_8ns_16s_25s_26_4_1_U54_n_48,mac_muladd_8ns_16s_25s_26_4_1_U54_n_49,mac_muladd_8ns_16s_25s_26_4_1_U54_n_50,mac_muladd_8ns_16s_25s_26_4_1_U54_n_51}),
        .Q(select_ln215_31_reg_2947),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_55 mac_muladd_8ns_16s_26s_26_4_1_U61
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_3_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_1),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U61_n_4,mac_muladd_8ns_16s_26s_26_4_1_U61_n_5,mac_muladd_8ns_16s_26s_26_4_1_U61_n_6,mac_muladd_8ns_16s_26s_26_4_1_U61_n_7,mac_muladd_8ns_16s_26s_26_4_1_U61_n_8,mac_muladd_8ns_16s_26s_26_4_1_U61_n_9,mac_muladd_8ns_16s_26s_26_4_1_U61_n_10,mac_muladd_8ns_16s_26s_26_4_1_U61_n_11,mac_muladd_8ns_16s_26s_26_4_1_U61_n_12,mac_muladd_8ns_16s_26s_26_4_1_U61_n_13,mac_muladd_8ns_16s_26s_26_4_1_U61_n_14,mac_muladd_8ns_16s_26s_26_4_1_U61_n_15,mac_muladd_8ns_16s_26s_26_4_1_U61_n_16,mac_muladd_8ns_16s_26s_26_4_1_U61_n_17,mac_muladd_8ns_16s_26s_26_4_1_U61_n_18,mac_muladd_8ns_16s_26s_26_4_1_U61_n_19,mac_muladd_8ns_16s_26s_26_4_1_U61_n_20,mac_muladd_8ns_16s_26s_26_4_1_U61_n_21,mac_muladd_8ns_16s_26s_26_4_1_U61_n_22,mac_muladd_8ns_16s_26s_26_4_1_U61_n_23,mac_muladd_8ns_16s_26s_26_4_1_U61_n_24,mac_muladd_8ns_16s_26s_26_4_1_U61_n_25,mac_muladd_8ns_16s_26s_26_4_1_U61_n_26,mac_muladd_8ns_16s_26s_26_4_1_U61_n_27,mac_muladd_8ns_16s_26s_26_4_1_U61_n_28,mac_muladd_8ns_16s_26s_26_4_1_U61_n_29}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U55_n_4,mac_muladd_8ns_16s_25s_26_4_1_U55_n_5,mac_muladd_8ns_16s_25s_26_4_1_U55_n_6,mac_muladd_8ns_16s_25s_26_4_1_U55_n_7,mac_muladd_8ns_16s_25s_26_4_1_U55_n_8,mac_muladd_8ns_16s_25s_26_4_1_U55_n_9,mac_muladd_8ns_16s_25s_26_4_1_U55_n_10,mac_muladd_8ns_16s_25s_26_4_1_U55_n_11,mac_muladd_8ns_16s_25s_26_4_1_U55_n_12,mac_muladd_8ns_16s_25s_26_4_1_U55_n_13,mac_muladd_8ns_16s_25s_26_4_1_U55_n_14,mac_muladd_8ns_16s_25s_26_4_1_U55_n_15,mac_muladd_8ns_16s_25s_26_4_1_U55_n_16,mac_muladd_8ns_16s_25s_26_4_1_U55_n_17,mac_muladd_8ns_16s_25s_26_4_1_U55_n_18,mac_muladd_8ns_16s_25s_26_4_1_U55_n_19,mac_muladd_8ns_16s_25s_26_4_1_U55_n_20,mac_muladd_8ns_16s_25s_26_4_1_U55_n_21,mac_muladd_8ns_16s_25s_26_4_1_U55_n_22,mac_muladd_8ns_16s_25s_26_4_1_U55_n_23,mac_muladd_8ns_16s_25s_26_4_1_U55_n_24,mac_muladd_8ns_16s_25s_26_4_1_U55_n_25,mac_muladd_8ns_16s_25s_26_4_1_U55_n_26,mac_muladd_8ns_16s_25s_26_4_1_U55_n_27,mac_muladd_8ns_16s_25s_26_4_1_U55_n_28,mac_muladd_8ns_16s_25s_26_4_1_U55_n_29,mac_muladd_8ns_16s_25s_26_4_1_U55_n_30,mac_muladd_8ns_16s_25s_26_4_1_U55_n_31,mac_muladd_8ns_16s_25s_26_4_1_U55_n_32,mac_muladd_8ns_16s_25s_26_4_1_U55_n_33,mac_muladd_8ns_16s_25s_26_4_1_U55_n_34,mac_muladd_8ns_16s_25s_26_4_1_U55_n_35,mac_muladd_8ns_16s_25s_26_4_1_U55_n_36,mac_muladd_8ns_16s_25s_26_4_1_U55_n_37,mac_muladd_8ns_16s_25s_26_4_1_U55_n_38,mac_muladd_8ns_16s_25s_26_4_1_U55_n_39,mac_muladd_8ns_16s_25s_26_4_1_U55_n_40,mac_muladd_8ns_16s_25s_26_4_1_U55_n_41,mac_muladd_8ns_16s_25s_26_4_1_U55_n_42,mac_muladd_8ns_16s_25s_26_4_1_U55_n_43,mac_muladd_8ns_16s_25s_26_4_1_U55_n_44,mac_muladd_8ns_16s_25s_26_4_1_U55_n_45,mac_muladd_8ns_16s_25s_26_4_1_U55_n_46,mac_muladd_8ns_16s_25s_26_4_1_U55_n_47,mac_muladd_8ns_16s_25s_26_4_1_U55_n_48,mac_muladd_8ns_16s_25s_26_4_1_U55_n_49,mac_muladd_8ns_16s_25s_26_4_1_U55_n_50,mac_muladd_8ns_16s_25s_26_4_1_U55_n_51}),
        .Q(select_ln215_51_reg_2972),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_56 mac_muladd_8ns_16s_26s_26_4_1_U62
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_3_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_7),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U62_n_4,mac_muladd_8ns_16s_26s_26_4_1_U62_n_5,mac_muladd_8ns_16s_26s_26_4_1_U62_n_6,mac_muladd_8ns_16s_26s_26_4_1_U62_n_7,mac_muladd_8ns_16s_26s_26_4_1_U62_n_8,mac_muladd_8ns_16s_26s_26_4_1_U62_n_9,mac_muladd_8ns_16s_26s_26_4_1_U62_n_10,mac_muladd_8ns_16s_26s_26_4_1_U62_n_11,mac_muladd_8ns_16s_26s_26_4_1_U62_n_12,mac_muladd_8ns_16s_26s_26_4_1_U62_n_13,mac_muladd_8ns_16s_26s_26_4_1_U62_n_14,mac_muladd_8ns_16s_26s_26_4_1_U62_n_15,mac_muladd_8ns_16s_26s_26_4_1_U62_n_16,mac_muladd_8ns_16s_26s_26_4_1_U62_n_17,mac_muladd_8ns_16s_26s_26_4_1_U62_n_18,mac_muladd_8ns_16s_26s_26_4_1_U62_n_19,mac_muladd_8ns_16s_26s_26_4_1_U62_n_20,mac_muladd_8ns_16s_26s_26_4_1_U62_n_21,mac_muladd_8ns_16s_26s_26_4_1_U62_n_22,mac_muladd_8ns_16s_26s_26_4_1_U62_n_23,mac_muladd_8ns_16s_26s_26_4_1_U62_n_24,mac_muladd_8ns_16s_26s_26_4_1_U62_n_25,mac_muladd_8ns_16s_26s_26_4_1_U62_n_26,mac_muladd_8ns_16s_26s_26_4_1_U62_n_27,mac_muladd_8ns_16s_26s_26_4_1_U62_n_28,mac_muladd_8ns_16s_26s_26_4_1_U62_n_29}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U56_n_4,mac_muladd_8ns_16s_25s_26_4_1_U56_n_5,mac_muladd_8ns_16s_25s_26_4_1_U56_n_6,mac_muladd_8ns_16s_25s_26_4_1_U56_n_7,mac_muladd_8ns_16s_25s_26_4_1_U56_n_8,mac_muladd_8ns_16s_25s_26_4_1_U56_n_9,mac_muladd_8ns_16s_25s_26_4_1_U56_n_10,mac_muladd_8ns_16s_25s_26_4_1_U56_n_11,mac_muladd_8ns_16s_25s_26_4_1_U56_n_12,mac_muladd_8ns_16s_25s_26_4_1_U56_n_13,mac_muladd_8ns_16s_25s_26_4_1_U56_n_14,mac_muladd_8ns_16s_25s_26_4_1_U56_n_15,mac_muladd_8ns_16s_25s_26_4_1_U56_n_16,mac_muladd_8ns_16s_25s_26_4_1_U56_n_17,mac_muladd_8ns_16s_25s_26_4_1_U56_n_18,mac_muladd_8ns_16s_25s_26_4_1_U56_n_19,mac_muladd_8ns_16s_25s_26_4_1_U56_n_20,mac_muladd_8ns_16s_25s_26_4_1_U56_n_21,mac_muladd_8ns_16s_25s_26_4_1_U56_n_22,mac_muladd_8ns_16s_25s_26_4_1_U56_n_23,mac_muladd_8ns_16s_25s_26_4_1_U56_n_24,mac_muladd_8ns_16s_25s_26_4_1_U56_n_25,mac_muladd_8ns_16s_25s_26_4_1_U56_n_26,mac_muladd_8ns_16s_25s_26_4_1_U56_n_27,mac_muladd_8ns_16s_25s_26_4_1_U56_n_28,mac_muladd_8ns_16s_25s_26_4_1_U56_n_29,mac_muladd_8ns_16s_25s_26_4_1_U56_n_30,mac_muladd_8ns_16s_25s_26_4_1_U56_n_31,mac_muladd_8ns_16s_25s_26_4_1_U56_n_32,mac_muladd_8ns_16s_25s_26_4_1_U56_n_33,mac_muladd_8ns_16s_25s_26_4_1_U56_n_34,mac_muladd_8ns_16s_25s_26_4_1_U56_n_35,mac_muladd_8ns_16s_25s_26_4_1_U56_n_36,mac_muladd_8ns_16s_25s_26_4_1_U56_n_37,mac_muladd_8ns_16s_25s_26_4_1_U56_n_38,mac_muladd_8ns_16s_25s_26_4_1_U56_n_39,mac_muladd_8ns_16s_25s_26_4_1_U56_n_40,mac_muladd_8ns_16s_25s_26_4_1_U56_n_41,mac_muladd_8ns_16s_25s_26_4_1_U56_n_42,mac_muladd_8ns_16s_25s_26_4_1_U56_n_43,mac_muladd_8ns_16s_25s_26_4_1_U56_n_44,mac_muladd_8ns_16s_25s_26_4_1_U56_n_45,mac_muladd_8ns_16s_25s_26_4_1_U56_n_46,mac_muladd_8ns_16s_25s_26_4_1_U56_n_47,mac_muladd_8ns_16s_25s_26_4_1_U56_n_48,mac_muladd_8ns_16s_25s_26_4_1_U56_n_49,mac_muladd_8ns_16s_25s_26_4_1_U56_n_50,mac_muladd_8ns_16s_25s_26_4_1_U56_n_51}),
        .Q(select_ln215_71_reg_3009),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_57 mac_muladd_8ns_16s_26s_26_4_1_U63
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_3_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_7),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U63_n_4,mac_muladd_8ns_16s_26s_26_4_1_U63_n_5,mac_muladd_8ns_16s_26s_26_4_1_U63_n_6,mac_muladd_8ns_16s_26s_26_4_1_U63_n_7,mac_muladd_8ns_16s_26s_26_4_1_U63_n_8,mac_muladd_8ns_16s_26s_26_4_1_U63_n_9,mac_muladd_8ns_16s_26s_26_4_1_U63_n_10,mac_muladd_8ns_16s_26s_26_4_1_U63_n_11,mac_muladd_8ns_16s_26s_26_4_1_U63_n_12,mac_muladd_8ns_16s_26s_26_4_1_U63_n_13,mac_muladd_8ns_16s_26s_26_4_1_U63_n_14,mac_muladd_8ns_16s_26s_26_4_1_U63_n_15,mac_muladd_8ns_16s_26s_26_4_1_U63_n_16,mac_muladd_8ns_16s_26s_26_4_1_U63_n_17,mac_muladd_8ns_16s_26s_26_4_1_U63_n_18,mac_muladd_8ns_16s_26s_26_4_1_U63_n_19,mac_muladd_8ns_16s_26s_26_4_1_U63_n_20,mac_muladd_8ns_16s_26s_26_4_1_U63_n_21,mac_muladd_8ns_16s_26s_26_4_1_U63_n_22,mac_muladd_8ns_16s_26s_26_4_1_U63_n_23,mac_muladd_8ns_16s_26s_26_4_1_U63_n_24,mac_muladd_8ns_16s_26s_26_4_1_U63_n_25,mac_muladd_8ns_16s_26s_26_4_1_U63_n_26,mac_muladd_8ns_16s_26s_26_4_1_U63_n_27,mac_muladd_8ns_16s_26s_26_4_1_U63_n_28,mac_muladd_8ns_16s_26s_26_4_1_U63_n_29}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U57_n_4,mac_muladd_8ns_16s_25s_26_4_1_U57_n_5,mac_muladd_8ns_16s_25s_26_4_1_U57_n_6,mac_muladd_8ns_16s_25s_26_4_1_U57_n_7,mac_muladd_8ns_16s_25s_26_4_1_U57_n_8,mac_muladd_8ns_16s_25s_26_4_1_U57_n_9,mac_muladd_8ns_16s_25s_26_4_1_U57_n_10,mac_muladd_8ns_16s_25s_26_4_1_U57_n_11,mac_muladd_8ns_16s_25s_26_4_1_U57_n_12,mac_muladd_8ns_16s_25s_26_4_1_U57_n_13,mac_muladd_8ns_16s_25s_26_4_1_U57_n_14,mac_muladd_8ns_16s_25s_26_4_1_U57_n_15,mac_muladd_8ns_16s_25s_26_4_1_U57_n_16,mac_muladd_8ns_16s_25s_26_4_1_U57_n_17,mac_muladd_8ns_16s_25s_26_4_1_U57_n_18,mac_muladd_8ns_16s_25s_26_4_1_U57_n_19,mac_muladd_8ns_16s_25s_26_4_1_U57_n_20,mac_muladd_8ns_16s_25s_26_4_1_U57_n_21,mac_muladd_8ns_16s_25s_26_4_1_U57_n_22,mac_muladd_8ns_16s_25s_26_4_1_U57_n_23,mac_muladd_8ns_16s_25s_26_4_1_U57_n_24,mac_muladd_8ns_16s_25s_26_4_1_U57_n_25,mac_muladd_8ns_16s_25s_26_4_1_U57_n_26,mac_muladd_8ns_16s_25s_26_4_1_U57_n_27,mac_muladd_8ns_16s_25s_26_4_1_U57_n_28,mac_muladd_8ns_16s_25s_26_4_1_U57_n_29,mac_muladd_8ns_16s_25s_26_4_1_U57_n_30,mac_muladd_8ns_16s_25s_26_4_1_U57_n_31,mac_muladd_8ns_16s_25s_26_4_1_U57_n_32,mac_muladd_8ns_16s_25s_26_4_1_U57_n_33,mac_muladd_8ns_16s_25s_26_4_1_U57_n_34,mac_muladd_8ns_16s_25s_26_4_1_U57_n_35,mac_muladd_8ns_16s_25s_26_4_1_U57_n_36,mac_muladd_8ns_16s_25s_26_4_1_U57_n_37,mac_muladd_8ns_16s_25s_26_4_1_U57_n_38,mac_muladd_8ns_16s_25s_26_4_1_U57_n_39,mac_muladd_8ns_16s_25s_26_4_1_U57_n_40,mac_muladd_8ns_16s_25s_26_4_1_U57_n_41,mac_muladd_8ns_16s_25s_26_4_1_U57_n_42,mac_muladd_8ns_16s_25s_26_4_1_U57_n_43,mac_muladd_8ns_16s_25s_26_4_1_U57_n_44,mac_muladd_8ns_16s_25s_26_4_1_U57_n_45,mac_muladd_8ns_16s_25s_26_4_1_U57_n_46,mac_muladd_8ns_16s_25s_26_4_1_U57_n_47,mac_muladd_8ns_16s_25s_26_4_1_U57_n_48,mac_muladd_8ns_16s_25s_26_4_1_U57_n_49,mac_muladd_8ns_16s_25s_26_4_1_U57_n_50,mac_muladd_8ns_16s_25s_26_4_1_U57_n_51}),
        .Q(select_ln215_91_reg_3034),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_58 mac_muladd_8ns_16s_26s_26_4_1_U64
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_3_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_7),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U64_n_4,mac_muladd_8ns_16s_26s_26_4_1_U64_n_5,mac_muladd_8ns_16s_26s_26_4_1_U64_n_6,mac_muladd_8ns_16s_26s_26_4_1_U64_n_7,mac_muladd_8ns_16s_26s_26_4_1_U64_n_8,mac_muladd_8ns_16s_26s_26_4_1_U64_n_9,mac_muladd_8ns_16s_26s_26_4_1_U64_n_10,mac_muladd_8ns_16s_26s_26_4_1_U64_n_11,mac_muladd_8ns_16s_26s_26_4_1_U64_n_12,mac_muladd_8ns_16s_26s_26_4_1_U64_n_13,mac_muladd_8ns_16s_26s_26_4_1_U64_n_14,mac_muladd_8ns_16s_26s_26_4_1_U64_n_15,mac_muladd_8ns_16s_26s_26_4_1_U64_n_16,mac_muladd_8ns_16s_26s_26_4_1_U64_n_17,mac_muladd_8ns_16s_26s_26_4_1_U64_n_18,mac_muladd_8ns_16s_26s_26_4_1_U64_n_19,mac_muladd_8ns_16s_26s_26_4_1_U64_n_20,mac_muladd_8ns_16s_26s_26_4_1_U64_n_21,mac_muladd_8ns_16s_26s_26_4_1_U64_n_22,mac_muladd_8ns_16s_26s_26_4_1_U64_n_23,mac_muladd_8ns_16s_26s_26_4_1_U64_n_24,mac_muladd_8ns_16s_26s_26_4_1_U64_n_25,mac_muladd_8ns_16s_26s_26_4_1_U64_n_26,mac_muladd_8ns_16s_26s_26_4_1_U64_n_27,mac_muladd_8ns_16s_26s_26_4_1_U64_n_28,mac_muladd_8ns_16s_26s_26_4_1_U64_n_29}),
        .PCOUT({mac_muladd_8ns_16s_25s_26_4_1_U58_n_4,mac_muladd_8ns_16s_25s_26_4_1_U58_n_5,mac_muladd_8ns_16s_25s_26_4_1_U58_n_6,mac_muladd_8ns_16s_25s_26_4_1_U58_n_7,mac_muladd_8ns_16s_25s_26_4_1_U58_n_8,mac_muladd_8ns_16s_25s_26_4_1_U58_n_9,mac_muladd_8ns_16s_25s_26_4_1_U58_n_10,mac_muladd_8ns_16s_25s_26_4_1_U58_n_11,mac_muladd_8ns_16s_25s_26_4_1_U58_n_12,mac_muladd_8ns_16s_25s_26_4_1_U58_n_13,mac_muladd_8ns_16s_25s_26_4_1_U58_n_14,mac_muladd_8ns_16s_25s_26_4_1_U58_n_15,mac_muladd_8ns_16s_25s_26_4_1_U58_n_16,mac_muladd_8ns_16s_25s_26_4_1_U58_n_17,mac_muladd_8ns_16s_25s_26_4_1_U58_n_18,mac_muladd_8ns_16s_25s_26_4_1_U58_n_19,mac_muladd_8ns_16s_25s_26_4_1_U58_n_20,mac_muladd_8ns_16s_25s_26_4_1_U58_n_21,mac_muladd_8ns_16s_25s_26_4_1_U58_n_22,mac_muladd_8ns_16s_25s_26_4_1_U58_n_23,mac_muladd_8ns_16s_25s_26_4_1_U58_n_24,mac_muladd_8ns_16s_25s_26_4_1_U58_n_25,mac_muladd_8ns_16s_25s_26_4_1_U58_n_26,mac_muladd_8ns_16s_25s_26_4_1_U58_n_27,mac_muladd_8ns_16s_25s_26_4_1_U58_n_28,mac_muladd_8ns_16s_25s_26_4_1_U58_n_29,mac_muladd_8ns_16s_25s_26_4_1_U58_n_30,mac_muladd_8ns_16s_25s_26_4_1_U58_n_31,mac_muladd_8ns_16s_25s_26_4_1_U58_n_32,mac_muladd_8ns_16s_25s_26_4_1_U58_n_33,mac_muladd_8ns_16s_25s_26_4_1_U58_n_34,mac_muladd_8ns_16s_25s_26_4_1_U58_n_35,mac_muladd_8ns_16s_25s_26_4_1_U58_n_36,mac_muladd_8ns_16s_25s_26_4_1_U58_n_37,mac_muladd_8ns_16s_25s_26_4_1_U58_n_38,mac_muladd_8ns_16s_25s_26_4_1_U58_n_39,mac_muladd_8ns_16s_25s_26_4_1_U58_n_40,mac_muladd_8ns_16s_25s_26_4_1_U58_n_41,mac_muladd_8ns_16s_25s_26_4_1_U58_n_42,mac_muladd_8ns_16s_25s_26_4_1_U58_n_43,mac_muladd_8ns_16s_25s_26_4_1_U58_n_44,mac_muladd_8ns_16s_25s_26_4_1_U58_n_45,mac_muladd_8ns_16s_25s_26_4_1_U58_n_46,mac_muladd_8ns_16s_25s_26_4_1_U58_n_47,mac_muladd_8ns_16s_25s_26_4_1_U58_n_48,mac_muladd_8ns_16s_25s_26_4_1_U58_n_49,mac_muladd_8ns_16s_25s_26_4_1_U58_n_50,mac_muladd_8ns_16s_25s_26_4_1_U58_n_51}),
        .Q(select_ln215_111_reg_3059),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp1_iter10(ap_enable_reg_pp1_iter10),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .icmp_ln636_reg_2741_pp1_iter8_reg(icmp_ln636_reg_2741_pp1_iter8_reg),
        .icmp_ln636_reg_2741_pp1_iter9_reg(icmp_ln636_reg_2741_pp1_iter9_reg),
        .icmp_ln696_reg_2745_pp1_iter8_reg(icmp_ln696_reg_2745_pp1_iter8_reg),
        .icmp_ln696_reg_2745_pp1_iter9_reg(icmp_ln696_reg_2745_pp1_iter9_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1 mac_muladd_8ns_16s_26s_27_4_1_U65
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_4_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_2),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U59_n_4,mac_muladd_8ns_16s_26s_26_4_1_U59_n_5,mac_muladd_8ns_16s_26s_26_4_1_U59_n_6,mac_muladd_8ns_16s_26s_26_4_1_U59_n_7,mac_muladd_8ns_16s_26s_26_4_1_U59_n_8,mac_muladd_8ns_16s_26s_26_4_1_U59_n_9,mac_muladd_8ns_16s_26s_26_4_1_U59_n_10,mac_muladd_8ns_16s_26s_26_4_1_U59_n_11,mac_muladd_8ns_16s_26s_26_4_1_U59_n_12,mac_muladd_8ns_16s_26s_26_4_1_U59_n_13,mac_muladd_8ns_16s_26s_26_4_1_U59_n_14,mac_muladd_8ns_16s_26s_26_4_1_U59_n_15,mac_muladd_8ns_16s_26s_26_4_1_U59_n_16,mac_muladd_8ns_16s_26s_26_4_1_U59_n_17,mac_muladd_8ns_16s_26s_26_4_1_U59_n_18,mac_muladd_8ns_16s_26s_26_4_1_U59_n_19,mac_muladd_8ns_16s_26s_26_4_1_U59_n_20,mac_muladd_8ns_16s_26s_26_4_1_U59_n_21,mac_muladd_8ns_16s_26s_26_4_1_U59_n_22,mac_muladd_8ns_16s_26s_26_4_1_U59_n_23,mac_muladd_8ns_16s_26s_26_4_1_U59_n_24,mac_muladd_8ns_16s_26s_26_4_1_U59_n_25,mac_muladd_8ns_16s_26s_26_4_1_U59_n_26,mac_muladd_8ns_16s_26s_26_4_1_U59_n_27,mac_muladd_8ns_16s_26s_26_4_1_U59_n_28,mac_muladd_8ns_16s_26s_26_4_1_U59_n_29}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U65_n_4,mac_muladd_8ns_16s_26s_27_4_1_U65_n_5,mac_muladd_8ns_16s_26s_27_4_1_U65_n_6,mac_muladd_8ns_16s_26s_27_4_1_U65_n_7,mac_muladd_8ns_16s_26s_27_4_1_U65_n_8,mac_muladd_8ns_16s_26s_27_4_1_U65_n_9,mac_muladd_8ns_16s_26s_27_4_1_U65_n_10,mac_muladd_8ns_16s_26s_27_4_1_U65_n_11,mac_muladd_8ns_16s_26s_27_4_1_U65_n_12,mac_muladd_8ns_16s_26s_27_4_1_U65_n_13,mac_muladd_8ns_16s_26s_27_4_1_U65_n_14,mac_muladd_8ns_16s_26s_27_4_1_U65_n_15,mac_muladd_8ns_16s_26s_27_4_1_U65_n_16,mac_muladd_8ns_16s_26s_27_4_1_U65_n_17,mac_muladd_8ns_16s_26s_27_4_1_U65_n_18,mac_muladd_8ns_16s_26s_27_4_1_U65_n_19,mac_muladd_8ns_16s_26s_27_4_1_U65_n_20,mac_muladd_8ns_16s_26s_27_4_1_U65_n_21,mac_muladd_8ns_16s_26s_27_4_1_U65_n_22,mac_muladd_8ns_16s_26s_27_4_1_U65_n_23,mac_muladd_8ns_16s_26s_27_4_1_U65_n_24,mac_muladd_8ns_16s_26s_27_4_1_U65_n_25,mac_muladd_8ns_16s_26s_27_4_1_U65_n_26,mac_muladd_8ns_16s_26s_27_4_1_U65_n_27,mac_muladd_8ns_16s_26s_27_4_1_U65_n_28,mac_muladd_8ns_16s_26s_27_4_1_U65_n_29,mac_muladd_8ns_16s_26s_27_4_1_U65_n_30,mac_muladd_8ns_16s_26s_27_4_1_U65_n_31,mac_muladd_8ns_16s_26s_27_4_1_U65_n_32,mac_muladd_8ns_16s_26s_27_4_1_U65_n_33,mac_muladd_8ns_16s_26s_27_4_1_U65_n_34,mac_muladd_8ns_16s_26s_27_4_1_U65_n_35,mac_muladd_8ns_16s_26s_27_4_1_U65_n_36,mac_muladd_8ns_16s_26s_27_4_1_U65_n_37,mac_muladd_8ns_16s_26s_27_4_1_U65_n_38,mac_muladd_8ns_16s_26s_27_4_1_U65_n_39,mac_muladd_8ns_16s_26s_27_4_1_U65_n_40,mac_muladd_8ns_16s_26s_27_4_1_U65_n_41,mac_muladd_8ns_16s_26s_27_4_1_U65_n_42,mac_muladd_8ns_16s_26s_27_4_1_U65_n_43,mac_muladd_8ns_16s_26s_27_4_1_U65_n_44,mac_muladd_8ns_16s_26s_27_4_1_U65_n_45,mac_muladd_8ns_16s_26s_27_4_1_U65_n_46,mac_muladd_8ns_16s_26s_27_4_1_U65_n_47,mac_muladd_8ns_16s_26s_27_4_1_U65_n_48,mac_muladd_8ns_16s_26s_27_4_1_U65_n_49,mac_muladd_8ns_16s_26s_27_4_1_U65_n_50,mac_muladd_8ns_16s_26s_27_4_1_U65_n_51}),
        .Q(select_ln215_15_reg_2927_pp0_iter3_reg),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_59 mac_muladd_8ns_16s_26s_27_4_1_U66
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_4_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_2),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U60_n_4,mac_muladd_8ns_16s_26s_26_4_1_U60_n_5,mac_muladd_8ns_16s_26s_26_4_1_U60_n_6,mac_muladd_8ns_16s_26s_26_4_1_U60_n_7,mac_muladd_8ns_16s_26s_26_4_1_U60_n_8,mac_muladd_8ns_16s_26s_26_4_1_U60_n_9,mac_muladd_8ns_16s_26s_26_4_1_U60_n_10,mac_muladd_8ns_16s_26s_26_4_1_U60_n_11,mac_muladd_8ns_16s_26s_26_4_1_U60_n_12,mac_muladd_8ns_16s_26s_26_4_1_U60_n_13,mac_muladd_8ns_16s_26s_26_4_1_U60_n_14,mac_muladd_8ns_16s_26s_26_4_1_U60_n_15,mac_muladd_8ns_16s_26s_26_4_1_U60_n_16,mac_muladd_8ns_16s_26s_26_4_1_U60_n_17,mac_muladd_8ns_16s_26s_26_4_1_U60_n_18,mac_muladd_8ns_16s_26s_26_4_1_U60_n_19,mac_muladd_8ns_16s_26s_26_4_1_U60_n_20,mac_muladd_8ns_16s_26s_26_4_1_U60_n_21,mac_muladd_8ns_16s_26s_26_4_1_U60_n_22,mac_muladd_8ns_16s_26s_26_4_1_U60_n_23,mac_muladd_8ns_16s_26s_26_4_1_U60_n_24,mac_muladd_8ns_16s_26s_26_4_1_U60_n_25,mac_muladd_8ns_16s_26s_26_4_1_U60_n_26,mac_muladd_8ns_16s_26s_26_4_1_U60_n_27,mac_muladd_8ns_16s_26s_26_4_1_U60_n_28,mac_muladd_8ns_16s_26s_26_4_1_U60_n_29}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U66_n_4,mac_muladd_8ns_16s_26s_27_4_1_U66_n_5,mac_muladd_8ns_16s_26s_27_4_1_U66_n_6,mac_muladd_8ns_16s_26s_27_4_1_U66_n_7,mac_muladd_8ns_16s_26s_27_4_1_U66_n_8,mac_muladd_8ns_16s_26s_27_4_1_U66_n_9,mac_muladd_8ns_16s_26s_27_4_1_U66_n_10,mac_muladd_8ns_16s_26s_27_4_1_U66_n_11,mac_muladd_8ns_16s_26s_27_4_1_U66_n_12,mac_muladd_8ns_16s_26s_27_4_1_U66_n_13,mac_muladd_8ns_16s_26s_27_4_1_U66_n_14,mac_muladd_8ns_16s_26s_27_4_1_U66_n_15,mac_muladd_8ns_16s_26s_27_4_1_U66_n_16,mac_muladd_8ns_16s_26s_27_4_1_U66_n_17,mac_muladd_8ns_16s_26s_27_4_1_U66_n_18,mac_muladd_8ns_16s_26s_27_4_1_U66_n_19,mac_muladd_8ns_16s_26s_27_4_1_U66_n_20,mac_muladd_8ns_16s_26s_27_4_1_U66_n_21,mac_muladd_8ns_16s_26s_27_4_1_U66_n_22,mac_muladd_8ns_16s_26s_27_4_1_U66_n_23,mac_muladd_8ns_16s_26s_27_4_1_U66_n_24,mac_muladd_8ns_16s_26s_27_4_1_U66_n_25,mac_muladd_8ns_16s_26s_27_4_1_U66_n_26,mac_muladd_8ns_16s_26s_27_4_1_U66_n_27,mac_muladd_8ns_16s_26s_27_4_1_U66_n_28,mac_muladd_8ns_16s_26s_27_4_1_U66_n_29,mac_muladd_8ns_16s_26s_27_4_1_U66_n_30,mac_muladd_8ns_16s_26s_27_4_1_U66_n_31,mac_muladd_8ns_16s_26s_27_4_1_U66_n_32,mac_muladd_8ns_16s_26s_27_4_1_U66_n_33,mac_muladd_8ns_16s_26s_27_4_1_U66_n_34,mac_muladd_8ns_16s_26s_27_4_1_U66_n_35,mac_muladd_8ns_16s_26s_27_4_1_U66_n_36,mac_muladd_8ns_16s_26s_27_4_1_U66_n_37,mac_muladd_8ns_16s_26s_27_4_1_U66_n_38,mac_muladd_8ns_16s_26s_27_4_1_U66_n_39,mac_muladd_8ns_16s_26s_27_4_1_U66_n_40,mac_muladd_8ns_16s_26s_27_4_1_U66_n_41,mac_muladd_8ns_16s_26s_27_4_1_U66_n_42,mac_muladd_8ns_16s_26s_27_4_1_U66_n_43,mac_muladd_8ns_16s_26s_27_4_1_U66_n_44,mac_muladd_8ns_16s_26s_27_4_1_U66_n_45,mac_muladd_8ns_16s_26s_27_4_1_U66_n_46,mac_muladd_8ns_16s_26s_27_4_1_U66_n_47,mac_muladd_8ns_16s_26s_27_4_1_U66_n_48,mac_muladd_8ns_16s_26s_27_4_1_U66_n_49,mac_muladd_8ns_16s_26s_27_4_1_U66_n_50,mac_muladd_8ns_16s_26s_27_4_1_U66_n_51}),
        .Q(select_ln215_35_reg_2952_pp0_iter3_reg),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_60 mac_muladd_8ns_16s_26s_27_4_1_U67
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_4_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_2),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U61_n_4,mac_muladd_8ns_16s_26s_26_4_1_U61_n_5,mac_muladd_8ns_16s_26s_26_4_1_U61_n_6,mac_muladd_8ns_16s_26s_26_4_1_U61_n_7,mac_muladd_8ns_16s_26s_26_4_1_U61_n_8,mac_muladd_8ns_16s_26s_26_4_1_U61_n_9,mac_muladd_8ns_16s_26s_26_4_1_U61_n_10,mac_muladd_8ns_16s_26s_26_4_1_U61_n_11,mac_muladd_8ns_16s_26s_26_4_1_U61_n_12,mac_muladd_8ns_16s_26s_26_4_1_U61_n_13,mac_muladd_8ns_16s_26s_26_4_1_U61_n_14,mac_muladd_8ns_16s_26s_26_4_1_U61_n_15,mac_muladd_8ns_16s_26s_26_4_1_U61_n_16,mac_muladd_8ns_16s_26s_26_4_1_U61_n_17,mac_muladd_8ns_16s_26s_26_4_1_U61_n_18,mac_muladd_8ns_16s_26s_26_4_1_U61_n_19,mac_muladd_8ns_16s_26s_26_4_1_U61_n_20,mac_muladd_8ns_16s_26s_26_4_1_U61_n_21,mac_muladd_8ns_16s_26s_26_4_1_U61_n_22,mac_muladd_8ns_16s_26s_26_4_1_U61_n_23,mac_muladd_8ns_16s_26s_26_4_1_U61_n_24,mac_muladd_8ns_16s_26s_26_4_1_U61_n_25,mac_muladd_8ns_16s_26s_26_4_1_U61_n_26,mac_muladd_8ns_16s_26s_26_4_1_U61_n_27,mac_muladd_8ns_16s_26s_26_4_1_U61_n_28,mac_muladd_8ns_16s_26s_26_4_1_U61_n_29}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U67_n_4,mac_muladd_8ns_16s_26s_27_4_1_U67_n_5,mac_muladd_8ns_16s_26s_27_4_1_U67_n_6,mac_muladd_8ns_16s_26s_27_4_1_U67_n_7,mac_muladd_8ns_16s_26s_27_4_1_U67_n_8,mac_muladd_8ns_16s_26s_27_4_1_U67_n_9,mac_muladd_8ns_16s_26s_27_4_1_U67_n_10,mac_muladd_8ns_16s_26s_27_4_1_U67_n_11,mac_muladd_8ns_16s_26s_27_4_1_U67_n_12,mac_muladd_8ns_16s_26s_27_4_1_U67_n_13,mac_muladd_8ns_16s_26s_27_4_1_U67_n_14,mac_muladd_8ns_16s_26s_27_4_1_U67_n_15,mac_muladd_8ns_16s_26s_27_4_1_U67_n_16,mac_muladd_8ns_16s_26s_27_4_1_U67_n_17,mac_muladd_8ns_16s_26s_27_4_1_U67_n_18,mac_muladd_8ns_16s_26s_27_4_1_U67_n_19,mac_muladd_8ns_16s_26s_27_4_1_U67_n_20,mac_muladd_8ns_16s_26s_27_4_1_U67_n_21,mac_muladd_8ns_16s_26s_27_4_1_U67_n_22,mac_muladd_8ns_16s_26s_27_4_1_U67_n_23,mac_muladd_8ns_16s_26s_27_4_1_U67_n_24,mac_muladd_8ns_16s_26s_27_4_1_U67_n_25,mac_muladd_8ns_16s_26s_27_4_1_U67_n_26,mac_muladd_8ns_16s_26s_27_4_1_U67_n_27,mac_muladd_8ns_16s_26s_27_4_1_U67_n_28,mac_muladd_8ns_16s_26s_27_4_1_U67_n_29,mac_muladd_8ns_16s_26s_27_4_1_U67_n_30,mac_muladd_8ns_16s_26s_27_4_1_U67_n_31,mac_muladd_8ns_16s_26s_27_4_1_U67_n_32,mac_muladd_8ns_16s_26s_27_4_1_U67_n_33,mac_muladd_8ns_16s_26s_27_4_1_U67_n_34,mac_muladd_8ns_16s_26s_27_4_1_U67_n_35,mac_muladd_8ns_16s_26s_27_4_1_U67_n_36,mac_muladd_8ns_16s_26s_27_4_1_U67_n_37,mac_muladd_8ns_16s_26s_27_4_1_U67_n_38,mac_muladd_8ns_16s_26s_27_4_1_U67_n_39,mac_muladd_8ns_16s_26s_27_4_1_U67_n_40,mac_muladd_8ns_16s_26s_27_4_1_U67_n_41,mac_muladd_8ns_16s_26s_27_4_1_U67_n_42,mac_muladd_8ns_16s_26s_27_4_1_U67_n_43,mac_muladd_8ns_16s_26s_27_4_1_U67_n_44,mac_muladd_8ns_16s_26s_27_4_1_U67_n_45,mac_muladd_8ns_16s_26s_27_4_1_U67_n_46,mac_muladd_8ns_16s_26s_27_4_1_U67_n_47,mac_muladd_8ns_16s_26s_27_4_1_U67_n_48,mac_muladd_8ns_16s_26s_27_4_1_U67_n_49,mac_muladd_8ns_16s_26s_27_4_1_U67_n_50,mac_muladd_8ns_16s_26s_27_4_1_U67_n_51}),
        .Q(select_ln215_55_reg_2977_pp0_iter3_reg),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_61 mac_muladd_8ns_16s_26s_27_4_1_U68
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_4_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_8),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U62_n_4,mac_muladd_8ns_16s_26s_26_4_1_U62_n_5,mac_muladd_8ns_16s_26s_26_4_1_U62_n_6,mac_muladd_8ns_16s_26s_26_4_1_U62_n_7,mac_muladd_8ns_16s_26s_26_4_1_U62_n_8,mac_muladd_8ns_16s_26s_26_4_1_U62_n_9,mac_muladd_8ns_16s_26s_26_4_1_U62_n_10,mac_muladd_8ns_16s_26s_26_4_1_U62_n_11,mac_muladd_8ns_16s_26s_26_4_1_U62_n_12,mac_muladd_8ns_16s_26s_26_4_1_U62_n_13,mac_muladd_8ns_16s_26s_26_4_1_U62_n_14,mac_muladd_8ns_16s_26s_26_4_1_U62_n_15,mac_muladd_8ns_16s_26s_26_4_1_U62_n_16,mac_muladd_8ns_16s_26s_26_4_1_U62_n_17,mac_muladd_8ns_16s_26s_26_4_1_U62_n_18,mac_muladd_8ns_16s_26s_26_4_1_U62_n_19,mac_muladd_8ns_16s_26s_26_4_1_U62_n_20,mac_muladd_8ns_16s_26s_26_4_1_U62_n_21,mac_muladd_8ns_16s_26s_26_4_1_U62_n_22,mac_muladd_8ns_16s_26s_26_4_1_U62_n_23,mac_muladd_8ns_16s_26s_26_4_1_U62_n_24,mac_muladd_8ns_16s_26s_26_4_1_U62_n_25,mac_muladd_8ns_16s_26s_26_4_1_U62_n_26,mac_muladd_8ns_16s_26s_26_4_1_U62_n_27,mac_muladd_8ns_16s_26s_26_4_1_U62_n_28,mac_muladd_8ns_16s_26s_26_4_1_U62_n_29}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U68_n_4,mac_muladd_8ns_16s_26s_27_4_1_U68_n_5,mac_muladd_8ns_16s_26s_27_4_1_U68_n_6,mac_muladd_8ns_16s_26s_27_4_1_U68_n_7,mac_muladd_8ns_16s_26s_27_4_1_U68_n_8,mac_muladd_8ns_16s_26s_27_4_1_U68_n_9,mac_muladd_8ns_16s_26s_27_4_1_U68_n_10,mac_muladd_8ns_16s_26s_27_4_1_U68_n_11,mac_muladd_8ns_16s_26s_27_4_1_U68_n_12,mac_muladd_8ns_16s_26s_27_4_1_U68_n_13,mac_muladd_8ns_16s_26s_27_4_1_U68_n_14,mac_muladd_8ns_16s_26s_27_4_1_U68_n_15,mac_muladd_8ns_16s_26s_27_4_1_U68_n_16,mac_muladd_8ns_16s_26s_27_4_1_U68_n_17,mac_muladd_8ns_16s_26s_27_4_1_U68_n_18,mac_muladd_8ns_16s_26s_27_4_1_U68_n_19,mac_muladd_8ns_16s_26s_27_4_1_U68_n_20,mac_muladd_8ns_16s_26s_27_4_1_U68_n_21,mac_muladd_8ns_16s_26s_27_4_1_U68_n_22,mac_muladd_8ns_16s_26s_27_4_1_U68_n_23,mac_muladd_8ns_16s_26s_27_4_1_U68_n_24,mac_muladd_8ns_16s_26s_27_4_1_U68_n_25,mac_muladd_8ns_16s_26s_27_4_1_U68_n_26,mac_muladd_8ns_16s_26s_27_4_1_U68_n_27,mac_muladd_8ns_16s_26s_27_4_1_U68_n_28,mac_muladd_8ns_16s_26s_27_4_1_U68_n_29,mac_muladd_8ns_16s_26s_27_4_1_U68_n_30,mac_muladd_8ns_16s_26s_27_4_1_U68_n_31,mac_muladd_8ns_16s_26s_27_4_1_U68_n_32,mac_muladd_8ns_16s_26s_27_4_1_U68_n_33,mac_muladd_8ns_16s_26s_27_4_1_U68_n_34,mac_muladd_8ns_16s_26s_27_4_1_U68_n_35,mac_muladd_8ns_16s_26s_27_4_1_U68_n_36,mac_muladd_8ns_16s_26s_27_4_1_U68_n_37,mac_muladd_8ns_16s_26s_27_4_1_U68_n_38,mac_muladd_8ns_16s_26s_27_4_1_U68_n_39,mac_muladd_8ns_16s_26s_27_4_1_U68_n_40,mac_muladd_8ns_16s_26s_27_4_1_U68_n_41,mac_muladd_8ns_16s_26s_27_4_1_U68_n_42,mac_muladd_8ns_16s_26s_27_4_1_U68_n_43,mac_muladd_8ns_16s_26s_27_4_1_U68_n_44,mac_muladd_8ns_16s_26s_27_4_1_U68_n_45,mac_muladd_8ns_16s_26s_27_4_1_U68_n_46,mac_muladd_8ns_16s_26s_27_4_1_U68_n_47,mac_muladd_8ns_16s_26s_27_4_1_U68_n_48,mac_muladd_8ns_16s_26s_27_4_1_U68_n_49,mac_muladd_8ns_16s_26s_27_4_1_U68_n_50,mac_muladd_8ns_16s_26s_27_4_1_U68_n_51}),
        .Q(select_ln215_75_reg_3014_pp0_iter3_reg),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_62 mac_muladd_8ns_16s_26s_27_4_1_U69
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_4_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_8),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U63_n_4,mac_muladd_8ns_16s_26s_26_4_1_U63_n_5,mac_muladd_8ns_16s_26s_26_4_1_U63_n_6,mac_muladd_8ns_16s_26s_26_4_1_U63_n_7,mac_muladd_8ns_16s_26s_26_4_1_U63_n_8,mac_muladd_8ns_16s_26s_26_4_1_U63_n_9,mac_muladd_8ns_16s_26s_26_4_1_U63_n_10,mac_muladd_8ns_16s_26s_26_4_1_U63_n_11,mac_muladd_8ns_16s_26s_26_4_1_U63_n_12,mac_muladd_8ns_16s_26s_26_4_1_U63_n_13,mac_muladd_8ns_16s_26s_26_4_1_U63_n_14,mac_muladd_8ns_16s_26s_26_4_1_U63_n_15,mac_muladd_8ns_16s_26s_26_4_1_U63_n_16,mac_muladd_8ns_16s_26s_26_4_1_U63_n_17,mac_muladd_8ns_16s_26s_26_4_1_U63_n_18,mac_muladd_8ns_16s_26s_26_4_1_U63_n_19,mac_muladd_8ns_16s_26s_26_4_1_U63_n_20,mac_muladd_8ns_16s_26s_26_4_1_U63_n_21,mac_muladd_8ns_16s_26s_26_4_1_U63_n_22,mac_muladd_8ns_16s_26s_26_4_1_U63_n_23,mac_muladd_8ns_16s_26s_26_4_1_U63_n_24,mac_muladd_8ns_16s_26s_26_4_1_U63_n_25,mac_muladd_8ns_16s_26s_26_4_1_U63_n_26,mac_muladd_8ns_16s_26s_26_4_1_U63_n_27,mac_muladd_8ns_16s_26s_26_4_1_U63_n_28,mac_muladd_8ns_16s_26s_26_4_1_U63_n_29}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U69_n_4,mac_muladd_8ns_16s_26s_27_4_1_U69_n_5,mac_muladd_8ns_16s_26s_27_4_1_U69_n_6,mac_muladd_8ns_16s_26s_27_4_1_U69_n_7,mac_muladd_8ns_16s_26s_27_4_1_U69_n_8,mac_muladd_8ns_16s_26s_27_4_1_U69_n_9,mac_muladd_8ns_16s_26s_27_4_1_U69_n_10,mac_muladd_8ns_16s_26s_27_4_1_U69_n_11,mac_muladd_8ns_16s_26s_27_4_1_U69_n_12,mac_muladd_8ns_16s_26s_27_4_1_U69_n_13,mac_muladd_8ns_16s_26s_27_4_1_U69_n_14,mac_muladd_8ns_16s_26s_27_4_1_U69_n_15,mac_muladd_8ns_16s_26s_27_4_1_U69_n_16,mac_muladd_8ns_16s_26s_27_4_1_U69_n_17,mac_muladd_8ns_16s_26s_27_4_1_U69_n_18,mac_muladd_8ns_16s_26s_27_4_1_U69_n_19,mac_muladd_8ns_16s_26s_27_4_1_U69_n_20,mac_muladd_8ns_16s_26s_27_4_1_U69_n_21,mac_muladd_8ns_16s_26s_27_4_1_U69_n_22,mac_muladd_8ns_16s_26s_27_4_1_U69_n_23,mac_muladd_8ns_16s_26s_27_4_1_U69_n_24,mac_muladd_8ns_16s_26s_27_4_1_U69_n_25,mac_muladd_8ns_16s_26s_27_4_1_U69_n_26,mac_muladd_8ns_16s_26s_27_4_1_U69_n_27,mac_muladd_8ns_16s_26s_27_4_1_U69_n_28,mac_muladd_8ns_16s_26s_27_4_1_U69_n_29,mac_muladd_8ns_16s_26s_27_4_1_U69_n_30,mac_muladd_8ns_16s_26s_27_4_1_U69_n_31,mac_muladd_8ns_16s_26s_27_4_1_U69_n_32,mac_muladd_8ns_16s_26s_27_4_1_U69_n_33,mac_muladd_8ns_16s_26s_27_4_1_U69_n_34,mac_muladd_8ns_16s_26s_27_4_1_U69_n_35,mac_muladd_8ns_16s_26s_27_4_1_U69_n_36,mac_muladd_8ns_16s_26s_27_4_1_U69_n_37,mac_muladd_8ns_16s_26s_27_4_1_U69_n_38,mac_muladd_8ns_16s_26s_27_4_1_U69_n_39,mac_muladd_8ns_16s_26s_27_4_1_U69_n_40,mac_muladd_8ns_16s_26s_27_4_1_U69_n_41,mac_muladd_8ns_16s_26s_27_4_1_U69_n_42,mac_muladd_8ns_16s_26s_27_4_1_U69_n_43,mac_muladd_8ns_16s_26s_27_4_1_U69_n_44,mac_muladd_8ns_16s_26s_27_4_1_U69_n_45,mac_muladd_8ns_16s_26s_27_4_1_U69_n_46,mac_muladd_8ns_16s_26s_27_4_1_U69_n_47,mac_muladd_8ns_16s_26s_27_4_1_U69_n_48,mac_muladd_8ns_16s_26s_27_4_1_U69_n_49,mac_muladd_8ns_16s_26s_27_4_1_U69_n_50,mac_muladd_8ns_16s_26s_27_4_1_U69_n_51}),
        .Q(select_ln215_95_reg_3039_pp0_iter3_reg),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_63 mac_muladd_8ns_16s_26s_27_4_1_U70
       (.CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_4_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_8),
        .P({mac_muladd_8ns_16s_26s_26_4_1_U64_n_4,mac_muladd_8ns_16s_26s_26_4_1_U64_n_5,mac_muladd_8ns_16s_26s_26_4_1_U64_n_6,mac_muladd_8ns_16s_26s_26_4_1_U64_n_7,mac_muladd_8ns_16s_26s_26_4_1_U64_n_8,mac_muladd_8ns_16s_26s_26_4_1_U64_n_9,mac_muladd_8ns_16s_26s_26_4_1_U64_n_10,mac_muladd_8ns_16s_26s_26_4_1_U64_n_11,mac_muladd_8ns_16s_26s_26_4_1_U64_n_12,mac_muladd_8ns_16s_26s_26_4_1_U64_n_13,mac_muladd_8ns_16s_26s_26_4_1_U64_n_14,mac_muladd_8ns_16s_26s_26_4_1_U64_n_15,mac_muladd_8ns_16s_26s_26_4_1_U64_n_16,mac_muladd_8ns_16s_26s_26_4_1_U64_n_17,mac_muladd_8ns_16s_26s_26_4_1_U64_n_18,mac_muladd_8ns_16s_26s_26_4_1_U64_n_19,mac_muladd_8ns_16s_26s_26_4_1_U64_n_20,mac_muladd_8ns_16s_26s_26_4_1_U64_n_21,mac_muladd_8ns_16s_26s_26_4_1_U64_n_22,mac_muladd_8ns_16s_26s_26_4_1_U64_n_23,mac_muladd_8ns_16s_26s_26_4_1_U64_n_24,mac_muladd_8ns_16s_26s_26_4_1_U64_n_25,mac_muladd_8ns_16s_26s_26_4_1_U64_n_26,mac_muladd_8ns_16s_26s_26_4_1_U64_n_27,mac_muladd_8ns_16s_26s_26_4_1_U64_n_28,mac_muladd_8ns_16s_26s_26_4_1_U64_n_29}),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U70_n_4,mac_muladd_8ns_16s_26s_27_4_1_U70_n_5,mac_muladd_8ns_16s_26s_27_4_1_U70_n_6,mac_muladd_8ns_16s_26s_27_4_1_U70_n_7,mac_muladd_8ns_16s_26s_27_4_1_U70_n_8,mac_muladd_8ns_16s_26s_27_4_1_U70_n_9,mac_muladd_8ns_16s_26s_27_4_1_U70_n_10,mac_muladd_8ns_16s_26s_27_4_1_U70_n_11,mac_muladd_8ns_16s_26s_27_4_1_U70_n_12,mac_muladd_8ns_16s_26s_27_4_1_U70_n_13,mac_muladd_8ns_16s_26s_27_4_1_U70_n_14,mac_muladd_8ns_16s_26s_27_4_1_U70_n_15,mac_muladd_8ns_16s_26s_27_4_1_U70_n_16,mac_muladd_8ns_16s_26s_27_4_1_U70_n_17,mac_muladd_8ns_16s_26s_27_4_1_U70_n_18,mac_muladd_8ns_16s_26s_27_4_1_U70_n_19,mac_muladd_8ns_16s_26s_27_4_1_U70_n_20,mac_muladd_8ns_16s_26s_27_4_1_U70_n_21,mac_muladd_8ns_16s_26s_27_4_1_U70_n_22,mac_muladd_8ns_16s_26s_27_4_1_U70_n_23,mac_muladd_8ns_16s_26s_27_4_1_U70_n_24,mac_muladd_8ns_16s_26s_27_4_1_U70_n_25,mac_muladd_8ns_16s_26s_27_4_1_U70_n_26,mac_muladd_8ns_16s_26s_27_4_1_U70_n_27,mac_muladd_8ns_16s_26s_27_4_1_U70_n_28,mac_muladd_8ns_16s_26s_27_4_1_U70_n_29,mac_muladd_8ns_16s_26s_27_4_1_U70_n_30,mac_muladd_8ns_16s_26s_27_4_1_U70_n_31,mac_muladd_8ns_16s_26s_27_4_1_U70_n_32,mac_muladd_8ns_16s_26s_27_4_1_U70_n_33,mac_muladd_8ns_16s_26s_27_4_1_U70_n_34,mac_muladd_8ns_16s_26s_27_4_1_U70_n_35,mac_muladd_8ns_16s_26s_27_4_1_U70_n_36,mac_muladd_8ns_16s_26s_27_4_1_U70_n_37,mac_muladd_8ns_16s_26s_27_4_1_U70_n_38,mac_muladd_8ns_16s_26s_27_4_1_U70_n_39,mac_muladd_8ns_16s_26s_27_4_1_U70_n_40,mac_muladd_8ns_16s_26s_27_4_1_U70_n_41,mac_muladd_8ns_16s_26s_27_4_1_U70_n_42,mac_muladd_8ns_16s_26s_27_4_1_U70_n_43,mac_muladd_8ns_16s_26s_27_4_1_U70_n_44,mac_muladd_8ns_16s_26s_27_4_1_U70_n_45,mac_muladd_8ns_16s_26s_27_4_1_U70_n_46,mac_muladd_8ns_16s_26s_27_4_1_U70_n_47,mac_muladd_8ns_16s_26s_27_4_1_U70_n_48,mac_muladd_8ns_16s_26s_27_4_1_U70_n_49,mac_muladd_8ns_16s_26s_27_4_1_U70_n_50,mac_muladd_8ns_16s_26s_27_4_1_U70_n_51}),
        .Q(select_ln215_115_reg_3064_pp0_iter3_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp1_iter10(ap_enable_reg_pp1_iter10),
        .ap_enable_reg_pp1_iter11(ap_enable_reg_pp1_iter11),
        .icmp_ln636_reg_2741_pp1_iter10_reg(icmp_ln636_reg_2741_pp1_iter10_reg),
        .icmp_ln636_reg_2741_pp1_iter9_reg(icmp_ln636_reg_2741_pp1_iter9_reg),
        .icmp_ln696_reg_2745_pp1_iter10_reg(icmp_ln696_reg_2745_pp1_iter10_reg),
        .icmp_ln696_reg_2745_pp1_iter9_reg(icmp_ln696_reg_2745_pp1_iter9_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1 mac_muladd_8ns_16s_27s_27_4_1_U71
       (.A(select_ln215_19_reg_2932_pp0_iter4_reg),
        .CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_5_1_ce0),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST_3),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U65_n_4,mac_muladd_8ns_16s_26s_27_4_1_U65_n_5,mac_muladd_8ns_16s_26s_27_4_1_U65_n_6,mac_muladd_8ns_16s_26s_27_4_1_U65_n_7,mac_muladd_8ns_16s_26s_27_4_1_U65_n_8,mac_muladd_8ns_16s_26s_27_4_1_U65_n_9,mac_muladd_8ns_16s_26s_27_4_1_U65_n_10,mac_muladd_8ns_16s_26s_27_4_1_U65_n_11,mac_muladd_8ns_16s_26s_27_4_1_U65_n_12,mac_muladd_8ns_16s_26s_27_4_1_U65_n_13,mac_muladd_8ns_16s_26s_27_4_1_U65_n_14,mac_muladd_8ns_16s_26s_27_4_1_U65_n_15,mac_muladd_8ns_16s_26s_27_4_1_U65_n_16,mac_muladd_8ns_16s_26s_27_4_1_U65_n_17,mac_muladd_8ns_16s_26s_27_4_1_U65_n_18,mac_muladd_8ns_16s_26s_27_4_1_U65_n_19,mac_muladd_8ns_16s_26s_27_4_1_U65_n_20,mac_muladd_8ns_16s_26s_27_4_1_U65_n_21,mac_muladd_8ns_16s_26s_27_4_1_U65_n_22,mac_muladd_8ns_16s_26s_27_4_1_U65_n_23,mac_muladd_8ns_16s_26s_27_4_1_U65_n_24,mac_muladd_8ns_16s_26s_27_4_1_U65_n_25,mac_muladd_8ns_16s_26s_27_4_1_U65_n_26,mac_muladd_8ns_16s_26s_27_4_1_U65_n_27,mac_muladd_8ns_16s_26s_27_4_1_U65_n_28,mac_muladd_8ns_16s_26s_27_4_1_U65_n_29,mac_muladd_8ns_16s_26s_27_4_1_U65_n_30,mac_muladd_8ns_16s_26s_27_4_1_U65_n_31,mac_muladd_8ns_16s_26s_27_4_1_U65_n_32,mac_muladd_8ns_16s_26s_27_4_1_U65_n_33,mac_muladd_8ns_16s_26s_27_4_1_U65_n_34,mac_muladd_8ns_16s_26s_27_4_1_U65_n_35,mac_muladd_8ns_16s_26s_27_4_1_U65_n_36,mac_muladd_8ns_16s_26s_27_4_1_U65_n_37,mac_muladd_8ns_16s_26s_27_4_1_U65_n_38,mac_muladd_8ns_16s_26s_27_4_1_U65_n_39,mac_muladd_8ns_16s_26s_27_4_1_U65_n_40,mac_muladd_8ns_16s_26s_27_4_1_U65_n_41,mac_muladd_8ns_16s_26s_27_4_1_U65_n_42,mac_muladd_8ns_16s_26s_27_4_1_U65_n_43,mac_muladd_8ns_16s_26s_27_4_1_U65_n_44,mac_muladd_8ns_16s_26s_27_4_1_U65_n_45,mac_muladd_8ns_16s_26s_27_4_1_U65_n_46,mac_muladd_8ns_16s_26s_27_4_1_U65_n_47,mac_muladd_8ns_16s_26s_27_4_1_U65_n_48,mac_muladd_8ns_16s_26s_27_4_1_U65_n_49,mac_muladd_8ns_16s_26s_27_4_1_U65_n_50,mac_muladd_8ns_16s_26s_27_4_1_U65_n_51}),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_64 mac_muladd_8ns_16s_27s_27_4_1_U72
       (.A(select_ln215_39_reg_2957_pp0_iter4_reg),
        .CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_5_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_3),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U66_n_4,mac_muladd_8ns_16s_26s_27_4_1_U66_n_5,mac_muladd_8ns_16s_26s_27_4_1_U66_n_6,mac_muladd_8ns_16s_26s_27_4_1_U66_n_7,mac_muladd_8ns_16s_26s_27_4_1_U66_n_8,mac_muladd_8ns_16s_26s_27_4_1_U66_n_9,mac_muladd_8ns_16s_26s_27_4_1_U66_n_10,mac_muladd_8ns_16s_26s_27_4_1_U66_n_11,mac_muladd_8ns_16s_26s_27_4_1_U66_n_12,mac_muladd_8ns_16s_26s_27_4_1_U66_n_13,mac_muladd_8ns_16s_26s_27_4_1_U66_n_14,mac_muladd_8ns_16s_26s_27_4_1_U66_n_15,mac_muladd_8ns_16s_26s_27_4_1_U66_n_16,mac_muladd_8ns_16s_26s_27_4_1_U66_n_17,mac_muladd_8ns_16s_26s_27_4_1_U66_n_18,mac_muladd_8ns_16s_26s_27_4_1_U66_n_19,mac_muladd_8ns_16s_26s_27_4_1_U66_n_20,mac_muladd_8ns_16s_26s_27_4_1_U66_n_21,mac_muladd_8ns_16s_26s_27_4_1_U66_n_22,mac_muladd_8ns_16s_26s_27_4_1_U66_n_23,mac_muladd_8ns_16s_26s_27_4_1_U66_n_24,mac_muladd_8ns_16s_26s_27_4_1_U66_n_25,mac_muladd_8ns_16s_26s_27_4_1_U66_n_26,mac_muladd_8ns_16s_26s_27_4_1_U66_n_27,mac_muladd_8ns_16s_26s_27_4_1_U66_n_28,mac_muladd_8ns_16s_26s_27_4_1_U66_n_29,mac_muladd_8ns_16s_26s_27_4_1_U66_n_30,mac_muladd_8ns_16s_26s_27_4_1_U66_n_31,mac_muladd_8ns_16s_26s_27_4_1_U66_n_32,mac_muladd_8ns_16s_26s_27_4_1_U66_n_33,mac_muladd_8ns_16s_26s_27_4_1_U66_n_34,mac_muladd_8ns_16s_26s_27_4_1_U66_n_35,mac_muladd_8ns_16s_26s_27_4_1_U66_n_36,mac_muladd_8ns_16s_26s_27_4_1_U66_n_37,mac_muladd_8ns_16s_26s_27_4_1_U66_n_38,mac_muladd_8ns_16s_26s_27_4_1_U66_n_39,mac_muladd_8ns_16s_26s_27_4_1_U66_n_40,mac_muladd_8ns_16s_26s_27_4_1_U66_n_41,mac_muladd_8ns_16s_26s_27_4_1_U66_n_42,mac_muladd_8ns_16s_26s_27_4_1_U66_n_43,mac_muladd_8ns_16s_26s_27_4_1_U66_n_44,mac_muladd_8ns_16s_26s_27_4_1_U66_n_45,mac_muladd_8ns_16s_26s_27_4_1_U66_n_46,mac_muladd_8ns_16s_26s_27_4_1_U66_n_47,mac_muladd_8ns_16s_26s_27_4_1_U66_n_48,mac_muladd_8ns_16s_26s_27_4_1_U66_n_49,mac_muladd_8ns_16s_26s_27_4_1_U66_n_50,mac_muladd_8ns_16s_26s_27_4_1_U66_n_51}),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_65 mac_muladd_8ns_16s_27s_27_4_1_U73
       (.A(select_ln215_59_reg_2982_pp0_iter4_reg),
        .CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_5_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_3),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U67_n_4,mac_muladd_8ns_16s_26s_27_4_1_U67_n_5,mac_muladd_8ns_16s_26s_27_4_1_U67_n_6,mac_muladd_8ns_16s_26s_27_4_1_U67_n_7,mac_muladd_8ns_16s_26s_27_4_1_U67_n_8,mac_muladd_8ns_16s_26s_27_4_1_U67_n_9,mac_muladd_8ns_16s_26s_27_4_1_U67_n_10,mac_muladd_8ns_16s_26s_27_4_1_U67_n_11,mac_muladd_8ns_16s_26s_27_4_1_U67_n_12,mac_muladd_8ns_16s_26s_27_4_1_U67_n_13,mac_muladd_8ns_16s_26s_27_4_1_U67_n_14,mac_muladd_8ns_16s_26s_27_4_1_U67_n_15,mac_muladd_8ns_16s_26s_27_4_1_U67_n_16,mac_muladd_8ns_16s_26s_27_4_1_U67_n_17,mac_muladd_8ns_16s_26s_27_4_1_U67_n_18,mac_muladd_8ns_16s_26s_27_4_1_U67_n_19,mac_muladd_8ns_16s_26s_27_4_1_U67_n_20,mac_muladd_8ns_16s_26s_27_4_1_U67_n_21,mac_muladd_8ns_16s_26s_27_4_1_U67_n_22,mac_muladd_8ns_16s_26s_27_4_1_U67_n_23,mac_muladd_8ns_16s_26s_27_4_1_U67_n_24,mac_muladd_8ns_16s_26s_27_4_1_U67_n_25,mac_muladd_8ns_16s_26s_27_4_1_U67_n_26,mac_muladd_8ns_16s_26s_27_4_1_U67_n_27,mac_muladd_8ns_16s_26s_27_4_1_U67_n_28,mac_muladd_8ns_16s_26s_27_4_1_U67_n_29,mac_muladd_8ns_16s_26s_27_4_1_U67_n_30,mac_muladd_8ns_16s_26s_27_4_1_U67_n_31,mac_muladd_8ns_16s_26s_27_4_1_U67_n_32,mac_muladd_8ns_16s_26s_27_4_1_U67_n_33,mac_muladd_8ns_16s_26s_27_4_1_U67_n_34,mac_muladd_8ns_16s_26s_27_4_1_U67_n_35,mac_muladd_8ns_16s_26s_27_4_1_U67_n_36,mac_muladd_8ns_16s_26s_27_4_1_U67_n_37,mac_muladd_8ns_16s_26s_27_4_1_U67_n_38,mac_muladd_8ns_16s_26s_27_4_1_U67_n_39,mac_muladd_8ns_16s_26s_27_4_1_U67_n_40,mac_muladd_8ns_16s_26s_27_4_1_U67_n_41,mac_muladd_8ns_16s_26s_27_4_1_U67_n_42,mac_muladd_8ns_16s_26s_27_4_1_U67_n_43,mac_muladd_8ns_16s_26s_27_4_1_U67_n_44,mac_muladd_8ns_16s_26s_27_4_1_U67_n_45,mac_muladd_8ns_16s_26s_27_4_1_U67_n_46,mac_muladd_8ns_16s_26s_27_4_1_U67_n_47,mac_muladd_8ns_16s_26s_27_4_1_U67_n_48,mac_muladd_8ns_16s_26s_27_4_1_U67_n_49,mac_muladd_8ns_16s_26s_27_4_1_U67_n_50,mac_muladd_8ns_16s_26s_27_4_1_U67_n_51}),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_66 mac_muladd_8ns_16s_27s_27_4_1_U74
       (.A(select_ln215_79_reg_3019_pp0_iter4_reg),
        .CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_5_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_9),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U68_n_4,mac_muladd_8ns_16s_26s_27_4_1_U68_n_5,mac_muladd_8ns_16s_26s_27_4_1_U68_n_6,mac_muladd_8ns_16s_26s_27_4_1_U68_n_7,mac_muladd_8ns_16s_26s_27_4_1_U68_n_8,mac_muladd_8ns_16s_26s_27_4_1_U68_n_9,mac_muladd_8ns_16s_26s_27_4_1_U68_n_10,mac_muladd_8ns_16s_26s_27_4_1_U68_n_11,mac_muladd_8ns_16s_26s_27_4_1_U68_n_12,mac_muladd_8ns_16s_26s_27_4_1_U68_n_13,mac_muladd_8ns_16s_26s_27_4_1_U68_n_14,mac_muladd_8ns_16s_26s_27_4_1_U68_n_15,mac_muladd_8ns_16s_26s_27_4_1_U68_n_16,mac_muladd_8ns_16s_26s_27_4_1_U68_n_17,mac_muladd_8ns_16s_26s_27_4_1_U68_n_18,mac_muladd_8ns_16s_26s_27_4_1_U68_n_19,mac_muladd_8ns_16s_26s_27_4_1_U68_n_20,mac_muladd_8ns_16s_26s_27_4_1_U68_n_21,mac_muladd_8ns_16s_26s_27_4_1_U68_n_22,mac_muladd_8ns_16s_26s_27_4_1_U68_n_23,mac_muladd_8ns_16s_26s_27_4_1_U68_n_24,mac_muladd_8ns_16s_26s_27_4_1_U68_n_25,mac_muladd_8ns_16s_26s_27_4_1_U68_n_26,mac_muladd_8ns_16s_26s_27_4_1_U68_n_27,mac_muladd_8ns_16s_26s_27_4_1_U68_n_28,mac_muladd_8ns_16s_26s_27_4_1_U68_n_29,mac_muladd_8ns_16s_26s_27_4_1_U68_n_30,mac_muladd_8ns_16s_26s_27_4_1_U68_n_31,mac_muladd_8ns_16s_26s_27_4_1_U68_n_32,mac_muladd_8ns_16s_26s_27_4_1_U68_n_33,mac_muladd_8ns_16s_26s_27_4_1_U68_n_34,mac_muladd_8ns_16s_26s_27_4_1_U68_n_35,mac_muladd_8ns_16s_26s_27_4_1_U68_n_36,mac_muladd_8ns_16s_26s_27_4_1_U68_n_37,mac_muladd_8ns_16s_26s_27_4_1_U68_n_38,mac_muladd_8ns_16s_26s_27_4_1_U68_n_39,mac_muladd_8ns_16s_26s_27_4_1_U68_n_40,mac_muladd_8ns_16s_26s_27_4_1_U68_n_41,mac_muladd_8ns_16s_26s_27_4_1_U68_n_42,mac_muladd_8ns_16s_26s_27_4_1_U68_n_43,mac_muladd_8ns_16s_26s_27_4_1_U68_n_44,mac_muladd_8ns_16s_26s_27_4_1_U68_n_45,mac_muladd_8ns_16s_26s_27_4_1_U68_n_46,mac_muladd_8ns_16s_26s_27_4_1_U68_n_47,mac_muladd_8ns_16s_26s_27_4_1_U68_n_48,mac_muladd_8ns_16s_26s_27_4_1_U68_n_49,mac_muladd_8ns_16s_26s_27_4_1_U68_n_50,mac_muladd_8ns_16s_26s_27_4_1_U68_n_51}),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_67 mac_muladd_8ns_16s_27s_27_4_1_U75
       (.A(select_ln215_99_reg_3044_pp0_iter4_reg),
        .CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_5_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_9),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U69_n_4,mac_muladd_8ns_16s_26s_27_4_1_U69_n_5,mac_muladd_8ns_16s_26s_27_4_1_U69_n_6,mac_muladd_8ns_16s_26s_27_4_1_U69_n_7,mac_muladd_8ns_16s_26s_27_4_1_U69_n_8,mac_muladd_8ns_16s_26s_27_4_1_U69_n_9,mac_muladd_8ns_16s_26s_27_4_1_U69_n_10,mac_muladd_8ns_16s_26s_27_4_1_U69_n_11,mac_muladd_8ns_16s_26s_27_4_1_U69_n_12,mac_muladd_8ns_16s_26s_27_4_1_U69_n_13,mac_muladd_8ns_16s_26s_27_4_1_U69_n_14,mac_muladd_8ns_16s_26s_27_4_1_U69_n_15,mac_muladd_8ns_16s_26s_27_4_1_U69_n_16,mac_muladd_8ns_16s_26s_27_4_1_U69_n_17,mac_muladd_8ns_16s_26s_27_4_1_U69_n_18,mac_muladd_8ns_16s_26s_27_4_1_U69_n_19,mac_muladd_8ns_16s_26s_27_4_1_U69_n_20,mac_muladd_8ns_16s_26s_27_4_1_U69_n_21,mac_muladd_8ns_16s_26s_27_4_1_U69_n_22,mac_muladd_8ns_16s_26s_27_4_1_U69_n_23,mac_muladd_8ns_16s_26s_27_4_1_U69_n_24,mac_muladd_8ns_16s_26s_27_4_1_U69_n_25,mac_muladd_8ns_16s_26s_27_4_1_U69_n_26,mac_muladd_8ns_16s_26s_27_4_1_U69_n_27,mac_muladd_8ns_16s_26s_27_4_1_U69_n_28,mac_muladd_8ns_16s_26s_27_4_1_U69_n_29,mac_muladd_8ns_16s_26s_27_4_1_U69_n_30,mac_muladd_8ns_16s_26s_27_4_1_U69_n_31,mac_muladd_8ns_16s_26s_27_4_1_U69_n_32,mac_muladd_8ns_16s_26s_27_4_1_U69_n_33,mac_muladd_8ns_16s_26s_27_4_1_U69_n_34,mac_muladd_8ns_16s_26s_27_4_1_U69_n_35,mac_muladd_8ns_16s_26s_27_4_1_U69_n_36,mac_muladd_8ns_16s_26s_27_4_1_U69_n_37,mac_muladd_8ns_16s_26s_27_4_1_U69_n_38,mac_muladd_8ns_16s_26s_27_4_1_U69_n_39,mac_muladd_8ns_16s_26s_27_4_1_U69_n_40,mac_muladd_8ns_16s_26s_27_4_1_U69_n_41,mac_muladd_8ns_16s_26s_27_4_1_U69_n_42,mac_muladd_8ns_16s_26s_27_4_1_U69_n_43,mac_muladd_8ns_16s_26s_27_4_1_U69_n_44,mac_muladd_8ns_16s_26s_27_4_1_U69_n_45,mac_muladd_8ns_16s_26s_27_4_1_U69_n_46,mac_muladd_8ns_16s_26s_27_4_1_U69_n_47,mac_muladd_8ns_16s_26s_27_4_1_U69_n_48,mac_muladd_8ns_16s_26s_27_4_1_U69_n_49,mac_muladd_8ns_16s_26s_27_4_1_U69_n_50,mac_muladd_8ns_16s_26s_27_4_1_U69_n_51}),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_68 mac_muladd_8ns_16s_27s_27_4_1_U76
       (.A(select_ln215_119_reg_3069_pp0_iter4_reg),
        .CEA1(icmp_ln636_reg_27410),
        .CEB1(FiltCoeff_5_1_ce0),
        .DSP_ALU_INST(DSP_ALU_INST_9),
        .PCOUT({mac_muladd_8ns_16s_26s_27_4_1_U70_n_4,mac_muladd_8ns_16s_26s_27_4_1_U70_n_5,mac_muladd_8ns_16s_26s_27_4_1_U70_n_6,mac_muladd_8ns_16s_26s_27_4_1_U70_n_7,mac_muladd_8ns_16s_26s_27_4_1_U70_n_8,mac_muladd_8ns_16s_26s_27_4_1_U70_n_9,mac_muladd_8ns_16s_26s_27_4_1_U70_n_10,mac_muladd_8ns_16s_26s_27_4_1_U70_n_11,mac_muladd_8ns_16s_26s_27_4_1_U70_n_12,mac_muladd_8ns_16s_26s_27_4_1_U70_n_13,mac_muladd_8ns_16s_26s_27_4_1_U70_n_14,mac_muladd_8ns_16s_26s_27_4_1_U70_n_15,mac_muladd_8ns_16s_26s_27_4_1_U70_n_16,mac_muladd_8ns_16s_26s_27_4_1_U70_n_17,mac_muladd_8ns_16s_26s_27_4_1_U70_n_18,mac_muladd_8ns_16s_26s_27_4_1_U70_n_19,mac_muladd_8ns_16s_26s_27_4_1_U70_n_20,mac_muladd_8ns_16s_26s_27_4_1_U70_n_21,mac_muladd_8ns_16s_26s_27_4_1_U70_n_22,mac_muladd_8ns_16s_26s_27_4_1_U70_n_23,mac_muladd_8ns_16s_26s_27_4_1_U70_n_24,mac_muladd_8ns_16s_26s_27_4_1_U70_n_25,mac_muladd_8ns_16s_26s_27_4_1_U70_n_26,mac_muladd_8ns_16s_26s_27_4_1_U70_n_27,mac_muladd_8ns_16s_26s_27_4_1_U70_n_28,mac_muladd_8ns_16s_26s_27_4_1_U70_n_29,mac_muladd_8ns_16s_26s_27_4_1_U70_n_30,mac_muladd_8ns_16s_26s_27_4_1_U70_n_31,mac_muladd_8ns_16s_26s_27_4_1_U70_n_32,mac_muladd_8ns_16s_26s_27_4_1_U70_n_33,mac_muladd_8ns_16s_26s_27_4_1_U70_n_34,mac_muladd_8ns_16s_26s_27_4_1_U70_n_35,mac_muladd_8ns_16s_26s_27_4_1_U70_n_36,mac_muladd_8ns_16s_26s_27_4_1_U70_n_37,mac_muladd_8ns_16s_26s_27_4_1_U70_n_38,mac_muladd_8ns_16s_26s_27_4_1_U70_n_39,mac_muladd_8ns_16s_26s_27_4_1_U70_n_40,mac_muladd_8ns_16s_26s_27_4_1_U70_n_41,mac_muladd_8ns_16s_26s_27_4_1_U70_n_42,mac_muladd_8ns_16s_26s_27_4_1_U70_n_43,mac_muladd_8ns_16s_26s_27_4_1_U70_n_44,mac_muladd_8ns_16s_26s_27_4_1_U70_n_45,mac_muladd_8ns_16s_26s_27_4_1_U70_n_46,mac_muladd_8ns_16s_26s_27_4_1_U70_n_47,mac_muladd_8ns_16s_26s_27_4_1_U70_n_48,mac_muladd_8ns_16s_26s_27_4_1_U70_n_49,mac_muladd_8ns_16s_26s_27_4_1_U70_n_50,mac_muladd_8ns_16s_26s_27_4_1_U70_n_51}),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_4),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp1_iter11(ap_enable_reg_pp1_iter11),
        .ap_enable_reg_pp1_iter12(ap_enable_reg_pp1_iter12),
        .icmp_ln636_reg_2741_pp1_iter10_reg(icmp_ln636_reg_2741_pp1_iter10_reg),
        .icmp_ln636_reg_2741_pp1_iter11_reg(icmp_ln636_reg_2741_pp1_iter11_reg),
        .icmp_ln696_reg_2745_pp1_iter10_reg(icmp_ln696_reg_2745_pp1_iter10_reg),
        .icmp_ln696_reg_2745_pp1_iter11_reg(icmp_ln696_reg_2745_pp1_iter11_reg));
  FDRE \or_ln215_3_reg_2870_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_2_reg_2356[1]),
        .Q(or_ln215_3_reg_2870),
        .R(1'b0));
  FDRE \p_read93_reg_2698_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read93_reg_2698_reg[7]_0 [0]),
        .Q(p_read93_reg_2698[0]),
        .R(1'b0));
  FDRE \p_read93_reg_2698_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read93_reg_2698_reg[7]_0 [1]),
        .Q(p_read93_reg_2698[1]),
        .R(1'b0));
  FDRE \p_read93_reg_2698_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read93_reg_2698_reg[7]_0 [2]),
        .Q(p_read93_reg_2698[2]),
        .R(1'b0));
  FDRE \p_read93_reg_2698_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read93_reg_2698_reg[7]_0 [3]),
        .Q(p_read93_reg_2698[3]),
        .R(1'b0));
  FDRE \p_read93_reg_2698_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read93_reg_2698_reg[7]_0 [4]),
        .Q(p_read93_reg_2698[4]),
        .R(1'b0));
  FDRE \p_read93_reg_2698_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read93_reg_2698_reg[7]_0 [5]),
        .Q(p_read93_reg_2698[5]),
        .R(1'b0));
  FDRE \p_read93_reg_2698_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read93_reg_2698_reg[7]_0 [6]),
        .Q(p_read93_reg_2698[6]),
        .R(1'b0));
  FDRE \p_read93_reg_2698_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read93_reg_2698_reg[7]_0 [7]),
        .Q(p_read93_reg_2698[7]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_10_reg_2446[0]),
        .Q(p_read_10_reg_2446_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_10_reg_2446[1]),
        .Q(p_read_10_reg_2446_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_10_reg_2446[2]),
        .Q(p_read_10_reg_2446_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_10_reg_2446[3]),
        .Q(p_read_10_reg_2446_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_10_reg_2446[4]),
        .Q(p_read_10_reg_2446_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_10_reg_2446[5]),
        .Q(p_read_10_reg_2446_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_10_reg_2446[6]),
        .Q(p_read_10_reg_2446_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_10_reg_2446[7]),
        .Q(p_read_10_reg_2446_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_10_reg_2446_reg[7]_0 [0]),
        .Q(p_read_10_reg_2446[0]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_10_reg_2446_reg[7]_0 [1]),
        .Q(p_read_10_reg_2446[1]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_10_reg_2446_reg[7]_0 [2]),
        .Q(p_read_10_reg_2446[2]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_10_reg_2446_reg[7]_0 [3]),
        .Q(p_read_10_reg_2446[3]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_10_reg_2446_reg[7]_0 [4]),
        .Q(p_read_10_reg_2446[4]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_10_reg_2446_reg[7]_0 [5]),
        .Q(p_read_10_reg_2446[5]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_10_reg_2446_reg[7]_0 [6]),
        .Q(p_read_10_reg_2446[6]),
        .R(1'b0));
  FDRE \p_read_10_reg_2446_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_10_reg_2446_reg[7]_0 [7]),
        .Q(p_read_10_reg_2446[7]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_11_reg_2456[0]),
        .Q(p_read_11_reg_2456_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_11_reg_2456[1]),
        .Q(p_read_11_reg_2456_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_11_reg_2456[2]),
        .Q(p_read_11_reg_2456_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_11_reg_2456[3]),
        .Q(p_read_11_reg_2456_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_11_reg_2456[4]),
        .Q(p_read_11_reg_2456_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_11_reg_2456[5]),
        .Q(p_read_11_reg_2456_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_11_reg_2456[6]),
        .Q(p_read_11_reg_2456_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_11_reg_2456[7]),
        .Q(p_read_11_reg_2456_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_11_reg_2456_reg[7]_0 [0]),
        .Q(p_read_11_reg_2456[0]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_11_reg_2456_reg[7]_0 [1]),
        .Q(p_read_11_reg_2456[1]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_11_reg_2456_reg[7]_0 [2]),
        .Q(p_read_11_reg_2456[2]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_11_reg_2456_reg[7]_0 [3]),
        .Q(p_read_11_reg_2456[3]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_11_reg_2456_reg[7]_0 [4]),
        .Q(p_read_11_reg_2456[4]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_11_reg_2456_reg[7]_0 [5]),
        .Q(p_read_11_reg_2456[5]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_11_reg_2456_reg[7]_0 [6]),
        .Q(p_read_11_reg_2456[6]),
        .R(1'b0));
  FDRE \p_read_11_reg_2456_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_11_reg_2456_reg[7]_0 [7]),
        .Q(p_read_11_reg_2456[7]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_12_reg_2466[0]),
        .Q(p_read_12_reg_2466_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_12_reg_2466[1]),
        .Q(p_read_12_reg_2466_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_12_reg_2466[2]),
        .Q(p_read_12_reg_2466_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_12_reg_2466[3]),
        .Q(p_read_12_reg_2466_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_12_reg_2466[4]),
        .Q(p_read_12_reg_2466_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_12_reg_2466[5]),
        .Q(p_read_12_reg_2466_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_12_reg_2466[6]),
        .Q(p_read_12_reg_2466_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_12_reg_2466[7]),
        .Q(p_read_12_reg_2466_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_12_reg_2466_reg[7]_0 [0]),
        .Q(p_read_12_reg_2466[0]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_12_reg_2466_reg[7]_0 [1]),
        .Q(p_read_12_reg_2466[1]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_12_reg_2466_reg[7]_0 [2]),
        .Q(p_read_12_reg_2466[2]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_12_reg_2466_reg[7]_0 [3]),
        .Q(p_read_12_reg_2466[3]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_12_reg_2466_reg[7]_0 [4]),
        .Q(p_read_12_reg_2466[4]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_12_reg_2466_reg[7]_0 [5]),
        .Q(p_read_12_reg_2466[5]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_12_reg_2466_reg[7]_0 [6]),
        .Q(p_read_12_reg_2466[6]),
        .R(1'b0));
  FDRE \p_read_12_reg_2466_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_12_reg_2466_reg[7]_0 [7]),
        .Q(p_read_12_reg_2466[7]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_13_reg_2476[0]),
        .Q(p_read_13_reg_2476_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_13_reg_2476[1]),
        .Q(p_read_13_reg_2476_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_13_reg_2476[2]),
        .Q(p_read_13_reg_2476_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_13_reg_2476[3]),
        .Q(p_read_13_reg_2476_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_13_reg_2476[4]),
        .Q(p_read_13_reg_2476_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_13_reg_2476[5]),
        .Q(p_read_13_reg_2476_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_13_reg_2476[6]),
        .Q(p_read_13_reg_2476_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_13_reg_2476[7]),
        .Q(p_read_13_reg_2476_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_13_reg_2476_reg[7]_0 [0]),
        .Q(p_read_13_reg_2476[0]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_13_reg_2476_reg[7]_0 [1]),
        .Q(p_read_13_reg_2476[1]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_13_reg_2476_reg[7]_0 [2]),
        .Q(p_read_13_reg_2476[2]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_13_reg_2476_reg[7]_0 [3]),
        .Q(p_read_13_reg_2476[3]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_13_reg_2476_reg[7]_0 [4]),
        .Q(p_read_13_reg_2476[4]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_13_reg_2476_reg[7]_0 [5]),
        .Q(p_read_13_reg_2476[5]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_13_reg_2476_reg[7]_0 [6]),
        .Q(p_read_13_reg_2476[6]),
        .R(1'b0));
  FDRE \p_read_13_reg_2476_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_13_reg_2476_reg[7]_0 [7]),
        .Q(p_read_13_reg_2476[7]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_14_reg_2488[0]),
        .Q(p_read_14_reg_2488_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_14_reg_2488[1]),
        .Q(p_read_14_reg_2488_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_14_reg_2488[2]),
        .Q(p_read_14_reg_2488_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_14_reg_2488[3]),
        .Q(p_read_14_reg_2488_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_14_reg_2488[4]),
        .Q(p_read_14_reg_2488_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_14_reg_2488[5]),
        .Q(p_read_14_reg_2488_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_14_reg_2488[6]),
        .Q(p_read_14_reg_2488_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_14_reg_2488[7]),
        .Q(p_read_14_reg_2488_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_14_reg_2488_reg[7]_0 [0]),
        .Q(p_read_14_reg_2488[0]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_14_reg_2488_reg[7]_0 [1]),
        .Q(p_read_14_reg_2488[1]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_14_reg_2488_reg[7]_0 [2]),
        .Q(p_read_14_reg_2488[2]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_14_reg_2488_reg[7]_0 [3]),
        .Q(p_read_14_reg_2488[3]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_14_reg_2488_reg[7]_0 [4]),
        .Q(p_read_14_reg_2488[4]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_14_reg_2488_reg[7]_0 [5]),
        .Q(p_read_14_reg_2488[5]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_14_reg_2488_reg[7]_0 [6]),
        .Q(p_read_14_reg_2488[6]),
        .R(1'b0));
  FDRE \p_read_14_reg_2488_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_14_reg_2488_reg[7]_0 [7]),
        .Q(p_read_14_reg_2488[7]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_15_reg_2500[0]),
        .Q(p_read_15_reg_2500_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_15_reg_2500[1]),
        .Q(p_read_15_reg_2500_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_15_reg_2500[2]),
        .Q(p_read_15_reg_2500_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_15_reg_2500[3]),
        .Q(p_read_15_reg_2500_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_15_reg_2500[4]),
        .Q(p_read_15_reg_2500_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_15_reg_2500[5]),
        .Q(p_read_15_reg_2500_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_15_reg_2500[6]),
        .Q(p_read_15_reg_2500_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_15_reg_2500[7]),
        .Q(p_read_15_reg_2500_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_15_reg_2500_reg[7]_0 [0]),
        .Q(p_read_15_reg_2500[0]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_15_reg_2500_reg[7]_0 [1]),
        .Q(p_read_15_reg_2500[1]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_15_reg_2500_reg[7]_0 [2]),
        .Q(p_read_15_reg_2500[2]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_15_reg_2500_reg[7]_0 [3]),
        .Q(p_read_15_reg_2500[3]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_15_reg_2500_reg[7]_0 [4]),
        .Q(p_read_15_reg_2500[4]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_15_reg_2500_reg[7]_0 [5]),
        .Q(p_read_15_reg_2500[5]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_15_reg_2500_reg[7]_0 [6]),
        .Q(p_read_15_reg_2500[6]),
        .R(1'b0));
  FDRE \p_read_15_reg_2500_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_15_reg_2500_reg[7]_0 [7]),
        .Q(p_read_15_reg_2500[7]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_16_reg_2512[0]),
        .Q(p_read_16_reg_2512_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_16_reg_2512[1]),
        .Q(p_read_16_reg_2512_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_16_reg_2512[2]),
        .Q(p_read_16_reg_2512_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_16_reg_2512[3]),
        .Q(p_read_16_reg_2512_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_16_reg_2512[4]),
        .Q(p_read_16_reg_2512_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_16_reg_2512[5]),
        .Q(p_read_16_reg_2512_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_16_reg_2512[6]),
        .Q(p_read_16_reg_2512_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_16_reg_2512[7]),
        .Q(p_read_16_reg_2512_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_16_reg_2512_reg[7]_0 [0]),
        .Q(p_read_16_reg_2512[0]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_16_reg_2512_reg[7]_0 [1]),
        .Q(p_read_16_reg_2512[1]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_16_reg_2512_reg[7]_0 [2]),
        .Q(p_read_16_reg_2512[2]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_16_reg_2512_reg[7]_0 [3]),
        .Q(p_read_16_reg_2512[3]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_16_reg_2512_reg[7]_0 [4]),
        .Q(p_read_16_reg_2512[4]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_16_reg_2512_reg[7]_0 [5]),
        .Q(p_read_16_reg_2512[5]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_16_reg_2512_reg[7]_0 [6]),
        .Q(p_read_16_reg_2512[6]),
        .R(1'b0));
  FDRE \p_read_16_reg_2512_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_16_reg_2512_reg[7]_0 [7]),
        .Q(p_read_16_reg_2512[7]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_17_reg_2526[0]),
        .Q(p_read_17_reg_2526_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_17_reg_2526[1]),
        .Q(p_read_17_reg_2526_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_17_reg_2526[2]),
        .Q(p_read_17_reg_2526_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_17_reg_2526[3]),
        .Q(p_read_17_reg_2526_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_17_reg_2526[4]),
        .Q(p_read_17_reg_2526_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_17_reg_2526[5]),
        .Q(p_read_17_reg_2526_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_17_reg_2526[6]),
        .Q(p_read_17_reg_2526_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_17_reg_2526[7]),
        .Q(p_read_17_reg_2526_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_17_reg_2526_reg[7]_0 [0]),
        .Q(p_read_17_reg_2526[0]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_17_reg_2526_reg[7]_0 [1]),
        .Q(p_read_17_reg_2526[1]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_17_reg_2526_reg[7]_0 [2]),
        .Q(p_read_17_reg_2526[2]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_17_reg_2526_reg[7]_0 [3]),
        .Q(p_read_17_reg_2526[3]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_17_reg_2526_reg[7]_0 [4]),
        .Q(p_read_17_reg_2526[4]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_17_reg_2526_reg[7]_0 [5]),
        .Q(p_read_17_reg_2526[5]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_17_reg_2526_reg[7]_0 [6]),
        .Q(p_read_17_reg_2526[6]),
        .R(1'b0));
  FDRE \p_read_17_reg_2526_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_17_reg_2526_reg[7]_0 [7]),
        .Q(p_read_17_reg_2526[7]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_18_reg_2540[0]),
        .Q(p_read_18_reg_2540_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_18_reg_2540[1]),
        .Q(p_read_18_reg_2540_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_18_reg_2540[2]),
        .Q(p_read_18_reg_2540_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_18_reg_2540[3]),
        .Q(p_read_18_reg_2540_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_18_reg_2540[4]),
        .Q(p_read_18_reg_2540_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_18_reg_2540[5]),
        .Q(p_read_18_reg_2540_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_18_reg_2540[6]),
        .Q(p_read_18_reg_2540_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_18_reg_2540[7]),
        .Q(p_read_18_reg_2540_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_18_reg_2540_reg[7]_0 [0]),
        .Q(p_read_18_reg_2540[0]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_18_reg_2540_reg[7]_0 [1]),
        .Q(p_read_18_reg_2540[1]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_18_reg_2540_reg[7]_0 [2]),
        .Q(p_read_18_reg_2540[2]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_18_reg_2540_reg[7]_0 [3]),
        .Q(p_read_18_reg_2540[3]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_18_reg_2540_reg[7]_0 [4]),
        .Q(p_read_18_reg_2540[4]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_18_reg_2540_reg[7]_0 [5]),
        .Q(p_read_18_reg_2540[5]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_18_reg_2540_reg[7]_0 [6]),
        .Q(p_read_18_reg_2540[6]),
        .R(1'b0));
  FDRE \p_read_18_reg_2540_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_18_reg_2540_reg[7]_0 [7]),
        .Q(p_read_18_reg_2540[7]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_19_reg_2554[0]),
        .Q(p_read_19_reg_2554_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_19_reg_2554[1]),
        .Q(p_read_19_reg_2554_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_19_reg_2554[2]),
        .Q(p_read_19_reg_2554_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_19_reg_2554[3]),
        .Q(p_read_19_reg_2554_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_19_reg_2554[4]),
        .Q(p_read_19_reg_2554_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_19_reg_2554[5]),
        .Q(p_read_19_reg_2554_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_19_reg_2554[6]),
        .Q(p_read_19_reg_2554_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_19_reg_2554[7]),
        .Q(p_read_19_reg_2554_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_19_reg_2554_reg[7]_0 [0]),
        .Q(p_read_19_reg_2554[0]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_19_reg_2554_reg[7]_0 [1]),
        .Q(p_read_19_reg_2554[1]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_19_reg_2554_reg[7]_0 [2]),
        .Q(p_read_19_reg_2554[2]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_19_reg_2554_reg[7]_0 [3]),
        .Q(p_read_19_reg_2554[3]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_19_reg_2554_reg[7]_0 [4]),
        .Q(p_read_19_reg_2554[4]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_19_reg_2554_reg[7]_0 [5]),
        .Q(p_read_19_reg_2554[5]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_19_reg_2554_reg[7]_0 [6]),
        .Q(p_read_19_reg_2554[6]),
        .R(1'b0));
  FDRE \p_read_19_reg_2554_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_19_reg_2554_reg[7]_0 [7]),
        .Q(p_read_19_reg_2554[7]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_20_reg_2568[0]),
        .Q(p_read_20_reg_2568_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_20_reg_2568[1]),
        .Q(p_read_20_reg_2568_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_20_reg_2568[2]),
        .Q(p_read_20_reg_2568_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_20_reg_2568[3]),
        .Q(p_read_20_reg_2568_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_20_reg_2568[4]),
        .Q(p_read_20_reg_2568_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_20_reg_2568[5]),
        .Q(p_read_20_reg_2568_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_20_reg_2568[6]),
        .Q(p_read_20_reg_2568_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_20_reg_2568[7]),
        .Q(p_read_20_reg_2568_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_20_reg_2568_reg[7]_0 [0]),
        .Q(p_read_20_reg_2568[0]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_20_reg_2568_reg[7]_0 [1]),
        .Q(p_read_20_reg_2568[1]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_20_reg_2568_reg[7]_0 [2]),
        .Q(p_read_20_reg_2568[2]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_20_reg_2568_reg[7]_0 [3]),
        .Q(p_read_20_reg_2568[3]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_20_reg_2568_reg[7]_0 [4]),
        .Q(p_read_20_reg_2568[4]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_20_reg_2568_reg[7]_0 [5]),
        .Q(p_read_20_reg_2568[5]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_20_reg_2568_reg[7]_0 [6]),
        .Q(p_read_20_reg_2568[6]),
        .R(1'b0));
  FDRE \p_read_20_reg_2568_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_20_reg_2568_reg[7]_0 [7]),
        .Q(p_read_20_reg_2568[7]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_21_reg_2582[0]),
        .Q(p_read_21_reg_2582_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_21_reg_2582[1]),
        .Q(p_read_21_reg_2582_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_21_reg_2582[2]),
        .Q(p_read_21_reg_2582_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_21_reg_2582[3]),
        .Q(p_read_21_reg_2582_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_21_reg_2582[4]),
        .Q(p_read_21_reg_2582_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_21_reg_2582[5]),
        .Q(p_read_21_reg_2582_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_21_reg_2582[6]),
        .Q(p_read_21_reg_2582_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_21_reg_2582[7]),
        .Q(p_read_21_reg_2582_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_21_reg_2582_reg[7]_0 [0]),
        .Q(p_read_21_reg_2582[0]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_21_reg_2582_reg[7]_0 [1]),
        .Q(p_read_21_reg_2582[1]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_21_reg_2582_reg[7]_0 [2]),
        .Q(p_read_21_reg_2582[2]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_21_reg_2582_reg[7]_0 [3]),
        .Q(p_read_21_reg_2582[3]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_21_reg_2582_reg[7]_0 [4]),
        .Q(p_read_21_reg_2582[4]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_21_reg_2582_reg[7]_0 [5]),
        .Q(p_read_21_reg_2582[5]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_21_reg_2582_reg[7]_0 [6]),
        .Q(p_read_21_reg_2582[6]),
        .R(1'b0));
  FDRE \p_read_21_reg_2582_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_21_reg_2582_reg[7]_0 [7]),
        .Q(p_read_21_reg_2582[7]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_22_reg_2596[0]),
        .Q(p_read_22_reg_2596_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_22_reg_2596[1]),
        .Q(p_read_22_reg_2596_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_22_reg_2596[2]),
        .Q(p_read_22_reg_2596_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_22_reg_2596[3]),
        .Q(p_read_22_reg_2596_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_22_reg_2596[4]),
        .Q(p_read_22_reg_2596_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_22_reg_2596[5]),
        .Q(p_read_22_reg_2596_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_22_reg_2596[6]),
        .Q(p_read_22_reg_2596_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_22_reg_2596[7]),
        .Q(p_read_22_reg_2596_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_22_reg_2596_reg[7]_0 [0]),
        .Q(p_read_22_reg_2596[0]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_22_reg_2596_reg[7]_0 [1]),
        .Q(p_read_22_reg_2596[1]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_22_reg_2596_reg[7]_0 [2]),
        .Q(p_read_22_reg_2596[2]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_22_reg_2596_reg[7]_0 [3]),
        .Q(p_read_22_reg_2596[3]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_22_reg_2596_reg[7]_0 [4]),
        .Q(p_read_22_reg_2596[4]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_22_reg_2596_reg[7]_0 [5]),
        .Q(p_read_22_reg_2596[5]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_22_reg_2596_reg[7]_0 [6]),
        .Q(p_read_22_reg_2596[6]),
        .R(1'b0));
  FDRE \p_read_22_reg_2596_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_22_reg_2596_reg[7]_0 [7]),
        .Q(p_read_22_reg_2596[7]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_23_reg_2608[0]),
        .Q(p_read_23_reg_2608_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_23_reg_2608[1]),
        .Q(p_read_23_reg_2608_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_23_reg_2608[2]),
        .Q(p_read_23_reg_2608_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_23_reg_2608[3]),
        .Q(p_read_23_reg_2608_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_23_reg_2608[4]),
        .Q(p_read_23_reg_2608_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_23_reg_2608[5]),
        .Q(p_read_23_reg_2608_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_23_reg_2608[6]),
        .Q(p_read_23_reg_2608_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_23_reg_2608[7]),
        .Q(p_read_23_reg_2608_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_23_reg_2608_reg[7]_0 [0]),
        .Q(p_read_23_reg_2608[0]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_23_reg_2608_reg[7]_0 [1]),
        .Q(p_read_23_reg_2608[1]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_23_reg_2608_reg[7]_0 [2]),
        .Q(p_read_23_reg_2608[2]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_23_reg_2608_reg[7]_0 [3]),
        .Q(p_read_23_reg_2608[3]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_23_reg_2608_reg[7]_0 [4]),
        .Q(p_read_23_reg_2608[4]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_23_reg_2608_reg[7]_0 [5]),
        .Q(p_read_23_reg_2608[5]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_23_reg_2608_reg[7]_0 [6]),
        .Q(p_read_23_reg_2608[6]),
        .R(1'b0));
  FDRE \p_read_23_reg_2608_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_23_reg_2608_reg[7]_0 [7]),
        .Q(p_read_23_reg_2608[7]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_24_reg_2620[0]),
        .Q(p_read_24_reg_2620_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_24_reg_2620[1]),
        .Q(p_read_24_reg_2620_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_24_reg_2620[2]),
        .Q(p_read_24_reg_2620_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_24_reg_2620[3]),
        .Q(p_read_24_reg_2620_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_24_reg_2620[4]),
        .Q(p_read_24_reg_2620_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_24_reg_2620[5]),
        .Q(p_read_24_reg_2620_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_24_reg_2620[6]),
        .Q(p_read_24_reg_2620_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_24_reg_2620[7]),
        .Q(p_read_24_reg_2620_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_24_reg_2620_reg[7]_0 [0]),
        .Q(p_read_24_reg_2620[0]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_24_reg_2620_reg[7]_0 [1]),
        .Q(p_read_24_reg_2620[1]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_24_reg_2620_reg[7]_0 [2]),
        .Q(p_read_24_reg_2620[2]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_24_reg_2620_reg[7]_0 [3]),
        .Q(p_read_24_reg_2620[3]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_24_reg_2620_reg[7]_0 [4]),
        .Q(p_read_24_reg_2620[4]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_24_reg_2620_reg[7]_0 [5]),
        .Q(p_read_24_reg_2620[5]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_24_reg_2620_reg[7]_0 [6]),
        .Q(p_read_24_reg_2620[6]),
        .R(1'b0));
  FDRE \p_read_24_reg_2620_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_24_reg_2620_reg[7]_0 [7]),
        .Q(p_read_24_reg_2620[7]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_25_reg_2632[0]),
        .Q(p_read_25_reg_2632_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_25_reg_2632[1]),
        .Q(p_read_25_reg_2632_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_25_reg_2632[2]),
        .Q(p_read_25_reg_2632_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_25_reg_2632[3]),
        .Q(p_read_25_reg_2632_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_25_reg_2632[4]),
        .Q(p_read_25_reg_2632_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_25_reg_2632[5]),
        .Q(p_read_25_reg_2632_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_25_reg_2632[6]),
        .Q(p_read_25_reg_2632_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_25_reg_2632[7]),
        .Q(p_read_25_reg_2632_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_25_reg_2632_reg[7]_0 [0]),
        .Q(p_read_25_reg_2632[0]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_25_reg_2632_reg[7]_0 [1]),
        .Q(p_read_25_reg_2632[1]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_25_reg_2632_reg[7]_0 [2]),
        .Q(p_read_25_reg_2632[2]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_25_reg_2632_reg[7]_0 [3]),
        .Q(p_read_25_reg_2632[3]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_25_reg_2632_reg[7]_0 [4]),
        .Q(p_read_25_reg_2632[4]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_25_reg_2632_reg[7]_0 [5]),
        .Q(p_read_25_reg_2632[5]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_25_reg_2632_reg[7]_0 [6]),
        .Q(p_read_25_reg_2632[6]),
        .R(1'b0));
  FDRE \p_read_25_reg_2632_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_25_reg_2632_reg[7]_0 [7]),
        .Q(p_read_25_reg_2632[7]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_26_reg_2642[0]),
        .Q(p_read_26_reg_2642_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_26_reg_2642[1]),
        .Q(p_read_26_reg_2642_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_26_reg_2642[2]),
        .Q(p_read_26_reg_2642_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_26_reg_2642[3]),
        .Q(p_read_26_reg_2642_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_26_reg_2642[4]),
        .Q(p_read_26_reg_2642_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_26_reg_2642[5]),
        .Q(p_read_26_reg_2642_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_26_reg_2642[6]),
        .Q(p_read_26_reg_2642_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_26_reg_2642[7]),
        .Q(p_read_26_reg_2642_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_26_reg_2642_reg[7]_0 [0]),
        .Q(p_read_26_reg_2642[0]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_26_reg_2642_reg[7]_0 [1]),
        .Q(p_read_26_reg_2642[1]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_26_reg_2642_reg[7]_0 [2]),
        .Q(p_read_26_reg_2642[2]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_26_reg_2642_reg[7]_0 [3]),
        .Q(p_read_26_reg_2642[3]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_26_reg_2642_reg[7]_0 [4]),
        .Q(p_read_26_reg_2642[4]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_26_reg_2642_reg[7]_0 [5]),
        .Q(p_read_26_reg_2642[5]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_26_reg_2642_reg[7]_0 [6]),
        .Q(p_read_26_reg_2642[6]),
        .R(1'b0));
  FDRE \p_read_26_reg_2642_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_26_reg_2642_reg[7]_0 [7]),
        .Q(p_read_26_reg_2642[7]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_27_reg_2652[0]),
        .Q(p_read_27_reg_2652_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_27_reg_2652[1]),
        .Q(p_read_27_reg_2652_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_27_reg_2652[2]),
        .Q(p_read_27_reg_2652_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_27_reg_2652[3]),
        .Q(p_read_27_reg_2652_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_27_reg_2652[4]),
        .Q(p_read_27_reg_2652_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_27_reg_2652[5]),
        .Q(p_read_27_reg_2652_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_27_reg_2652[6]),
        .Q(p_read_27_reg_2652_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_27_reg_2652[7]),
        .Q(p_read_27_reg_2652_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_27_reg_2652_reg[7]_0 [0]),
        .Q(p_read_27_reg_2652[0]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_27_reg_2652_reg[7]_0 [1]),
        .Q(p_read_27_reg_2652[1]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_27_reg_2652_reg[7]_0 [2]),
        .Q(p_read_27_reg_2652[2]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_27_reg_2652_reg[7]_0 [3]),
        .Q(p_read_27_reg_2652[3]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_27_reg_2652_reg[7]_0 [4]),
        .Q(p_read_27_reg_2652[4]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_27_reg_2652_reg[7]_0 [5]),
        .Q(p_read_27_reg_2652[5]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_27_reg_2652_reg[7]_0 [6]),
        .Q(p_read_27_reg_2652[6]),
        .R(1'b0));
  FDRE \p_read_27_reg_2652_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_27_reg_2652_reg[7]_0 [7]),
        .Q(p_read_27_reg_2652[7]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_28_reg_2662[0]),
        .Q(p_read_28_reg_2662_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_28_reg_2662[1]),
        .Q(p_read_28_reg_2662_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_28_reg_2662[2]),
        .Q(p_read_28_reg_2662_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_28_reg_2662[3]),
        .Q(p_read_28_reg_2662_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_28_reg_2662[4]),
        .Q(p_read_28_reg_2662_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_28_reg_2662[5]),
        .Q(p_read_28_reg_2662_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_28_reg_2662[6]),
        .Q(p_read_28_reg_2662_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_28_reg_2662[7]),
        .Q(p_read_28_reg_2662_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_28_reg_2662_reg[7]_0 [0]),
        .Q(p_read_28_reg_2662[0]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_28_reg_2662_reg[7]_0 [1]),
        .Q(p_read_28_reg_2662[1]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_28_reg_2662_reg[7]_0 [2]),
        .Q(p_read_28_reg_2662[2]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_28_reg_2662_reg[7]_0 [3]),
        .Q(p_read_28_reg_2662[3]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_28_reg_2662_reg[7]_0 [4]),
        .Q(p_read_28_reg_2662[4]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_28_reg_2662_reg[7]_0 [5]),
        .Q(p_read_28_reg_2662[5]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_28_reg_2662_reg[7]_0 [6]),
        .Q(p_read_28_reg_2662[6]),
        .R(1'b0));
  FDRE \p_read_28_reg_2662_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_28_reg_2662_reg[7]_0 [7]),
        .Q(p_read_28_reg_2662[7]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_29_reg_2670[0]),
        .Q(p_read_29_reg_2670_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_29_reg_2670[1]),
        .Q(p_read_29_reg_2670_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_29_reg_2670[2]),
        .Q(p_read_29_reg_2670_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_29_reg_2670[3]),
        .Q(p_read_29_reg_2670_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_29_reg_2670[4]),
        .Q(p_read_29_reg_2670_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_29_reg_2670[5]),
        .Q(p_read_29_reg_2670_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_29_reg_2670[6]),
        .Q(p_read_29_reg_2670_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_29_reg_2670[7]),
        .Q(p_read_29_reg_2670_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_29_reg_2670_reg[7]_0 [0]),
        .Q(p_read_29_reg_2670[0]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_29_reg_2670_reg[7]_0 [1]),
        .Q(p_read_29_reg_2670[1]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_29_reg_2670_reg[7]_0 [2]),
        .Q(p_read_29_reg_2670[2]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_29_reg_2670_reg[7]_0 [3]),
        .Q(p_read_29_reg_2670[3]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_29_reg_2670_reg[7]_0 [4]),
        .Q(p_read_29_reg_2670[4]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_29_reg_2670_reg[7]_0 [5]),
        .Q(p_read_29_reg_2670[5]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_29_reg_2670_reg[7]_0 [6]),
        .Q(p_read_29_reg_2670[6]),
        .R(1'b0));
  FDRE \p_read_29_reg_2670_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_29_reg_2670_reg[7]_0 [7]),
        .Q(p_read_29_reg_2670[7]),
        .R(1'b0));
  FDRE \p_read_2_reg_2356_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_2_reg_2356_reg[1]_0 [0]),
        .Q(p_read_2_reg_2356[0]),
        .R(1'b0));
  FDRE \p_read_2_reg_2356_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_2_reg_2356_reg[1]_0 [1]),
        .Q(p_read_2_reg_2356[1]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_30_reg_2678[0]),
        .Q(p_read_30_reg_2678_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_30_reg_2678[1]),
        .Q(p_read_30_reg_2678_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_30_reg_2678[2]),
        .Q(p_read_30_reg_2678_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_30_reg_2678[3]),
        .Q(p_read_30_reg_2678_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_30_reg_2678[4]),
        .Q(p_read_30_reg_2678_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_30_reg_2678[5]),
        .Q(p_read_30_reg_2678_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_30_reg_2678[6]),
        .Q(p_read_30_reg_2678_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_30_reg_2678[7]),
        .Q(p_read_30_reg_2678_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_30_reg_2678_reg[7]_0 [0]),
        .Q(p_read_30_reg_2678[0]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_30_reg_2678_reg[7]_0 [1]),
        .Q(p_read_30_reg_2678[1]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_30_reg_2678_reg[7]_0 [2]),
        .Q(p_read_30_reg_2678[2]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_30_reg_2678_reg[7]_0 [3]),
        .Q(p_read_30_reg_2678[3]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_30_reg_2678_reg[7]_0 [4]),
        .Q(p_read_30_reg_2678[4]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_30_reg_2678_reg[7]_0 [5]),
        .Q(p_read_30_reg_2678[5]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_30_reg_2678_reg[7]_0 [6]),
        .Q(p_read_30_reg_2678[6]),
        .R(1'b0));
  FDRE \p_read_30_reg_2678_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_30_reg_2678_reg[7]_0 [7]),
        .Q(p_read_30_reg_2678[7]),
        .R(1'b0));
  FDRE \p_read_31_reg_2686_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_31_reg_2686_reg[7]_0 [0]),
        .Q(p_read_31_reg_2686[0]),
        .R(1'b0));
  FDRE \p_read_31_reg_2686_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_31_reg_2686_reg[7]_0 [1]),
        .Q(p_read_31_reg_2686[1]),
        .R(1'b0));
  FDRE \p_read_31_reg_2686_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_31_reg_2686_reg[7]_0 [2]),
        .Q(p_read_31_reg_2686[2]),
        .R(1'b0));
  FDRE \p_read_31_reg_2686_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_31_reg_2686_reg[7]_0 [3]),
        .Q(p_read_31_reg_2686[3]),
        .R(1'b0));
  FDRE \p_read_31_reg_2686_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_31_reg_2686_reg[7]_0 [4]),
        .Q(p_read_31_reg_2686[4]),
        .R(1'b0));
  FDRE \p_read_31_reg_2686_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_31_reg_2686_reg[7]_0 [5]),
        .Q(p_read_31_reg_2686[5]),
        .R(1'b0));
  FDRE \p_read_31_reg_2686_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_31_reg_2686_reg[7]_0 [6]),
        .Q(p_read_31_reg_2686[6]),
        .R(1'b0));
  FDRE \p_read_31_reg_2686_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_31_reg_2686_reg[7]_0 [7]),
        .Q(p_read_31_reg_2686[7]),
        .R(1'b0));
  FDRE \p_read_32_reg_2692_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_32_reg_2692_reg[7]_0 [0]),
        .Q(p_read_32_reg_2692[0]),
        .R(1'b0));
  FDRE \p_read_32_reg_2692_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_32_reg_2692_reg[7]_0 [1]),
        .Q(p_read_32_reg_2692[1]),
        .R(1'b0));
  FDRE \p_read_32_reg_2692_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_32_reg_2692_reg[7]_0 [2]),
        .Q(p_read_32_reg_2692[2]),
        .R(1'b0));
  FDRE \p_read_32_reg_2692_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_32_reg_2692_reg[7]_0 [3]),
        .Q(p_read_32_reg_2692[3]),
        .R(1'b0));
  FDRE \p_read_32_reg_2692_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_32_reg_2692_reg[7]_0 [4]),
        .Q(p_read_32_reg_2692[4]),
        .R(1'b0));
  FDRE \p_read_32_reg_2692_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_32_reg_2692_reg[7]_0 [5]),
        .Q(p_read_32_reg_2692[5]),
        .R(1'b0));
  FDRE \p_read_32_reg_2692_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_32_reg_2692_reg[7]_0 [6]),
        .Q(p_read_32_reg_2692[6]),
        .R(1'b0));
  FDRE \p_read_32_reg_2692_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_32_reg_2692_reg[7]_0 [7]),
        .Q(p_read_32_reg_2692[7]),
        .R(1'b0));
  FDRE \p_read_3_reg_2365_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_3_reg_2365_reg[1]_0 [0]),
        .Q(p_read_3_reg_2365[0]),
        .R(1'b0));
  FDRE \p_read_3_reg_2365_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_3_reg_2365_reg[1]_0 [1]),
        .Q(p_read_3_reg_2365[1]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_4_reg_2374[0]),
        .Q(p_read_4_reg_2374_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_4_reg_2374[1]),
        .Q(p_read_4_reg_2374_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_4_reg_2374[2]),
        .Q(p_read_4_reg_2374_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_4_reg_2374[3]),
        .Q(p_read_4_reg_2374_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_4_reg_2374[4]),
        .Q(p_read_4_reg_2374_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_4_reg_2374[5]),
        .Q(p_read_4_reg_2374_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_4_reg_2374[6]),
        .Q(p_read_4_reg_2374_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_4_reg_2374[7]),
        .Q(p_read_4_reg_2374_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_4_reg_2374_reg[7]_0 [0]),
        .Q(p_read_4_reg_2374[0]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_4_reg_2374_reg[7]_0 [1]),
        .Q(p_read_4_reg_2374[1]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_4_reg_2374_reg[7]_0 [2]),
        .Q(p_read_4_reg_2374[2]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_4_reg_2374_reg[7]_0 [3]),
        .Q(p_read_4_reg_2374[3]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_4_reg_2374_reg[7]_0 [4]),
        .Q(p_read_4_reg_2374[4]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_4_reg_2374_reg[7]_0 [5]),
        .Q(p_read_4_reg_2374[5]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_4_reg_2374_reg[7]_0 [6]),
        .Q(p_read_4_reg_2374[6]),
        .R(1'b0));
  FDRE \p_read_4_reg_2374_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_4_reg_2374_reg[7]_0 [7]),
        .Q(p_read_4_reg_2374[7]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_5_reg_2390[0]),
        .Q(p_read_5_reg_2390_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_5_reg_2390[1]),
        .Q(p_read_5_reg_2390_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_5_reg_2390[2]),
        .Q(p_read_5_reg_2390_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_5_reg_2390[3]),
        .Q(p_read_5_reg_2390_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_5_reg_2390[4]),
        .Q(p_read_5_reg_2390_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_5_reg_2390[5]),
        .Q(p_read_5_reg_2390_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_5_reg_2390[6]),
        .Q(p_read_5_reg_2390_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_5_reg_2390[7]),
        .Q(p_read_5_reg_2390_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_5_reg_2390_reg[7]_0 [0]),
        .Q(p_read_5_reg_2390[0]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_5_reg_2390_reg[7]_0 [1]),
        .Q(p_read_5_reg_2390[1]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_5_reg_2390_reg[7]_0 [2]),
        .Q(p_read_5_reg_2390[2]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_5_reg_2390_reg[7]_0 [3]),
        .Q(p_read_5_reg_2390[3]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_5_reg_2390_reg[7]_0 [4]),
        .Q(p_read_5_reg_2390[4]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_5_reg_2390_reg[7]_0 [5]),
        .Q(p_read_5_reg_2390[5]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_5_reg_2390_reg[7]_0 [6]),
        .Q(p_read_5_reg_2390[6]),
        .R(1'b0));
  FDRE \p_read_5_reg_2390_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_5_reg_2390_reg[7]_0 [7]),
        .Q(p_read_5_reg_2390[7]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_6_reg_2406[0]),
        .Q(p_read_6_reg_2406_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_6_reg_2406[1]),
        .Q(p_read_6_reg_2406_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_6_reg_2406[2]),
        .Q(p_read_6_reg_2406_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_6_reg_2406[3]),
        .Q(p_read_6_reg_2406_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_6_reg_2406[4]),
        .Q(p_read_6_reg_2406_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_6_reg_2406[5]),
        .Q(p_read_6_reg_2406_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_6_reg_2406[6]),
        .Q(p_read_6_reg_2406_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_6_reg_2406[7]),
        .Q(p_read_6_reg_2406_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_6_reg_2406_reg[7]_0 [0]),
        .Q(p_read_6_reg_2406[0]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_6_reg_2406_reg[7]_0 [1]),
        .Q(p_read_6_reg_2406[1]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_6_reg_2406_reg[7]_0 [2]),
        .Q(p_read_6_reg_2406[2]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_6_reg_2406_reg[7]_0 [3]),
        .Q(p_read_6_reg_2406[3]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_6_reg_2406_reg[7]_0 [4]),
        .Q(p_read_6_reg_2406[4]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_6_reg_2406_reg[7]_0 [5]),
        .Q(p_read_6_reg_2406[5]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_6_reg_2406_reg[7]_0 [6]),
        .Q(p_read_6_reg_2406[6]),
        .R(1'b0));
  FDRE \p_read_6_reg_2406_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_6_reg_2406_reg[7]_0 [7]),
        .Q(p_read_6_reg_2406[7]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_7_reg_2422[0]),
        .Q(p_read_7_reg_2422_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_7_reg_2422[1]),
        .Q(p_read_7_reg_2422_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_7_reg_2422[2]),
        .Q(p_read_7_reg_2422_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_7_reg_2422[3]),
        .Q(p_read_7_reg_2422_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_7_reg_2422[4]),
        .Q(p_read_7_reg_2422_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_7_reg_2422[5]),
        .Q(p_read_7_reg_2422_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_7_reg_2422[6]),
        .Q(p_read_7_reg_2422_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_7_reg_2422[7]),
        .Q(p_read_7_reg_2422_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_7_reg_2422_reg[7]_0 [0]),
        .Q(p_read_7_reg_2422[0]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_7_reg_2422_reg[7]_0 [1]),
        .Q(p_read_7_reg_2422[1]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_7_reg_2422_reg[7]_0 [2]),
        .Q(p_read_7_reg_2422[2]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_7_reg_2422_reg[7]_0 [3]),
        .Q(p_read_7_reg_2422[3]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_7_reg_2422_reg[7]_0 [4]),
        .Q(p_read_7_reg_2422[4]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_7_reg_2422_reg[7]_0 [5]),
        .Q(p_read_7_reg_2422[5]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_7_reg_2422_reg[7]_0 [6]),
        .Q(p_read_7_reg_2422[6]),
        .R(1'b0));
  FDRE \p_read_7_reg_2422_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_7_reg_2422_reg[7]_0 [7]),
        .Q(p_read_7_reg_2422[7]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_8_reg_2430[0]),
        .Q(p_read_8_reg_2430_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_8_reg_2430[1]),
        .Q(p_read_8_reg_2430_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_8_reg_2430[2]),
        .Q(p_read_8_reg_2430_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_8_reg_2430[3]),
        .Q(p_read_8_reg_2430_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_8_reg_2430[4]),
        .Q(p_read_8_reg_2430_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_8_reg_2430[5]),
        .Q(p_read_8_reg_2430_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_8_reg_2430[6]),
        .Q(p_read_8_reg_2430_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_8_reg_2430[7]),
        .Q(p_read_8_reg_2430_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_8_reg_2430_reg[7]_0 [0]),
        .Q(p_read_8_reg_2430[0]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_8_reg_2430_reg[7]_0 [1]),
        .Q(p_read_8_reg_2430[1]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_8_reg_2430_reg[7]_0 [2]),
        .Q(p_read_8_reg_2430[2]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_8_reg_2430_reg[7]_0 [3]),
        .Q(p_read_8_reg_2430[3]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_8_reg_2430_reg[7]_0 [4]),
        .Q(p_read_8_reg_2430[4]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_8_reg_2430_reg[7]_0 [5]),
        .Q(p_read_8_reg_2430[5]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_8_reg_2430_reg[7]_0 [6]),
        .Q(p_read_8_reg_2430[6]),
        .R(1'b0));
  FDRE \p_read_8_reg_2430_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_8_reg_2430_reg[7]_0 [7]),
        .Q(p_read_8_reg_2430[7]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_9_reg_2438[0]),
        .Q(p_read_9_reg_2438_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_9_reg_2438[1]),
        .Q(p_read_9_reg_2438_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_9_reg_2438[2]),
        .Q(p_read_9_reg_2438_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_9_reg_2438[3]),
        .Q(p_read_9_reg_2438_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_9_reg_2438[4]),
        .Q(p_read_9_reg_2438_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_9_reg_2438[5]),
        .Q(p_read_9_reg_2438_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_9_reg_2438[6]),
        .Q(p_read_9_reg_2438_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(p_read_9_reg_2438[7]),
        .Q(p_read_9_reg_2438_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_9_reg_2438_reg[7]_0 [0]),
        .Q(p_read_9_reg_2438[0]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_9_reg_2438_reg[7]_0 [1]),
        .Q(p_read_9_reg_2438[1]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_9_reg_2438_reg[7]_0 [2]),
        .Q(p_read_9_reg_2438[2]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_9_reg_2438_reg[7]_0 [3]),
        .Q(p_read_9_reg_2438[3]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_9_reg_2438_reg[7]_0 [4]),
        .Q(p_read_9_reg_2438[4]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_9_reg_2438_reg[7]_0 [5]),
        .Q(p_read_9_reg_2438[5]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_9_reg_2438_reg[7]_0 [6]),
        .Q(p_read_9_reg_2438[6]),
        .R(1'b0));
  FDRE \p_read_9_reg_2438_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\p_read_9_reg_2438_reg[7]_0 [7]),
        .Q(p_read_9_reg_2438[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_1__5
       (.I0(ram_reg_0_63_15_15[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[0]),
        .O(FiltCoeff_1_1_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_1__6
       (.I0(ram_reg_0_63_15_15[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[0]),
        .O(FiltCoeff_2_1_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_1__7
       (.I0(ram_reg_0_63_15_15[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[0]),
        .O(FiltCoeff_3_1_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_1__8
       (.I0(ram_reg_0_63_15_15[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[0]),
        .O(FiltCoeff_4_1_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_1__9
       (.I0(ram_reg_0_63_15_15[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff57_address0[0]),
        .O(FiltCoeff_5_1_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__1
       (.I0(ram_reg_0_63_15_15[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[0]),
        .O(FiltCoeff_1_0_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__10
       (.I0(ram_reg_0_63_15_15[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff57_address0[1]),
        .O(FiltCoeff_5_1_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__2
       (.I0(ram_reg_0_63_15_15[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[1]),
        .O(FiltCoeff_1_1_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__3
       (.I0(ram_reg_0_63_15_15[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[0]),
        .O(FiltCoeff_2_0_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__4
       (.I0(ram_reg_0_63_15_15[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[1]),
        .O(FiltCoeff_2_1_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__5
       (.I0(ram_reg_0_63_15_15[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[0]),
        .O(FiltCoeff_3_0_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__6
       (.I0(ram_reg_0_63_15_15[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[1]),
        .O(FiltCoeff_3_1_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__7
       (.I0(ram_reg_0_63_15_15[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[0]),
        .O(FiltCoeff_4_0_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__8
       (.I0(ram_reg_0_63_15_15[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[1]),
        .O(FiltCoeff_4_1_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_2__9
       (.I0(ram_reg_0_63_15_15[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff5_address0[0]),
        .O(FiltCoeff_5_0_address0[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__1
       (.I0(ram_reg_0_63_15_15[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[1]),
        .O(FiltCoeff_1_0_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__10
       (.I0(ram_reg_0_63_15_15[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff57_address0[2]),
        .O(FiltCoeff_5_1_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__2
       (.I0(ram_reg_0_63_15_15[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[2]),
        .O(FiltCoeff_1_1_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__3
       (.I0(ram_reg_0_63_15_15[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[1]),
        .O(FiltCoeff_2_0_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__4
       (.I0(ram_reg_0_63_15_15[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[2]),
        .O(FiltCoeff_2_1_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__5
       (.I0(ram_reg_0_63_15_15[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[1]),
        .O(FiltCoeff_3_0_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__6
       (.I0(ram_reg_0_63_15_15[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[2]),
        .O(FiltCoeff_3_1_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__7
       (.I0(ram_reg_0_63_15_15[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[1]),
        .O(FiltCoeff_4_0_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__8
       (.I0(ram_reg_0_63_15_15[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[2]),
        .O(FiltCoeff_4_1_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_3__9
       (.I0(ram_reg_0_63_15_15[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff5_address0[1]),
        .O(FiltCoeff_5_0_address0[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__1
       (.I0(ram_reg_0_63_15_15[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[2]),
        .O(FiltCoeff_1_0_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__10
       (.I0(ram_reg_0_63_15_15[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff57_address0[3]),
        .O(FiltCoeff_5_1_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__2
       (.I0(ram_reg_0_63_15_15[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[3]),
        .O(FiltCoeff_1_1_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__3
       (.I0(ram_reg_0_63_15_15[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[2]),
        .O(FiltCoeff_2_0_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__4
       (.I0(ram_reg_0_63_15_15[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[3]),
        .O(FiltCoeff_2_1_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__5
       (.I0(ram_reg_0_63_15_15[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[2]),
        .O(FiltCoeff_3_0_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__6
       (.I0(ram_reg_0_63_15_15[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[3]),
        .O(FiltCoeff_3_1_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__7
       (.I0(ram_reg_0_63_15_15[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[2]),
        .O(FiltCoeff_4_0_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__8
       (.I0(ram_reg_0_63_15_15[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[3]),
        .O(FiltCoeff_4_1_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_4__9
       (.I0(ram_reg_0_63_15_15[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff5_address0[2]),
        .O(FiltCoeff_5_0_address0[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__1
       (.I0(ram_reg_0_63_15_15[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[3]),
        .O(FiltCoeff_1_0_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__10
       (.I0(ram_reg_0_63_15_15[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff57_address0[4]),
        .O(FiltCoeff_5_1_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__2
       (.I0(ram_reg_0_63_15_15[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[4]),
        .O(FiltCoeff_1_1_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__3
       (.I0(ram_reg_0_63_15_15[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[3]),
        .O(FiltCoeff_2_0_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__4
       (.I0(ram_reg_0_63_15_15[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[4]),
        .O(FiltCoeff_2_1_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__5
       (.I0(ram_reg_0_63_15_15[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[3]),
        .O(FiltCoeff_3_0_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__6
       (.I0(ram_reg_0_63_15_15[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[4]),
        .O(FiltCoeff_3_1_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__7
       (.I0(ram_reg_0_63_15_15[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[3]),
        .O(FiltCoeff_4_0_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__8
       (.I0(ram_reg_0_63_15_15[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[4]),
        .O(FiltCoeff_4_1_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_5__9
       (.I0(ram_reg_0_63_15_15[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff5_address0[3]),
        .O(FiltCoeff_5_0_address0[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__1
       (.I0(ram_reg_0_63_15_15[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[4]),
        .O(FiltCoeff_1_0_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__10
       (.I0(ram_reg_0_63_15_15[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff57_address0[5]),
        .O(FiltCoeff_5_1_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__2
       (.I0(ram_reg_0_63_15_15[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff13_address0[5]),
        .O(FiltCoeff_1_1_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__3
       (.I0(ram_reg_0_63_15_15[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[4]),
        .O(FiltCoeff_2_0_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__4
       (.I0(ram_reg_0_63_15_15[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff24_address0[5]),
        .O(FiltCoeff_2_1_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__5
       (.I0(ram_reg_0_63_15_15[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[4]),
        .O(FiltCoeff_3_0_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__6
       (.I0(ram_reg_0_63_15_15[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff35_address0[5]),
        .O(FiltCoeff_3_1_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__7
       (.I0(ram_reg_0_63_15_15[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[4]),
        .O(FiltCoeff_4_0_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__8
       (.I0(ram_reg_0_63_15_15[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff46_address0[5]),
        .O(FiltCoeff_4_1_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_6__9
       (.I0(ram_reg_0_63_15_15[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff5_address0[4]),
        .O(FiltCoeff_5_0_address0[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__0
       (.I0(ram_reg_0_63_15_15[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff12_address0[5]),
        .O(FiltCoeff_1_0_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__1
       (.I0(ram_reg_0_63_15_15[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff2_address0[5]),
        .O(FiltCoeff_2_0_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__2
       (.I0(ram_reg_0_63_15_15[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff3_address0[5]),
        .O(FiltCoeff_3_0_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__3
       (.I0(ram_reg_0_63_15_15[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff4_address0[5]),
        .O(FiltCoeff_4_0_address0[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    ram_reg_0_63_0_0_i_7__4
       (.I0(ram_reg_0_63_15_15[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(grp_hscale_polyphase_fu_852_FiltCoeff5_address0[5]),
        .O(FiltCoeff_5_0_address0[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_111_reg_3059[0]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[0]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[0]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_111_reg_3059[0]_i_2_n_4 ),
        .O(select_ln215_111_fu_1429_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_111_reg_3059[0]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[0]),
        .O(\select_ln215_111_reg_3059[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_111_reg_3059[1]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[1]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[1]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_111_reg_3059[1]_i_2_n_4 ),
        .O(select_ln215_111_fu_1429_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_111_reg_3059[1]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[1]),
        .O(\select_ln215_111_reg_3059[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_111_reg_3059[2]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[2]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[2]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_111_reg_3059[2]_i_2_n_4 ),
        .O(select_ln215_111_fu_1429_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_111_reg_3059[2]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[2]),
        .O(\select_ln215_111_reg_3059[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_111_reg_3059[3]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[3]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[3]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_111_reg_3059[3]_i_2_n_4 ),
        .O(select_ln215_111_fu_1429_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_111_reg_3059[3]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[3]),
        .O(\select_ln215_111_reg_3059[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_111_reg_3059[4]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[4]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[4]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_111_reg_3059[4]_i_2_n_4 ),
        .O(select_ln215_111_fu_1429_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_111_reg_3059[4]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[4]),
        .O(\select_ln215_111_reg_3059[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_111_reg_3059[5]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[5]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[5]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_111_reg_3059[5]_i_2_n_4 ),
        .O(select_ln215_111_fu_1429_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_111_reg_3059[5]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[5]),
        .O(\select_ln215_111_reg_3059[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_111_reg_3059[6]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[6]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[6]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_111_reg_3059[6]_i_2_n_4 ),
        .O(select_ln215_111_fu_1429_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_111_reg_3059[6]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[6]),
        .O(\select_ln215_111_reg_3059[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_111_reg_3059[7]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[7]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[7]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_111_reg_3059[7]_i_2_n_4 ),
        .O(select_ln215_111_fu_1429_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_111_reg_3059[7]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[7]),
        .O(\select_ln215_111_reg_3059[7]_i_2_n_4 ));
  FDRE \select_ln215_111_reg_3059_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_111_fu_1429_p3[0]),
        .Q(select_ln215_111_reg_3059[0]),
        .R(1'b0));
  FDRE \select_ln215_111_reg_3059_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_111_fu_1429_p3[1]),
        .Q(select_ln215_111_reg_3059[1]),
        .R(1'b0));
  FDRE \select_ln215_111_reg_3059_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_111_fu_1429_p3[2]),
        .Q(select_ln215_111_reg_3059[2]),
        .R(1'b0));
  FDRE \select_ln215_111_reg_3059_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_111_fu_1429_p3[3]),
        .Q(select_ln215_111_reg_3059[3]),
        .R(1'b0));
  FDRE \select_ln215_111_reg_3059_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_111_fu_1429_p3[4]),
        .Q(select_ln215_111_reg_3059[4]),
        .R(1'b0));
  FDRE \select_ln215_111_reg_3059_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_111_fu_1429_p3[5]),
        .Q(select_ln215_111_reg_3059[5]),
        .R(1'b0));
  FDRE \select_ln215_111_reg_3059_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_111_fu_1429_p3[6]),
        .Q(select_ln215_111_reg_3059[6]),
        .R(1'b0));
  FDRE \select_ln215_111_reg_3059_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_111_fu_1429_p3[7]),
        .Q(select_ln215_111_reg_3059[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_115_reg_3064[0]_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[0]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[0]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_115_reg_3064[0]_i_2_n_4 ),
        .O(select_ln215_115_fu_1453_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_115_reg_3064[0]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[0]),
        .O(\select_ln215_115_reg_3064[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_115_reg_3064[1]_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[1]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[1]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_115_reg_3064[1]_i_2_n_4 ),
        .O(select_ln215_115_fu_1453_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_115_reg_3064[1]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[1]),
        .O(\select_ln215_115_reg_3064[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_115_reg_3064[2]_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[2]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[2]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_115_reg_3064[2]_i_2_n_4 ),
        .O(select_ln215_115_fu_1453_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_115_reg_3064[2]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[2]),
        .O(\select_ln215_115_reg_3064[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_115_reg_3064[3]_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[3]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[3]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_115_reg_3064[3]_i_2_n_4 ),
        .O(select_ln215_115_fu_1453_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_115_reg_3064[3]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[3]),
        .O(\select_ln215_115_reg_3064[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_115_reg_3064[4]_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[4]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[4]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_115_reg_3064[4]_i_2_n_4 ),
        .O(select_ln215_115_fu_1453_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_115_reg_3064[4]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[4]),
        .O(\select_ln215_115_reg_3064[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_115_reg_3064[5]_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[5]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[5]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_115_reg_3064[5]_i_2_n_4 ),
        .O(select_ln215_115_fu_1453_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_115_reg_3064[5]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[5]),
        .O(\select_ln215_115_reg_3064[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_115_reg_3064[6]_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[6]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[6]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_115_reg_3064[6]_i_2_n_4 ),
        .O(select_ln215_115_fu_1453_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_115_reg_3064[6]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[6]),
        .O(\select_ln215_115_reg_3064[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_115_reg_3064[7]_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[7]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[7]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_115_reg_3064[7]_i_2_n_4 ),
        .O(select_ln215_115_fu_1453_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_115_reg_3064[7]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[7]),
        .O(\select_ln215_115_reg_3064[7]_i_2_n_4 ));
  FDRE \select_ln215_115_reg_3064_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_reg_3064[0]),
        .Q(select_ln215_115_reg_3064_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_115_reg_3064_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_reg_3064[1]),
        .Q(select_ln215_115_reg_3064_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_115_reg_3064_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_reg_3064[2]),
        .Q(select_ln215_115_reg_3064_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_115_reg_3064_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_reg_3064[3]),
        .Q(select_ln215_115_reg_3064_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_115_reg_3064_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_reg_3064[4]),
        .Q(select_ln215_115_reg_3064_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_115_reg_3064_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_reg_3064[5]),
        .Q(select_ln215_115_reg_3064_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_115_reg_3064_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_reg_3064[6]),
        .Q(select_ln215_115_reg_3064_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_115_reg_3064_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_reg_3064[7]),
        .Q(select_ln215_115_reg_3064_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \select_ln215_115_reg_3064_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_fu_1453_p3[0]),
        .Q(select_ln215_115_reg_3064[0]),
        .R(1'b0));
  FDRE \select_ln215_115_reg_3064_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_fu_1453_p3[1]),
        .Q(select_ln215_115_reg_3064[1]),
        .R(1'b0));
  FDRE \select_ln215_115_reg_3064_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_fu_1453_p3[2]),
        .Q(select_ln215_115_reg_3064[2]),
        .R(1'b0));
  FDRE \select_ln215_115_reg_3064_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_fu_1453_p3[3]),
        .Q(select_ln215_115_reg_3064[3]),
        .R(1'b0));
  FDRE \select_ln215_115_reg_3064_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_fu_1453_p3[4]),
        .Q(select_ln215_115_reg_3064[4]),
        .R(1'b0));
  FDRE \select_ln215_115_reg_3064_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_fu_1453_p3[5]),
        .Q(select_ln215_115_reg_3064[5]),
        .R(1'b0));
  FDRE \select_ln215_115_reg_3064_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_fu_1453_p3[6]),
        .Q(select_ln215_115_reg_3064[6]),
        .R(1'b0));
  FDRE \select_ln215_115_reg_3064_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_115_fu_1453_p3[7]),
        .Q(select_ln215_115_reg_3064[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln215_119_reg_3069_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_119_fu_1477_p3[0]),
        .Q(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[0]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[0]_srl2_i_1 
       (.I0(p_read_7_reg_2422_pp0_iter1_reg[0]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[0]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ),
        .O(select_ln215_119_fu_1477_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[0]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[0]),
        .O(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln215_119_reg_3069_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_119_fu_1477_p3[1]),
        .Q(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[1]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[1]_srl2_i_1 
       (.I0(p_read_7_reg_2422_pp0_iter1_reg[1]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[1]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ),
        .O(select_ln215_119_fu_1477_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[1]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[1]),
        .O(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln215_119_reg_3069_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_119_fu_1477_p3[2]),
        .Q(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[2]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[2]_srl2_i_1 
       (.I0(p_read_7_reg_2422_pp0_iter1_reg[2]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[2]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ),
        .O(select_ln215_119_fu_1477_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[2]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[2]),
        .O(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln215_119_reg_3069_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_119_fu_1477_p3[3]),
        .Q(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[3]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[3]_srl2_i_1 
       (.I0(p_read_7_reg_2422_pp0_iter1_reg[3]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[3]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ),
        .O(select_ln215_119_fu_1477_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[3]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[3]),
        .O(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \select_ln215_119_reg_3069_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_119_fu_1477_p3[4]),
        .Q(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[4]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[4]_srl2_i_1 
       (.I0(p_read_7_reg_2422_pp0_iter1_reg[4]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[4]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ),
        .O(select_ln215_119_fu_1477_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[4]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[4]),
        .O(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \select_ln215_119_reg_3069_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_119_fu_1477_p3[5]),
        .Q(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[5]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[5]_srl2_i_1 
       (.I0(p_read_7_reg_2422_pp0_iter1_reg[5]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[5]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ),
        .O(select_ln215_119_fu_1477_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[5]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[5]),
        .O(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \select_ln215_119_reg_3069_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_119_fu_1477_p3[6]),
        .Q(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[6]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[6]_srl2_i_1 
       (.I0(p_read_7_reg_2422_pp0_iter1_reg[6]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[6]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ),
        .O(select_ln215_119_fu_1477_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[6]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[6]),
        .O(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_119_reg_3069_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \select_ln215_119_reg_3069_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_119_fu_1477_p3[7]),
        .Q(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[7]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[7]_srl2_i_1 
       (.I0(p_read_7_reg_2422_pp0_iter1_reg[7]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[7]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ),
        .O(select_ln215_119_fu_1477_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_119_reg_3069_pp0_iter3_reg_reg[7]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[7]),
        .O(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ));
  FDRE \select_ln215_119_reg_3069_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[0]_srl2_n_4 ),
        .Q(select_ln215_119_reg_3069_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_119_reg_3069_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[1]_srl2_n_4 ),
        .Q(select_ln215_119_reg_3069_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_119_reg_3069_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[2]_srl2_n_4 ),
        .Q(select_ln215_119_reg_3069_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_119_reg_3069_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[3]_srl2_n_4 ),
        .Q(select_ln215_119_reg_3069_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_119_reg_3069_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[4]_srl2_n_4 ),
        .Q(select_ln215_119_reg_3069_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_119_reg_3069_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[5]_srl2_n_4 ),
        .Q(select_ln215_119_reg_3069_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_119_reg_3069_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[6]_srl2_n_4 ),
        .Q(select_ln215_119_reg_3069_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_119_reg_3069_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_119_reg_3069_pp0_iter3_reg_reg[7]_srl2_n_4 ),
        .Q(select_ln215_119_reg_3069_pp0_iter4_reg[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_11_reg_2922[0]_i_1 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_11_reg_2922[0]_i_2_n_4 ),
        .O(select_ln215_11_fu_784_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_11_reg_2922[0]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[0]),
        .O(\select_ln215_11_reg_2922[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_11_reg_2922[1]_i_1 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_11_reg_2922[1]_i_2_n_4 ),
        .O(select_ln215_11_fu_784_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_11_reg_2922[1]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[1]),
        .O(\select_ln215_11_reg_2922[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_11_reg_2922[2]_i_1 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_11_reg_2922[2]_i_2_n_4 ),
        .O(select_ln215_11_fu_784_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_11_reg_2922[2]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[2]),
        .O(\select_ln215_11_reg_2922[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_11_reg_2922[3]_i_1 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_11_reg_2922[3]_i_2_n_4 ),
        .O(select_ln215_11_fu_784_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_11_reg_2922[3]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[3]),
        .O(\select_ln215_11_reg_2922[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_11_reg_2922[4]_i_1 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_11_reg_2922[4]_i_2_n_4 ),
        .O(select_ln215_11_fu_784_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_11_reg_2922[4]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[4]),
        .O(\select_ln215_11_reg_2922[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_11_reg_2922[5]_i_1 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_11_reg_2922[5]_i_2_n_4 ),
        .O(select_ln215_11_fu_784_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_11_reg_2922[5]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[5]),
        .O(\select_ln215_11_reg_2922[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_11_reg_2922[6]_i_1 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_11_reg_2922[6]_i_2_n_4 ),
        .O(select_ln215_11_fu_784_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_11_reg_2922[6]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[6]),
        .O(\select_ln215_11_reg_2922[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_11_reg_2922[7]_i_1 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_11_reg_2922[7]_i_2_n_4 ),
        .O(select_ln215_11_fu_784_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_11_reg_2922[7]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[7]),
        .O(\select_ln215_11_reg_2922[7]_i_2_n_4 ));
  FDRE \select_ln215_11_reg_2922_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_11_fu_784_p3[0]),
        .Q(select_ln215_11_reg_2922[0]),
        .R(1'b0));
  FDRE \select_ln215_11_reg_2922_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_11_fu_784_p3[1]),
        .Q(select_ln215_11_reg_2922[1]),
        .R(1'b0));
  FDRE \select_ln215_11_reg_2922_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_11_fu_784_p3[2]),
        .Q(select_ln215_11_reg_2922[2]),
        .R(1'b0));
  FDRE \select_ln215_11_reg_2922_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_11_fu_784_p3[3]),
        .Q(select_ln215_11_reg_2922[3]),
        .R(1'b0));
  FDRE \select_ln215_11_reg_2922_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_11_fu_784_p3[4]),
        .Q(select_ln215_11_reg_2922[4]),
        .R(1'b0));
  FDRE \select_ln215_11_reg_2922_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_11_fu_784_p3[5]),
        .Q(select_ln215_11_reg_2922[5]),
        .R(1'b0));
  FDRE \select_ln215_11_reg_2922_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_11_fu_784_p3[6]),
        .Q(select_ln215_11_reg_2922[6]),
        .R(1'b0));
  FDRE \select_ln215_11_reg_2922_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_11_fu_784_p3[7]),
        .Q(select_ln215_11_reg_2922[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_15_reg_2927[0]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_15_reg_2927[0]_i_2_n_4 ),
        .O(select_ln215_15_fu_809_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_15_reg_2927[0]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[0]),
        .O(\select_ln215_15_reg_2927[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_15_reg_2927[1]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_15_reg_2927[1]_i_2_n_4 ),
        .O(select_ln215_15_fu_809_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_15_reg_2927[1]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[1]),
        .O(\select_ln215_15_reg_2927[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_15_reg_2927[2]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_15_reg_2927[2]_i_2_n_4 ),
        .O(select_ln215_15_fu_809_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_15_reg_2927[2]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[2]),
        .O(\select_ln215_15_reg_2927[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_15_reg_2927[3]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_15_reg_2927[3]_i_2_n_4 ),
        .O(select_ln215_15_fu_809_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_15_reg_2927[3]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[3]),
        .O(\select_ln215_15_reg_2927[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_15_reg_2927[4]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_15_reg_2927[4]_i_2_n_4 ),
        .O(select_ln215_15_fu_809_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_15_reg_2927[4]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[4]),
        .O(\select_ln215_15_reg_2927[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_15_reg_2927[5]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_15_reg_2927[5]_i_2_n_4 ),
        .O(select_ln215_15_fu_809_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_15_reg_2927[5]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[5]),
        .O(\select_ln215_15_reg_2927[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_15_reg_2927[6]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_15_reg_2927[6]_i_2_n_4 ),
        .O(select_ln215_15_fu_809_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_15_reg_2927[6]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[6]),
        .O(\select_ln215_15_reg_2927[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_15_reg_2927[7]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_15_reg_2927[7]_i_2_n_4 ),
        .O(select_ln215_15_fu_809_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_15_reg_2927[7]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[7]),
        .O(\select_ln215_15_reg_2927[7]_i_2_n_4 ));
  FDRE \select_ln215_15_reg_2927_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_reg_2927[0]),
        .Q(select_ln215_15_reg_2927_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_15_reg_2927_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_reg_2927[1]),
        .Q(select_ln215_15_reg_2927_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_15_reg_2927_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_reg_2927[2]),
        .Q(select_ln215_15_reg_2927_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_15_reg_2927_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_reg_2927[3]),
        .Q(select_ln215_15_reg_2927_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_15_reg_2927_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_reg_2927[4]),
        .Q(select_ln215_15_reg_2927_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_15_reg_2927_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_reg_2927[5]),
        .Q(select_ln215_15_reg_2927_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_15_reg_2927_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_reg_2927[6]),
        .Q(select_ln215_15_reg_2927_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_15_reg_2927_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_reg_2927[7]),
        .Q(select_ln215_15_reg_2927_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \select_ln215_15_reg_2927_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_fu_809_p3[0]),
        .Q(select_ln215_15_reg_2927[0]),
        .R(1'b0));
  FDRE \select_ln215_15_reg_2927_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_fu_809_p3[1]),
        .Q(select_ln215_15_reg_2927[1]),
        .R(1'b0));
  FDRE \select_ln215_15_reg_2927_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_fu_809_p3[2]),
        .Q(select_ln215_15_reg_2927[2]),
        .R(1'b0));
  FDRE \select_ln215_15_reg_2927_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_fu_809_p3[3]),
        .Q(select_ln215_15_reg_2927[3]),
        .R(1'b0));
  FDRE \select_ln215_15_reg_2927_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_fu_809_p3[4]),
        .Q(select_ln215_15_reg_2927[4]),
        .R(1'b0));
  FDRE \select_ln215_15_reg_2927_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_fu_809_p3[5]),
        .Q(select_ln215_15_reg_2927[5]),
        .R(1'b0));
  FDRE \select_ln215_15_reg_2927_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_fu_809_p3[6]),
        .Q(select_ln215_15_reg_2927[6]),
        .R(1'b0));
  FDRE \select_ln215_15_reg_2927_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_15_fu_809_p3[7]),
        .Q(select_ln215_15_reg_2927[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln215_19_reg_2932_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_19_fu_834_p3[0]),
        .Q(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[0]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[0]_srl2_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_9_reg_2438_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ),
        .O(select_ln215_19_fu_834_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[0]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[0]),
        .O(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln215_19_reg_2932_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_19_fu_834_p3[1]),
        .Q(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[1]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[1]_srl2_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_9_reg_2438_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ),
        .O(select_ln215_19_fu_834_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[1]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[1]),
        .O(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln215_19_reg_2932_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_19_fu_834_p3[2]),
        .Q(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[2]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[2]_srl2_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_9_reg_2438_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ),
        .O(select_ln215_19_fu_834_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[2]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[2]),
        .O(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln215_19_reg_2932_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_19_fu_834_p3[3]),
        .Q(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[3]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[3]_srl2_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_9_reg_2438_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ),
        .O(select_ln215_19_fu_834_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[3]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[3]),
        .O(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \select_ln215_19_reg_2932_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_19_fu_834_p3[4]),
        .Q(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[4]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[4]_srl2_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_9_reg_2438_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ),
        .O(select_ln215_19_fu_834_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[4]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[4]),
        .O(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \select_ln215_19_reg_2932_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_19_fu_834_p3[5]),
        .Q(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[5]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[5]_srl2_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_9_reg_2438_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ),
        .O(select_ln215_19_fu_834_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[5]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[5]),
        .O(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \select_ln215_19_reg_2932_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_19_fu_834_p3[6]),
        .Q(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[6]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[6]_srl2_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_9_reg_2438_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ),
        .O(select_ln215_19_fu_834_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[6]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[6]),
        .O(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_19_reg_2932_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \select_ln215_19_reg_2932_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_19_fu_834_p3[7]),
        .Q(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[7]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[7]_srl2_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_9_reg_2438_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ),
        .O(select_ln215_19_fu_834_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_19_reg_2932_pp0_iter3_reg_reg[7]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[7]),
        .O(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ));
  FDRE \select_ln215_19_reg_2932_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[0]_srl2_n_4 ),
        .Q(select_ln215_19_reg_2932_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_19_reg_2932_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[1]_srl2_n_4 ),
        .Q(select_ln215_19_reg_2932_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_19_reg_2932_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[2]_srl2_n_4 ),
        .Q(select_ln215_19_reg_2932_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_19_reg_2932_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[3]_srl2_n_4 ),
        .Q(select_ln215_19_reg_2932_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_19_reg_2932_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[4]_srl2_n_4 ),
        .Q(select_ln215_19_reg_2932_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_19_reg_2932_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[5]_srl2_n_4 ),
        .Q(select_ln215_19_reg_2932_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_19_reg_2932_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[6]_srl2_n_4 ),
        .Q(select_ln215_19_reg_2932_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_19_reg_2932_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_19_reg_2932_pp0_iter3_reg_reg[7]_srl2_n_4 ),
        .Q(select_ln215_19_reg_2932_pp0_iter4_reg[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_31_reg_2947[0]_i_1 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_31_reg_2947[0]_i_2_n_4 ),
        .O(select_ln215_31_fu_913_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_31_reg_2947[0]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[0]),
        .O(\select_ln215_31_reg_2947[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_31_reg_2947[1]_i_1 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_31_reg_2947[1]_i_2_n_4 ),
        .O(select_ln215_31_fu_913_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_31_reg_2947[1]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[1]),
        .O(\select_ln215_31_reg_2947[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_31_reg_2947[2]_i_1 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_31_reg_2947[2]_i_2_n_4 ),
        .O(select_ln215_31_fu_913_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_31_reg_2947[2]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[2]),
        .O(\select_ln215_31_reg_2947[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_31_reg_2947[3]_i_1 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_31_reg_2947[3]_i_2_n_4 ),
        .O(select_ln215_31_fu_913_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_31_reg_2947[3]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[3]),
        .O(\select_ln215_31_reg_2947[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_31_reg_2947[4]_i_1 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_31_reg_2947[4]_i_2_n_4 ),
        .O(select_ln215_31_fu_913_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_31_reg_2947[4]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[4]),
        .O(\select_ln215_31_reg_2947[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_31_reg_2947[5]_i_1 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_31_reg_2947[5]_i_2_n_4 ),
        .O(select_ln215_31_fu_913_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_31_reg_2947[5]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[5]),
        .O(\select_ln215_31_reg_2947[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_31_reg_2947[6]_i_1 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_31_reg_2947[6]_i_2_n_4 ),
        .O(select_ln215_31_fu_913_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_31_reg_2947[6]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[6]),
        .O(\select_ln215_31_reg_2947[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_31_reg_2947[7]_i_1 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_31_reg_2947[7]_i_2_n_4 ),
        .O(select_ln215_31_fu_913_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_31_reg_2947[7]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[7]),
        .O(\select_ln215_31_reg_2947[7]_i_2_n_4 ));
  FDRE \select_ln215_31_reg_2947_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_31_fu_913_p3[0]),
        .Q(select_ln215_31_reg_2947[0]),
        .R(1'b0));
  FDRE \select_ln215_31_reg_2947_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_31_fu_913_p3[1]),
        .Q(select_ln215_31_reg_2947[1]),
        .R(1'b0));
  FDRE \select_ln215_31_reg_2947_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_31_fu_913_p3[2]),
        .Q(select_ln215_31_reg_2947[2]),
        .R(1'b0));
  FDRE \select_ln215_31_reg_2947_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_31_fu_913_p3[3]),
        .Q(select_ln215_31_reg_2947[3]),
        .R(1'b0));
  FDRE \select_ln215_31_reg_2947_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_31_fu_913_p3[4]),
        .Q(select_ln215_31_reg_2947[4]),
        .R(1'b0));
  FDRE \select_ln215_31_reg_2947_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_31_fu_913_p3[5]),
        .Q(select_ln215_31_reg_2947[5]),
        .R(1'b0));
  FDRE \select_ln215_31_reg_2947_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_31_fu_913_p3[6]),
        .Q(select_ln215_31_reg_2947[6]),
        .R(1'b0));
  FDRE \select_ln215_31_reg_2947_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_31_fu_913_p3[7]),
        .Q(select_ln215_31_reg_2947[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_35_reg_2952[0]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_35_reg_2952[0]_i_2_n_4 ),
        .O(select_ln215_35_fu_938_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_35_reg_2952[0]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[0]),
        .O(\select_ln215_35_reg_2952[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_35_reg_2952[1]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_35_reg_2952[1]_i_2_n_4 ),
        .O(select_ln215_35_fu_938_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_35_reg_2952[1]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[1]),
        .O(\select_ln215_35_reg_2952[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_35_reg_2952[2]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_35_reg_2952[2]_i_2_n_4 ),
        .O(select_ln215_35_fu_938_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_35_reg_2952[2]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[2]),
        .O(\select_ln215_35_reg_2952[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_35_reg_2952[3]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_35_reg_2952[3]_i_2_n_4 ),
        .O(select_ln215_35_fu_938_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_35_reg_2952[3]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[3]),
        .O(\select_ln215_35_reg_2952[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_35_reg_2952[4]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_35_reg_2952[4]_i_2_n_4 ),
        .O(select_ln215_35_fu_938_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_35_reg_2952[4]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[4]),
        .O(\select_ln215_35_reg_2952[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_35_reg_2952[5]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_35_reg_2952[5]_i_2_n_4 ),
        .O(select_ln215_35_fu_938_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_35_reg_2952[5]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[5]),
        .O(\select_ln215_35_reg_2952[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_35_reg_2952[6]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_35_reg_2952[6]_i_2_n_4 ),
        .O(select_ln215_35_fu_938_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_35_reg_2952[6]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[6]),
        .O(\select_ln215_35_reg_2952[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_35_reg_2952[7]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_35_reg_2952[7]_i_2_n_4 ),
        .O(select_ln215_35_fu_938_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_35_reg_2952[7]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[7]),
        .O(\select_ln215_35_reg_2952[7]_i_2_n_4 ));
  FDRE \select_ln215_35_reg_2952_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_reg_2952[0]),
        .Q(select_ln215_35_reg_2952_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_2952_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_reg_2952[1]),
        .Q(select_ln215_35_reg_2952_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_2952_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_reg_2952[2]),
        .Q(select_ln215_35_reg_2952_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_2952_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_reg_2952[3]),
        .Q(select_ln215_35_reg_2952_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_2952_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_reg_2952[4]),
        .Q(select_ln215_35_reg_2952_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_2952_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_reg_2952[5]),
        .Q(select_ln215_35_reg_2952_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_2952_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_reg_2952[6]),
        .Q(select_ln215_35_reg_2952_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_2952_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_reg_2952[7]),
        .Q(select_ln215_35_reg_2952_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_2952_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_fu_938_p3[0]),
        .Q(select_ln215_35_reg_2952[0]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_2952_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_fu_938_p3[1]),
        .Q(select_ln215_35_reg_2952[1]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_2952_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_fu_938_p3[2]),
        .Q(select_ln215_35_reg_2952[2]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_2952_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_fu_938_p3[3]),
        .Q(select_ln215_35_reg_2952[3]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_2952_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_fu_938_p3[4]),
        .Q(select_ln215_35_reg_2952[4]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_2952_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_fu_938_p3[5]),
        .Q(select_ln215_35_reg_2952[5]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_2952_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_fu_938_p3[6]),
        .Q(select_ln215_35_reg_2952[6]),
        .R(1'b0));
  FDRE \select_ln215_35_reg_2952_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_35_fu_938_p3[7]),
        .Q(select_ln215_35_reg_2952[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln215_39_reg_2957_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_39_fu_963_p3[0]),
        .Q(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[0]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[0]_srl2_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_8_reg_2430_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ),
        .O(select_ln215_39_fu_963_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[0]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[0]),
        .O(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln215_39_reg_2957_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_39_fu_963_p3[1]),
        .Q(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[1]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[1]_srl2_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_8_reg_2430_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ),
        .O(select_ln215_39_fu_963_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[1]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[1]),
        .O(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln215_39_reg_2957_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_39_fu_963_p3[2]),
        .Q(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[2]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[2]_srl2_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_8_reg_2430_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ),
        .O(select_ln215_39_fu_963_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[2]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[2]),
        .O(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln215_39_reg_2957_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_39_fu_963_p3[3]),
        .Q(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[3]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[3]_srl2_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_8_reg_2430_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ),
        .O(select_ln215_39_fu_963_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[3]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[3]),
        .O(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \select_ln215_39_reg_2957_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_39_fu_963_p3[4]),
        .Q(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[4]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[4]_srl2_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_8_reg_2430_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ),
        .O(select_ln215_39_fu_963_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[4]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[4]),
        .O(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \select_ln215_39_reg_2957_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_39_fu_963_p3[5]),
        .Q(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[5]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[5]_srl2_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_8_reg_2430_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ),
        .O(select_ln215_39_fu_963_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[5]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[5]),
        .O(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \select_ln215_39_reg_2957_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_39_fu_963_p3[6]),
        .Q(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[6]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[6]_srl2_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_8_reg_2430_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ),
        .O(select_ln215_39_fu_963_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[6]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[6]),
        .O(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_39_reg_2957_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \select_ln215_39_reg_2957_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_39_fu_963_p3[7]),
        .Q(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[7]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[7]_srl2_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_8_reg_2430_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ),
        .O(select_ln215_39_fu_963_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_39_reg_2957_pp0_iter3_reg_reg[7]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[7]),
        .O(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ));
  FDRE \select_ln215_39_reg_2957_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[0]_srl2_n_4 ),
        .Q(select_ln215_39_reg_2957_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_39_reg_2957_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[1]_srl2_n_4 ),
        .Q(select_ln215_39_reg_2957_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_39_reg_2957_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[2]_srl2_n_4 ),
        .Q(select_ln215_39_reg_2957_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_39_reg_2957_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[3]_srl2_n_4 ),
        .Q(select_ln215_39_reg_2957_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_39_reg_2957_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[4]_srl2_n_4 ),
        .Q(select_ln215_39_reg_2957_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_39_reg_2957_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[5]_srl2_n_4 ),
        .Q(select_ln215_39_reg_2957_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_39_reg_2957_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[6]_srl2_n_4 ),
        .Q(select_ln215_39_reg_2957_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_39_reg_2957_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_39_reg_2957_pp0_iter3_reg_reg[7]_srl2_n_4 ),
        .Q(select_ln215_39_reg_2957_pp0_iter4_reg[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_51_reg_2972[0]_i_1 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_51_reg_2972[0]_i_2_n_4 ),
        .O(select_ln215_51_fu_1042_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_51_reg_2972[0]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[0]),
        .O(\select_ln215_51_reg_2972[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_51_reg_2972[1]_i_1 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_51_reg_2972[1]_i_2_n_4 ),
        .O(select_ln215_51_fu_1042_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_51_reg_2972[1]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[1]),
        .O(\select_ln215_51_reg_2972[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_51_reg_2972[2]_i_1 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_51_reg_2972[2]_i_2_n_4 ),
        .O(select_ln215_51_fu_1042_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_51_reg_2972[2]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[2]),
        .O(\select_ln215_51_reg_2972[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_51_reg_2972[3]_i_1 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_51_reg_2972[3]_i_2_n_4 ),
        .O(select_ln215_51_fu_1042_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_51_reg_2972[3]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[3]),
        .O(\select_ln215_51_reg_2972[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_51_reg_2972[4]_i_1 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_51_reg_2972[4]_i_2_n_4 ),
        .O(select_ln215_51_fu_1042_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_51_reg_2972[4]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[4]),
        .O(\select_ln215_51_reg_2972[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_51_reg_2972[5]_i_1 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_51_reg_2972[5]_i_2_n_4 ),
        .O(select_ln215_51_fu_1042_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_51_reg_2972[5]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[5]),
        .O(\select_ln215_51_reg_2972[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_51_reg_2972[6]_i_1 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_51_reg_2972[6]_i_2_n_4 ),
        .O(select_ln215_51_fu_1042_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_51_reg_2972[6]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[6]),
        .O(\select_ln215_51_reg_2972[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_51_reg_2972[7]_i_1 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_13_reg_2476_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_51_reg_2972[7]_i_2_n_4 ),
        .O(select_ln215_51_fu_1042_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_51_reg_2972[7]_i_2 
       (.I0(p_read_19_reg_2554_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_22_reg_2596_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[7]),
        .O(\select_ln215_51_reg_2972[7]_i_2_n_4 ));
  FDRE \select_ln215_51_reg_2972_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_51_fu_1042_p3[0]),
        .Q(select_ln215_51_reg_2972[0]),
        .R(1'b0));
  FDRE \select_ln215_51_reg_2972_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_51_fu_1042_p3[1]),
        .Q(select_ln215_51_reg_2972[1]),
        .R(1'b0));
  FDRE \select_ln215_51_reg_2972_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_51_fu_1042_p3[2]),
        .Q(select_ln215_51_reg_2972[2]),
        .R(1'b0));
  FDRE \select_ln215_51_reg_2972_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_51_fu_1042_p3[3]),
        .Q(select_ln215_51_reg_2972[3]),
        .R(1'b0));
  FDRE \select_ln215_51_reg_2972_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_51_fu_1042_p3[4]),
        .Q(select_ln215_51_reg_2972[4]),
        .R(1'b0));
  FDRE \select_ln215_51_reg_2972_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_51_fu_1042_p3[5]),
        .Q(select_ln215_51_reg_2972[5]),
        .R(1'b0));
  FDRE \select_ln215_51_reg_2972_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_51_fu_1042_p3[6]),
        .Q(select_ln215_51_reg_2972[6]),
        .R(1'b0));
  FDRE \select_ln215_51_reg_2972_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_51_fu_1042_p3[7]),
        .Q(select_ln215_51_reg_2972[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_55_reg_2977[0]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_55_reg_2977[0]_i_2_n_4 ),
        .O(select_ln215_55_fu_1067_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_55_reg_2977[0]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[0]),
        .O(\select_ln215_55_reg_2977[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_55_reg_2977[1]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_55_reg_2977[1]_i_2_n_4 ),
        .O(select_ln215_55_fu_1067_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_55_reg_2977[1]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[1]),
        .O(\select_ln215_55_reg_2977[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_55_reg_2977[2]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_55_reg_2977[2]_i_2_n_4 ),
        .O(select_ln215_55_fu_1067_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_55_reg_2977[2]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[2]),
        .O(\select_ln215_55_reg_2977[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_55_reg_2977[3]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_55_reg_2977[3]_i_2_n_4 ),
        .O(select_ln215_55_fu_1067_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_55_reg_2977[3]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[3]),
        .O(\select_ln215_55_reg_2977[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_55_reg_2977[4]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_55_reg_2977[4]_i_2_n_4 ),
        .O(select_ln215_55_fu_1067_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_55_reg_2977[4]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[4]),
        .O(\select_ln215_55_reg_2977[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_55_reg_2977[5]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_55_reg_2977[5]_i_2_n_4 ),
        .O(select_ln215_55_fu_1067_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_55_reg_2977[5]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[5]),
        .O(\select_ln215_55_reg_2977[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_55_reg_2977[6]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_55_reg_2977[6]_i_2_n_4 ),
        .O(select_ln215_55_fu_1067_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_55_reg_2977[6]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[6]),
        .O(\select_ln215_55_reg_2977[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_55_reg_2977[7]_i_1 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_10_reg_2446_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_55_reg_2977[7]_i_2_n_4 ),
        .O(select_ln215_55_fu_1067_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_55_reg_2977[7]_i_2 
       (.I0(p_read_16_reg_2512_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_19_reg_2554_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[7]),
        .O(\select_ln215_55_reg_2977[7]_i_2_n_4 ));
  FDRE \select_ln215_55_reg_2977_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_reg_2977[0]),
        .Q(select_ln215_55_reg_2977_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_55_reg_2977_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_reg_2977[1]),
        .Q(select_ln215_55_reg_2977_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_55_reg_2977_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_reg_2977[2]),
        .Q(select_ln215_55_reg_2977_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_55_reg_2977_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_reg_2977[3]),
        .Q(select_ln215_55_reg_2977_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_55_reg_2977_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_reg_2977[4]),
        .Q(select_ln215_55_reg_2977_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_55_reg_2977_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_reg_2977[5]),
        .Q(select_ln215_55_reg_2977_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_55_reg_2977_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_reg_2977[6]),
        .Q(select_ln215_55_reg_2977_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_55_reg_2977_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_reg_2977[7]),
        .Q(select_ln215_55_reg_2977_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \select_ln215_55_reg_2977_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_fu_1067_p3[0]),
        .Q(select_ln215_55_reg_2977[0]),
        .R(1'b0));
  FDRE \select_ln215_55_reg_2977_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_fu_1067_p3[1]),
        .Q(select_ln215_55_reg_2977[1]),
        .R(1'b0));
  FDRE \select_ln215_55_reg_2977_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_fu_1067_p3[2]),
        .Q(select_ln215_55_reg_2977[2]),
        .R(1'b0));
  FDRE \select_ln215_55_reg_2977_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_fu_1067_p3[3]),
        .Q(select_ln215_55_reg_2977[3]),
        .R(1'b0));
  FDRE \select_ln215_55_reg_2977_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_fu_1067_p3[4]),
        .Q(select_ln215_55_reg_2977[4]),
        .R(1'b0));
  FDRE \select_ln215_55_reg_2977_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_fu_1067_p3[5]),
        .Q(select_ln215_55_reg_2977[5]),
        .R(1'b0));
  FDRE \select_ln215_55_reg_2977_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_fu_1067_p3[6]),
        .Q(select_ln215_55_reg_2977[6]),
        .R(1'b0));
  FDRE \select_ln215_55_reg_2977_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_55_fu_1067_p3[7]),
        .Q(select_ln215_55_reg_2977[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln215_59_reg_2982_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_59_fu_1092_p3[0]),
        .Q(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[0]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[0]_srl2_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_7_reg_2422_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ),
        .O(select_ln215_59_fu_1092_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[0]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[0]),
        .O(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln215_59_reg_2982_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_59_fu_1092_p3[1]),
        .Q(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[1]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[1]_srl2_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_7_reg_2422_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ),
        .O(select_ln215_59_fu_1092_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[1]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[1]),
        .O(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln215_59_reg_2982_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_59_fu_1092_p3[2]),
        .Q(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[2]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[2]_srl2_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_7_reg_2422_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ),
        .O(select_ln215_59_fu_1092_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[2]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[2]),
        .O(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln215_59_reg_2982_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_59_fu_1092_p3[3]),
        .Q(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[3]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[3]_srl2_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_7_reg_2422_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ),
        .O(select_ln215_59_fu_1092_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[3]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[3]),
        .O(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \select_ln215_59_reg_2982_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_59_fu_1092_p3[4]),
        .Q(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[4]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[4]_srl2_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_7_reg_2422_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ),
        .O(select_ln215_59_fu_1092_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[4]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[4]),
        .O(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \select_ln215_59_reg_2982_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_59_fu_1092_p3[5]),
        .Q(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[5]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[5]_srl2_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_7_reg_2422_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ),
        .O(select_ln215_59_fu_1092_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[5]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[5]),
        .O(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \select_ln215_59_reg_2982_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_59_fu_1092_p3[6]),
        .Q(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[6]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[6]_srl2_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_7_reg_2422_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ),
        .O(select_ln215_59_fu_1092_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[6]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[6]),
        .O(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_59_reg_2982_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \select_ln215_59_reg_2982_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_59_fu_1092_p3[7]),
        .Q(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[7]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[7]_srl2_i_1 
       (.I0(p_read_10_reg_2446_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_2_reg_2774_reg_n_4_[0] ),
        .I2(p_read_7_reg_2422_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_3_reg_2779_reg_n_4_[0] ),
        .I4(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ),
        .O(select_ln215_59_fu_1092_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_59_reg_2982_pp0_iter3_reg_reg[7]_srl2_i_2 
       (.I0(p_read_13_reg_2476_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_1_reg_2754_reg_n_4_[0] ),
        .I2(p_read_16_reg_2512_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_reg_2749_reg_n_4_[0] ),
        .I4(p_read_4_reg_2374_pp0_iter1_reg[7]),
        .O(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ));
  FDRE \select_ln215_59_reg_2982_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[0]_srl2_n_4 ),
        .Q(select_ln215_59_reg_2982_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_59_reg_2982_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[1]_srl2_n_4 ),
        .Q(select_ln215_59_reg_2982_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_59_reg_2982_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[2]_srl2_n_4 ),
        .Q(select_ln215_59_reg_2982_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_59_reg_2982_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[3]_srl2_n_4 ),
        .Q(select_ln215_59_reg_2982_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_59_reg_2982_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[4]_srl2_n_4 ),
        .Q(select_ln215_59_reg_2982_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_59_reg_2982_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[5]_srl2_n_4 ),
        .Q(select_ln215_59_reg_2982_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_59_reg_2982_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[6]_srl2_n_4 ),
        .Q(select_ln215_59_reg_2982_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_59_reg_2982_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_59_reg_2982_pp0_iter3_reg_reg[7]_srl2_n_4 ),
        .Q(select_ln215_59_reg_2982_pp0_iter4_reg[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_71_reg_3009[0]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[0]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[0]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_71_reg_3009[0]_i_2_n_4 ),
        .O(select_ln215_71_fu_1181_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_71_reg_3009[0]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[0]),
        .O(\select_ln215_71_reg_3009[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_71_reg_3009[1]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[1]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[1]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_71_reg_3009[1]_i_2_n_4 ),
        .O(select_ln215_71_fu_1181_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_71_reg_3009[1]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[1]),
        .O(\select_ln215_71_reg_3009[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_71_reg_3009[2]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[2]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[2]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_71_reg_3009[2]_i_2_n_4 ),
        .O(select_ln215_71_fu_1181_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_71_reg_3009[2]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[2]),
        .O(\select_ln215_71_reg_3009[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_71_reg_3009[3]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[3]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[3]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_71_reg_3009[3]_i_2_n_4 ),
        .O(select_ln215_71_fu_1181_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_71_reg_3009[3]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[3]),
        .O(\select_ln215_71_reg_3009[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_71_reg_3009[4]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[4]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[4]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_71_reg_3009[4]_i_2_n_4 ),
        .O(select_ln215_71_fu_1181_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_71_reg_3009[4]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[4]),
        .O(\select_ln215_71_reg_3009[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_71_reg_3009[5]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[5]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[5]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_71_reg_3009[5]_i_2_n_4 ),
        .O(select_ln215_71_fu_1181_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_71_reg_3009[5]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[5]),
        .O(\select_ln215_71_reg_3009[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_71_reg_3009[6]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[6]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[6]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_71_reg_3009[6]_i_2_n_4 ),
        .O(select_ln215_71_fu_1181_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_71_reg_3009[6]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[6]),
        .O(\select_ln215_71_reg_3009[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_71_reg_3009[7]_i_1 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[7]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[7]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_71_reg_3009[7]_i_2_n_4 ),
        .O(select_ln215_71_fu_1181_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_71_reg_3009[7]_i_2 
       (.I0(p_read_21_reg_2582_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_24_reg_2620_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[7]),
        .O(\select_ln215_71_reg_3009[7]_i_2_n_4 ));
  FDRE \select_ln215_71_reg_3009_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_71_fu_1181_p3[0]),
        .Q(select_ln215_71_reg_3009[0]),
        .R(1'b0));
  FDRE \select_ln215_71_reg_3009_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_71_fu_1181_p3[1]),
        .Q(select_ln215_71_reg_3009[1]),
        .R(1'b0));
  FDRE \select_ln215_71_reg_3009_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_71_fu_1181_p3[2]),
        .Q(select_ln215_71_reg_3009[2]),
        .R(1'b0));
  FDRE \select_ln215_71_reg_3009_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_71_fu_1181_p3[3]),
        .Q(select_ln215_71_reg_3009[3]),
        .R(1'b0));
  FDRE \select_ln215_71_reg_3009_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_71_fu_1181_p3[4]),
        .Q(select_ln215_71_reg_3009[4]),
        .R(1'b0));
  FDRE \select_ln215_71_reg_3009_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_71_fu_1181_p3[5]),
        .Q(select_ln215_71_reg_3009[5]),
        .R(1'b0));
  FDRE \select_ln215_71_reg_3009_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_71_fu_1181_p3[6]),
        .Q(select_ln215_71_reg_3009[6]),
        .R(1'b0));
  FDRE \select_ln215_71_reg_3009_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_71_fu_1181_p3[7]),
        .Q(select_ln215_71_reg_3009[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_75_reg_3014[0]_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[0]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[0]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_75_reg_3014[0]_i_2_n_4 ),
        .O(select_ln215_75_fu_1205_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_75_reg_3014[0]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[0]),
        .O(\select_ln215_75_reg_3014[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_75_reg_3014[1]_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[1]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[1]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_75_reg_3014[1]_i_2_n_4 ),
        .O(select_ln215_75_fu_1205_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_75_reg_3014[1]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[1]),
        .O(\select_ln215_75_reg_3014[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_75_reg_3014[2]_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[2]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[2]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_75_reg_3014[2]_i_2_n_4 ),
        .O(select_ln215_75_fu_1205_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_75_reg_3014[2]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[2]),
        .O(\select_ln215_75_reg_3014[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_75_reg_3014[3]_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[3]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[3]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_75_reg_3014[3]_i_2_n_4 ),
        .O(select_ln215_75_fu_1205_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_75_reg_3014[3]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[3]),
        .O(\select_ln215_75_reg_3014[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_75_reg_3014[4]_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[4]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[4]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_75_reg_3014[4]_i_2_n_4 ),
        .O(select_ln215_75_fu_1205_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_75_reg_3014[4]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[4]),
        .O(\select_ln215_75_reg_3014[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_75_reg_3014[5]_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[5]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[5]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_75_reg_3014[5]_i_2_n_4 ),
        .O(select_ln215_75_fu_1205_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_75_reg_3014[5]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[5]),
        .O(\select_ln215_75_reg_3014[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_75_reg_3014[6]_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[6]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[6]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_75_reg_3014[6]_i_2_n_4 ),
        .O(select_ln215_75_fu_1205_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_75_reg_3014[6]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[6]),
        .O(\select_ln215_75_reg_3014[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_75_reg_3014[7]_i_1 
       (.I0(p_read_12_reg_2466_pp0_iter1_reg[7]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_15_reg_2500_pp0_iter1_reg[7]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_75_reg_3014[7]_i_2_n_4 ),
        .O(select_ln215_75_fu_1205_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_75_reg_3014[7]_i_2 
       (.I0(p_read_18_reg_2540_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_21_reg_2582_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[7]),
        .O(\select_ln215_75_reg_3014[7]_i_2_n_4 ));
  FDRE \select_ln215_75_reg_3014_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_reg_3014[0]),
        .Q(select_ln215_75_reg_3014_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_75_reg_3014_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_reg_3014[1]),
        .Q(select_ln215_75_reg_3014_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_75_reg_3014_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_reg_3014[2]),
        .Q(select_ln215_75_reg_3014_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_75_reg_3014_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_reg_3014[3]),
        .Q(select_ln215_75_reg_3014_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_75_reg_3014_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_reg_3014[4]),
        .Q(select_ln215_75_reg_3014_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_75_reg_3014_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_reg_3014[5]),
        .Q(select_ln215_75_reg_3014_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_75_reg_3014_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_reg_3014[6]),
        .Q(select_ln215_75_reg_3014_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_75_reg_3014_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_reg_3014[7]),
        .Q(select_ln215_75_reg_3014_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \select_ln215_75_reg_3014_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_fu_1205_p3[0]),
        .Q(select_ln215_75_reg_3014[0]),
        .R(1'b0));
  FDRE \select_ln215_75_reg_3014_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_fu_1205_p3[1]),
        .Q(select_ln215_75_reg_3014[1]),
        .R(1'b0));
  FDRE \select_ln215_75_reg_3014_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_fu_1205_p3[2]),
        .Q(select_ln215_75_reg_3014[2]),
        .R(1'b0));
  FDRE \select_ln215_75_reg_3014_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_fu_1205_p3[3]),
        .Q(select_ln215_75_reg_3014[3]),
        .R(1'b0));
  FDRE \select_ln215_75_reg_3014_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_fu_1205_p3[4]),
        .Q(select_ln215_75_reg_3014[4]),
        .R(1'b0));
  FDRE \select_ln215_75_reg_3014_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_fu_1205_p3[5]),
        .Q(select_ln215_75_reg_3014[5]),
        .R(1'b0));
  FDRE \select_ln215_75_reg_3014_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_fu_1205_p3[6]),
        .Q(select_ln215_75_reg_3014[6]),
        .R(1'b0));
  FDRE \select_ln215_75_reg_3014_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_75_fu_1205_p3[7]),
        .Q(select_ln215_75_reg_3014[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln215_79_reg_3019_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_79_fu_1229_p3[0]),
        .Q(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[0]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[0]_srl2_i_1 
       (.I0(p_read_9_reg_2438_pp0_iter1_reg[0]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[0]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ),
        .O(select_ln215_79_fu_1229_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[0]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[0]),
        .O(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln215_79_reg_3019_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_79_fu_1229_p3[1]),
        .Q(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[1]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[1]_srl2_i_1 
       (.I0(p_read_9_reg_2438_pp0_iter1_reg[1]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[1]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ),
        .O(select_ln215_79_fu_1229_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[1]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[1]),
        .O(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln215_79_reg_3019_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_79_fu_1229_p3[2]),
        .Q(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[2]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[2]_srl2_i_1 
       (.I0(p_read_9_reg_2438_pp0_iter1_reg[2]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[2]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ),
        .O(select_ln215_79_fu_1229_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[2]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[2]),
        .O(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln215_79_reg_3019_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_79_fu_1229_p3[3]),
        .Q(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[3]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[3]_srl2_i_1 
       (.I0(p_read_9_reg_2438_pp0_iter1_reg[3]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[3]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ),
        .O(select_ln215_79_fu_1229_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[3]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[3]),
        .O(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \select_ln215_79_reg_3019_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_79_fu_1229_p3[4]),
        .Q(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[4]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[4]_srl2_i_1 
       (.I0(p_read_9_reg_2438_pp0_iter1_reg[4]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[4]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ),
        .O(select_ln215_79_fu_1229_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[4]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[4]),
        .O(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \select_ln215_79_reg_3019_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_79_fu_1229_p3[5]),
        .Q(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[5]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[5]_srl2_i_1 
       (.I0(p_read_9_reg_2438_pp0_iter1_reg[5]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[5]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ),
        .O(select_ln215_79_fu_1229_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[5]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[5]),
        .O(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \select_ln215_79_reg_3019_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_79_fu_1229_p3[6]),
        .Q(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[6]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[6]_srl2_i_1 
       (.I0(p_read_9_reg_2438_pp0_iter1_reg[6]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[6]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ),
        .O(select_ln215_79_fu_1229_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[6]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[6]),
        .O(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_79_reg_3019_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \select_ln215_79_reg_3019_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_79_fu_1229_p3[7]),
        .Q(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[7]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[7]_srl2_i_1 
       (.I0(p_read_9_reg_2438_pp0_iter1_reg[7]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_12_reg_2466_pp0_iter1_reg[7]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ),
        .O(select_ln215_79_fu_1229_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_79_reg_3019_pp0_iter3_reg_reg[7]_srl2_i_2 
       (.I0(p_read_15_reg_2500_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_18_reg_2540_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_6_reg_2406_pp0_iter1_reg[7]),
        .O(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ));
  FDRE \select_ln215_79_reg_3019_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[0]_srl2_n_4 ),
        .Q(select_ln215_79_reg_3019_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_79_reg_3019_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[1]_srl2_n_4 ),
        .Q(select_ln215_79_reg_3019_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_79_reg_3019_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[2]_srl2_n_4 ),
        .Q(select_ln215_79_reg_3019_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_79_reg_3019_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[3]_srl2_n_4 ),
        .Q(select_ln215_79_reg_3019_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_79_reg_3019_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[4]_srl2_n_4 ),
        .Q(select_ln215_79_reg_3019_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_79_reg_3019_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[5]_srl2_n_4 ),
        .Q(select_ln215_79_reg_3019_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_79_reg_3019_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[6]_srl2_n_4 ),
        .Q(select_ln215_79_reg_3019_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_79_reg_3019_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_79_reg_3019_pp0_iter3_reg_reg[7]_srl2_n_4 ),
        .Q(select_ln215_79_reg_3019_pp0_iter4_reg[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_91_reg_3034[0]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[0]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[0]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_91_reg_3034[0]_i_2_n_4 ),
        .O(select_ln215_91_fu_1305_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_91_reg_3034[0]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[0]),
        .O(\select_ln215_91_reg_3034[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_91_reg_3034[1]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[1]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[1]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_91_reg_3034[1]_i_2_n_4 ),
        .O(select_ln215_91_fu_1305_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_91_reg_3034[1]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[1]),
        .O(\select_ln215_91_reg_3034[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_91_reg_3034[2]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[2]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[2]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_91_reg_3034[2]_i_2_n_4 ),
        .O(select_ln215_91_fu_1305_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_91_reg_3034[2]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[2]),
        .O(\select_ln215_91_reg_3034[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_91_reg_3034[3]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[3]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[3]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_91_reg_3034[3]_i_2_n_4 ),
        .O(select_ln215_91_fu_1305_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_91_reg_3034[3]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[3]),
        .O(\select_ln215_91_reg_3034[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_91_reg_3034[4]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[4]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[4]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_91_reg_3034[4]_i_2_n_4 ),
        .O(select_ln215_91_fu_1305_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_91_reg_3034[4]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[4]),
        .O(\select_ln215_91_reg_3034[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_91_reg_3034[5]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[5]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[5]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_91_reg_3034[5]_i_2_n_4 ),
        .O(select_ln215_91_fu_1305_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_91_reg_3034[5]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[5]),
        .O(\select_ln215_91_reg_3034[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_91_reg_3034[6]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[6]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[6]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_91_reg_3034[6]_i_2_n_4 ),
        .O(select_ln215_91_fu_1305_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_91_reg_3034[6]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[6]),
        .O(\select_ln215_91_reg_3034[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_91_reg_3034[7]_i_1 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[7]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[7]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_91_reg_3034[7]_i_2_n_4 ),
        .O(select_ln215_91_fu_1305_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_91_reg_3034[7]_i_2 
       (.I0(p_read_20_reg_2568_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_23_reg_2608_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[7]),
        .O(\select_ln215_91_reg_3034[7]_i_2_n_4 ));
  FDRE \select_ln215_91_reg_3034_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_91_fu_1305_p3[0]),
        .Q(select_ln215_91_reg_3034[0]),
        .R(1'b0));
  FDRE \select_ln215_91_reg_3034_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_91_fu_1305_p3[1]),
        .Q(select_ln215_91_reg_3034[1]),
        .R(1'b0));
  FDRE \select_ln215_91_reg_3034_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_91_fu_1305_p3[2]),
        .Q(select_ln215_91_reg_3034[2]),
        .R(1'b0));
  FDRE \select_ln215_91_reg_3034_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_91_fu_1305_p3[3]),
        .Q(select_ln215_91_reg_3034[3]),
        .R(1'b0));
  FDRE \select_ln215_91_reg_3034_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_91_fu_1305_p3[4]),
        .Q(select_ln215_91_reg_3034[4]),
        .R(1'b0));
  FDRE \select_ln215_91_reg_3034_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_91_fu_1305_p3[5]),
        .Q(select_ln215_91_reg_3034[5]),
        .R(1'b0));
  FDRE \select_ln215_91_reg_3034_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_91_fu_1305_p3[6]),
        .Q(select_ln215_91_reg_3034[6]),
        .R(1'b0));
  FDRE \select_ln215_91_reg_3034_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_91_fu_1305_p3[7]),
        .Q(select_ln215_91_reg_3034[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_95_reg_3039[0]_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[0]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[0]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_95_reg_3039[0]_i_2_n_4 ),
        .O(select_ln215_95_fu_1329_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_95_reg_3039[0]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[0]),
        .O(\select_ln215_95_reg_3039[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_95_reg_3039[1]_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[1]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[1]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_95_reg_3039[1]_i_2_n_4 ),
        .O(select_ln215_95_fu_1329_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_95_reg_3039[1]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[1]),
        .O(\select_ln215_95_reg_3039[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_95_reg_3039[2]_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[2]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[2]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_95_reg_3039[2]_i_2_n_4 ),
        .O(select_ln215_95_fu_1329_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_95_reg_3039[2]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[2]),
        .O(\select_ln215_95_reg_3039[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_95_reg_3039[3]_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[3]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[3]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_95_reg_3039[3]_i_2_n_4 ),
        .O(select_ln215_95_fu_1329_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_95_reg_3039[3]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[3]),
        .O(\select_ln215_95_reg_3039[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_95_reg_3039[4]_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[4]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[4]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_95_reg_3039[4]_i_2_n_4 ),
        .O(select_ln215_95_fu_1329_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_95_reg_3039[4]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[4]),
        .O(\select_ln215_95_reg_3039[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_95_reg_3039[5]_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[5]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[5]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_95_reg_3039[5]_i_2_n_4 ),
        .O(select_ln215_95_fu_1329_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_95_reg_3039[5]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[5]),
        .O(\select_ln215_95_reg_3039[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_95_reg_3039[6]_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[6]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[6]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_95_reg_3039[6]_i_2_n_4 ),
        .O(select_ln215_95_fu_1329_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_95_reg_3039[6]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[6]),
        .O(\select_ln215_95_reg_3039[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_95_reg_3039[7]_i_1 
       (.I0(p_read_11_reg_2456_pp0_iter1_reg[7]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_14_reg_2488_pp0_iter1_reg[7]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_95_reg_3039[7]_i_2_n_4 ),
        .O(select_ln215_95_fu_1329_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_95_reg_3039[7]_i_2 
       (.I0(p_read_17_reg_2526_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_20_reg_2568_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[7]),
        .O(\select_ln215_95_reg_3039[7]_i_2_n_4 ));
  FDRE \select_ln215_95_reg_3039_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_reg_3039[0]),
        .Q(select_ln215_95_reg_3039_pp0_iter3_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_95_reg_3039_pp0_iter3_reg_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_reg_3039[1]),
        .Q(select_ln215_95_reg_3039_pp0_iter3_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_95_reg_3039_pp0_iter3_reg_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_reg_3039[2]),
        .Q(select_ln215_95_reg_3039_pp0_iter3_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_95_reg_3039_pp0_iter3_reg_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_reg_3039[3]),
        .Q(select_ln215_95_reg_3039_pp0_iter3_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_95_reg_3039_pp0_iter3_reg_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_reg_3039[4]),
        .Q(select_ln215_95_reg_3039_pp0_iter3_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_95_reg_3039_pp0_iter3_reg_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_reg_3039[5]),
        .Q(select_ln215_95_reg_3039_pp0_iter3_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_95_reg_3039_pp0_iter3_reg_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_reg_3039[6]),
        .Q(select_ln215_95_reg_3039_pp0_iter3_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_95_reg_3039_pp0_iter3_reg_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_reg_3039[7]),
        .Q(select_ln215_95_reg_3039_pp0_iter3_reg[7]),
        .R(1'b0));
  FDRE \select_ln215_95_reg_3039_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_fu_1329_p3[0]),
        .Q(select_ln215_95_reg_3039[0]),
        .R(1'b0));
  FDRE \select_ln215_95_reg_3039_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_fu_1329_p3[1]),
        .Q(select_ln215_95_reg_3039[1]),
        .R(1'b0));
  FDRE \select_ln215_95_reg_3039_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_fu_1329_p3[2]),
        .Q(select_ln215_95_reg_3039[2]),
        .R(1'b0));
  FDRE \select_ln215_95_reg_3039_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_fu_1329_p3[3]),
        .Q(select_ln215_95_reg_3039[3]),
        .R(1'b0));
  FDRE \select_ln215_95_reg_3039_reg[4] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_fu_1329_p3[4]),
        .Q(select_ln215_95_reg_3039[4]),
        .R(1'b0));
  FDRE \select_ln215_95_reg_3039_reg[5] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_fu_1329_p3[5]),
        .Q(select_ln215_95_reg_3039[5]),
        .R(1'b0));
  FDRE \select_ln215_95_reg_3039_reg[6] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_fu_1329_p3[6]),
        .Q(select_ln215_95_reg_3039[6]),
        .R(1'b0));
  FDRE \select_ln215_95_reg_3039_reg[7] 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(select_ln215_95_fu_1329_p3[7]),
        .Q(select_ln215_95_reg_3039[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln215_99_reg_3044_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_99_fu_1353_p3[0]),
        .Q(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[0]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[0]_srl2_i_1 
       (.I0(p_read_8_reg_2430_pp0_iter1_reg[0]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[0]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ),
        .O(select_ln215_99_fu_1353_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[0]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[0]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[0]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[0]),
        .O(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[0]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln215_99_reg_3044_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_99_fu_1353_p3[1]),
        .Q(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[1]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[1]_srl2_i_1 
       (.I0(p_read_8_reg_2430_pp0_iter1_reg[1]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[1]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ),
        .O(select_ln215_99_fu_1353_p3[1]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[1]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[1]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[1]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[1]),
        .O(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[1]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln215_99_reg_3044_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_99_fu_1353_p3[2]),
        .Q(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[2]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[2]_srl2_i_1 
       (.I0(p_read_8_reg_2430_pp0_iter1_reg[2]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[2]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ),
        .O(select_ln215_99_fu_1353_p3[2]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[2]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[2]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[2]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[2]),
        .O(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[2]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln215_99_reg_3044_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_99_fu_1353_p3[3]),
        .Q(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[3]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[3]_srl2_i_1 
       (.I0(p_read_8_reg_2430_pp0_iter1_reg[3]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[3]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ),
        .O(select_ln215_99_fu_1353_p3[3]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[3]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[3]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[3]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[3]),
        .O(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[3]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \select_ln215_99_reg_3044_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_99_fu_1353_p3[4]),
        .Q(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[4]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[4]_srl2_i_1 
       (.I0(p_read_8_reg_2430_pp0_iter1_reg[4]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[4]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ),
        .O(select_ln215_99_fu_1353_p3[4]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[4]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[4]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[4]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[4]),
        .O(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[4]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \select_ln215_99_reg_3044_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_99_fu_1353_p3[5]),
        .Q(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[5]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[5]_srl2_i_1 
       (.I0(p_read_8_reg_2430_pp0_iter1_reg[5]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[5]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ),
        .O(select_ln215_99_fu_1353_p3[5]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[5]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[5]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[5]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[5]),
        .O(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[5]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \select_ln215_99_reg_3044_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_99_fu_1353_p3[6]),
        .Q(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[6]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[6]_srl2_i_1 
       (.I0(p_read_8_reg_2430_pp0_iter1_reg[6]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[6]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ),
        .O(select_ln215_99_fu_1353_p3[6]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[6]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[6]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[6]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[6]),
        .O(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[6]_srl2_i_2_n_4 ));
  (* srl_bus_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\hscale_core_polyphase_U0/grp_hscale_polyphase_fu_852/select_ln215_99_reg_3044_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \select_ln215_99_reg_3044_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(icmp_ln636_reg_27410),
        .CLK(ap_clk),
        .D(select_ln215_99_fu_1353_p3[7]),
        .Q(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[7]_srl2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[7]_srl2_i_1 
       (.I0(p_read_8_reg_2430_pp0_iter1_reg[7]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(p_read_11_reg_2456_pp0_iter1_reg[7]),
        .I3(or_ln215_3_reg_2870),
        .I4(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ),
        .O(select_ln215_99_fu_1353_p3[7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \select_ln215_99_reg_3044_pp0_iter3_reg_reg[7]_srl2_i_2 
       (.I0(p_read_14_reg_2488_pp0_iter1_reg[7]),
        .I1(\icmp_ln215_5_reg_2831_reg_n_4_[0] ),
        .I2(p_read_17_reg_2526_pp0_iter1_reg[7]),
        .I3(\icmp_ln215_4_reg_2826_reg_n_4_[0] ),
        .I4(p_read_5_reg_2390_pp0_iter1_reg[7]),
        .O(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[7]_srl2_i_2_n_4 ));
  FDRE \select_ln215_99_reg_3044_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[0]_srl2_n_4 ),
        .Q(select_ln215_99_reg_3044_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \select_ln215_99_reg_3044_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[1]_srl2_n_4 ),
        .Q(select_ln215_99_reg_3044_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \select_ln215_99_reg_3044_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[2]_srl2_n_4 ),
        .Q(select_ln215_99_reg_3044_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \select_ln215_99_reg_3044_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[3]_srl2_n_4 ),
        .Q(select_ln215_99_reg_3044_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \select_ln215_99_reg_3044_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[4]_srl2_n_4 ),
        .Q(select_ln215_99_reg_3044_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \select_ln215_99_reg_3044_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[5]_srl2_n_4 ),
        .Q(select_ln215_99_reg_3044_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \select_ln215_99_reg_3044_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[6]_srl2_n_4 ),
        .Q(select_ln215_99_reg_3044_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \select_ln215_99_reg_3044_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(icmp_ln636_reg_27410),
        .D(\select_ln215_99_reg_3044_pp0_iter3_reg_reg[7]_srl2_n_4 ),
        .Q(select_ln215_99_reg_3044_pp0_iter4_reg[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_11ns_17ns_18_4_1
   (icmp_ln1934_fu_566_p2,
    D,
    A,
    \trunc_ln1931_2_reg_1303_reg[7]_i_1 ,
    E,
    ap_clk,
    stream_scaled_dout,
    P,
    trunc_ln145_2_reg_1168_pp0_iter4_reg,
    CO,
    add_ln1925_fu_438_p2,
    cmp69_i_reg_1116,
    trunc_ln145_reg_1153_pp0_iter4_reg);
  output icmp_ln1934_fu_566_p2;
  output [7:0]D;
  output [8:0]A;
  output [8:0]\trunc_ln1931_2_reg_1303_reg[7]_i_1 ;
  input [0:0]E;
  input ap_clk;
  input [7:0]stream_scaled_dout;
  input [16:0]P;
  input [7:0]trunc_ln145_2_reg_1168_pp0_iter4_reg;
  input [0:0]CO;
  input [9:0]add_ln1925_fu_438_p2;
  input cmp69_i_reg_1116;
  input [7:0]trunc_ln145_reg_1153_pp0_iter4_reg;

  wire [8:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [16:0]P;
  wire [9:0]add_ln1925_fu_438_p2;
  wire ap_clk;
  wire cmp69_i_reg_1116;
  wire icmp_ln1934_fu_566_p2;
  wire [7:0]stream_scaled_dout;
  wire [7:0]trunc_ln145_2_reg_1168_pp0_iter4_reg;
  wire [7:0]trunc_ln145_reg_1153_pp0_iter4_reg;
  wire [8:0]\trunc_ln1931_2_reg_1303_reg[7]_i_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_11ns_17ns_18_4_1_DSP48_11_22 bd_c2dc_hsc_0_mac_muladd_8ns_11ns_17ns_18_4_1_DSP48_11_U
       (.A(A),
        .CO(CO),
        .D(D),
        .E(E),
        .P(P),
        .add_ln1925_fu_438_p2(add_ln1925_fu_438_p2),
        .ap_clk(ap_clk),
        .cmp69_i_reg_1116(cmp69_i_reg_1116),
        .icmp_ln1934_fu_566_p2(icmp_ln1934_fu_566_p2),
        .stream_scaled_dout(stream_scaled_dout),
        .trunc_ln145_2_reg_1168_pp0_iter4_reg(trunc_ln145_2_reg_1168_pp0_iter4_reg),
        .trunc_ln145_reg_1153_pp0_iter4_reg(trunc_ln145_reg_1153_pp0_iter4_reg),
        .\trunc_ln1931_2_reg_1303_reg[7]_i_1_0 (\trunc_ln1931_2_reg_1303_reg[7]_i_1 ));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_11ns_17ns_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_11ns_17ns_18_4_1_11
   (icmp_ln1934_2_fu_718_p2,
    D,
    A,
    \trunc_ln1931_5_reg_1333_reg[7]_i_1 ,
    E,
    ap_clk,
    stream_scaled_dout,
    P,
    trunc_ln9_reg_1194_pp0_iter4_reg,
    CO,
    add_ln1925_1_fu_590_p2,
    cmp69_i_reg_1116,
    tmp_reg_1214_pp0_iter4_reg);
  output icmp_ln1934_2_fu_718_p2;
  output [7:0]D;
  output [8:0]A;
  output [8:0]\trunc_ln1931_5_reg_1333_reg[7]_i_1 ;
  input [0:0]E;
  input ap_clk;
  input [7:0]stream_scaled_dout;
  input [16:0]P;
  input [7:0]trunc_ln9_reg_1194_pp0_iter4_reg;
  input [0:0]CO;
  input [9:0]add_ln1925_1_fu_590_p2;
  input cmp69_i_reg_1116;
  input [7:0]tmp_reg_1214_pp0_iter4_reg;

  wire [8:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [16:0]P;
  wire [9:0]add_ln1925_1_fu_590_p2;
  wire ap_clk;
  wire cmp69_i_reg_1116;
  wire icmp_ln1934_2_fu_718_p2;
  wire [7:0]stream_scaled_dout;
  wire [7:0]tmp_reg_1214_pp0_iter4_reg;
  wire [8:0]\trunc_ln1931_5_reg_1333_reg[7]_i_1 ;
  wire [7:0]trunc_ln9_reg_1194_pp0_iter4_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_11ns_17ns_18_4_1_DSP48_11 bd_c2dc_hsc_0_mac_muladd_8ns_11ns_17ns_18_4_1_DSP48_11_U
       (.A(A),
        .CO(CO),
        .D(D),
        .E(E),
        .P(P),
        .add_ln1925_1_fu_590_p2(add_ln1925_1_fu_590_p2),
        .ap_clk(ap_clk),
        .cmp69_i_reg_1116(cmp69_i_reg_1116),
        .icmp_ln1934_2_fu_718_p2(icmp_ln1934_2_fu_718_p2),
        .stream_scaled_dout(stream_scaled_dout),
        .tmp_reg_1214_pp0_iter4_reg(tmp_reg_1214_pp0_iter4_reg),
        .\trunc_ln1931_5_reg_1333_reg[7]_i_1_0 (\trunc_ln1931_5_reg_1333_reg[7]_i_1 ),
        .trunc_ln9_reg_1194_pp0_iter4_reg(trunc_ln9_reg_1194_pp0_iter4_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_11ns_17ns_18_4_1_DSP48_11
   (icmp_ln1934_2_fu_718_p2,
    D,
    A,
    \trunc_ln1931_5_reg_1333_reg[7]_i_1_0 ,
    E,
    ap_clk,
    stream_scaled_dout,
    P,
    trunc_ln9_reg_1194_pp0_iter4_reg,
    CO,
    add_ln1925_1_fu_590_p2,
    cmp69_i_reg_1116,
    tmp_reg_1214_pp0_iter4_reg);
  output icmp_ln1934_2_fu_718_p2;
  output [7:0]D;
  output [8:0]A;
  output [8:0]\trunc_ln1931_5_reg_1333_reg[7]_i_1_0 ;
  input [0:0]E;
  input ap_clk;
  input [7:0]stream_scaled_dout;
  input [16:0]P;
  input [7:0]trunc_ln9_reg_1194_pp0_iter4_reg;
  input [0:0]CO;
  input [9:0]add_ln1925_1_fu_590_p2;
  input cmp69_i_reg_1116;
  input [7:0]tmp_reg_1214_pp0_iter4_reg;

  wire [8:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [16:0]P;
  wire [9:0]add_ln1925_1_fu_590_p2;
  wire ap_clk;
  wire cmp69_i_reg_1116;
  wire icmp_ln1934_2_fu_718_p2;
  wire \icmp_ln1934_2_reg_1348[0]_i_3_n_4 ;
  wire \icmp_ln1934_2_reg_1348[0]_i_4_n_4 ;
  wire \icmp_ln1934_2_reg_1348[0]_i_5_n_4 ;
  wire \icmp_ln1934_2_reg_1348[0]_i_6_n_4 ;
  wire p_reg_reg_i_10__13_n_4;
  wire p_reg_reg_i_2__21_n_10;
  wire p_reg_reg_i_2__21_n_11;
  wire p_reg_reg_i_2__21_n_4;
  wire p_reg_reg_i_2__21_n_5;
  wire p_reg_reg_i_2__21_n_6;
  wire p_reg_reg_i_2__21_n_7;
  wire p_reg_reg_i_2__21_n_8;
  wire p_reg_reg_i_2__21_n_9;
  wire p_reg_reg_i_3__18_n_4;
  wire p_reg_reg_i_4__18_n_4;
  wire p_reg_reg_i_5__18_n_4;
  wire p_reg_reg_i_6__18_n_4;
  wire p_reg_reg_i_7__18_n_4;
  wire p_reg_reg_i_8__18_n_4;
  wire p_reg_reg_i_9__13_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:0]stream_scaled_dout;
  wire [7:0]sub_ln1931_2_fu_651_p2;
  wire [7:0]tmp_reg_1214_pp0_iter4_reg;
  wire \trunc_ln1931_5_reg_1333[7]_i_11_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_12_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_13_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_14_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_15_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_16_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_17_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_18_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_20_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_21_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_22_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_23_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_24_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_25_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_26_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_27_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_28_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_29_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_30_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_31_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_8_n_4 ;
  wire \trunc_ln1931_5_reg_1333[7]_i_9_n_4 ;
  wire [8:0]\trunc_ln1931_5_reg_1333_reg[7]_i_1_0 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_1_n_10 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_1_n_11 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_1_n_4 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_1_n_5 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_1_n_6 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_1_n_7 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_1_n_8 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_1_n_9 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_2_n_10 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_2_n_11 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_2_n_4 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_2_n_5 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_2_n_6 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_2_n_7 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_2_n_8 ;
  wire \trunc_ln1931_5_reg_1333_reg[7]_i_2_n_9 ;
  wire [7:0]trunc_ln9_reg_1194_pp0_iter4_reg;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_1__23_CO_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_1__23_O_UNCONNECTED;
  wire [7:0]\NLW_trunc_ln1931_5_reg_1333_reg[7]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln1931_5_reg_1333_reg[8]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_trunc_ln1931_5_reg_1333_reg[8]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h57FF57FF57FF5500)) 
    \icmp_ln1934_2_reg_1348[0]_i_1 
       (.I0(CO),
        .I1(add_ln1925_1_fu_590_p2[9]),
        .I2(add_ln1925_1_fu_590_p2[8]),
        .I3(cmp69_i_reg_1116),
        .I4(\icmp_ln1934_2_reg_1348[0]_i_3_n_4 ),
        .I5(\icmp_ln1934_2_reg_1348[0]_i_4_n_4 ),
        .O(icmp_ln1934_2_fu_718_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFF47CF77FF)) 
    \icmp_ln1934_2_reg_1348[0]_i_3 
       (.I0(add_ln1925_1_fu_590_p2[6]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_93),
        .I3(add_ln1925_1_fu_590_p2[7]),
        .I4(p_reg_reg_n_92),
        .I5(\icmp_ln1934_2_reg_1348[0]_i_5_n_4 ),
        .O(\icmp_ln1934_2_reg_1348[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47CF77FF)) 
    \icmp_ln1934_2_reg_1348[0]_i_4 
       (.I0(add_ln1925_1_fu_590_p2[0]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_99),
        .I3(add_ln1925_1_fu_590_p2[1]),
        .I4(p_reg_reg_n_98),
        .I5(\icmp_ln1934_2_reg_1348[0]_i_6_n_4 ),
        .O(\icmp_ln1934_2_reg_1348[0]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \icmp_ln1934_2_reg_1348[0]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(add_ln1925_1_fu_590_p2[5]),
        .I2(p_reg_reg_n_95),
        .I3(cmp69_i_reg_1116),
        .I4(add_ln1925_1_fu_590_p2[4]),
        .O(\icmp_ln1934_2_reg_1348[0]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \icmp_ln1934_2_reg_1348[0]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(add_ln1925_1_fu_590_p2[3]),
        .I2(p_reg_reg_n_97),
        .I3(cmp69_i_reg_1116),
        .I4(add_ln1925_1_fu_590_p2[2]),
        .O(\icmp_ln1934_2_reg_1348[0]_i_6_n_4 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_scaled_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__13
       (.I0(tmp_reg_1214_pp0_iter4_reg[0]),
        .I1(p_reg_reg_n_99),
        .O(p_reg_reg_i_10__13_n_4));
  CARRY8 p_reg_reg_i_1__23
       (.CI(p_reg_reg_i_2__21_n_4),
        .CI_TOP(1'b0),
        .CO(NLW_p_reg_reg_i_1__23_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__23_O_UNCONNECTED[7:1],A[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 p_reg_reg_i_2__21
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_2__21_n_4,p_reg_reg_i_2__21_n_5,p_reg_reg_i_2__21_n_6,p_reg_reg_i_2__21_n_7,p_reg_reg_i_2__21_n_8,p_reg_reg_i_2__21_n_9,p_reg_reg_i_2__21_n_10,p_reg_reg_i_2__21_n_11}),
        .DI(tmp_reg_1214_pp0_iter4_reg),
        .O(A[7:0]),
        .S({p_reg_reg_i_3__18_n_4,p_reg_reg_i_4__18_n_4,p_reg_reg_i_5__18_n_4,p_reg_reg_i_6__18_n_4,p_reg_reg_i_7__18_n_4,p_reg_reg_i_8__18_n_4,p_reg_reg_i_9__13_n_4,p_reg_reg_i_10__13_n_4}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_3__18
       (.I0(tmp_reg_1214_pp0_iter4_reg[7]),
        .I1(p_reg_reg_n_92),
        .O(p_reg_reg_i_3__18_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__18
       (.I0(tmp_reg_1214_pp0_iter4_reg[6]),
        .I1(p_reg_reg_n_93),
        .O(p_reg_reg_i_4__18_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__18
       (.I0(tmp_reg_1214_pp0_iter4_reg[5]),
        .I1(p_reg_reg_n_94),
        .O(p_reg_reg_i_5__18_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__18
       (.I0(tmp_reg_1214_pp0_iter4_reg[4]),
        .I1(p_reg_reg_n_95),
        .O(p_reg_reg_i_6__18_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__18
       (.I0(tmp_reg_1214_pp0_iter4_reg[3]),
        .I1(p_reg_reg_n_96),
        .O(p_reg_reg_i_7__18_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__18
       (.I0(tmp_reg_1214_pp0_iter4_reg[2]),
        .I1(p_reg_reg_n_97),
        .O(p_reg_reg_i_8__18_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__13
       (.I0(tmp_reg_1214_pp0_iter4_reg[1]),
        .I1(p_reg_reg_n_98),
        .O(p_reg_reg_i_9__13_n_4));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \trunc_ln1931_5_reg_1333[7]_i_10 
       (.I0(p_reg_reg_n_99),
        .I1(trunc_ln9_reg_1194_pp0_iter4_reg[0]),
        .I2(p_reg_reg_n_98),
        .I3(trunc_ln9_reg_1194_pp0_iter4_reg[1]),
        .O(sub_ln1931_2_fu_651_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1931_5_reg_1333[7]_i_11 
       (.I0(sub_ln1931_2_fu_651_p2[7]),
        .I1(\trunc_ln1931_5_reg_1333[7]_i_9_n_4 ),
        .O(\trunc_ln1931_5_reg_1333[7]_i_11_n_4 ));
  LUT5 #(
    .INIT(32'h99699699)) 
    \trunc_ln1931_5_reg_1333[7]_i_12 
       (.I0(trunc_ln9_reg_1194_pp0_iter4_reg[7]),
        .I1(p_reg_reg_n_92),
        .I2(\trunc_ln1931_5_reg_1333[7]_i_27_n_4 ),
        .I3(p_reg_reg_n_93),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[6]),
        .O(\trunc_ln1931_5_reg_1333[7]_i_12_n_4 ));
  LUT5 #(
    .INIT(32'h99699699)) 
    \trunc_ln1931_5_reg_1333[7]_i_13 
       (.I0(trunc_ln9_reg_1194_pp0_iter4_reg[6]),
        .I1(p_reg_reg_n_93),
        .I2(\trunc_ln1931_5_reg_1333[7]_i_28_n_4 ),
        .I3(p_reg_reg_n_94),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[5]),
        .O(\trunc_ln1931_5_reg_1333[7]_i_13_n_4 ));
  LUT5 #(
    .INIT(32'h99699699)) 
    \trunc_ln1931_5_reg_1333[7]_i_14 
       (.I0(trunc_ln9_reg_1194_pp0_iter4_reg[5]),
        .I1(p_reg_reg_n_94),
        .I2(\trunc_ln1931_5_reg_1333[7]_i_29_n_4 ),
        .I3(p_reg_reg_n_95),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[4]),
        .O(\trunc_ln1931_5_reg_1333[7]_i_14_n_4 ));
  LUT5 #(
    .INIT(32'h99699699)) 
    \trunc_ln1931_5_reg_1333[7]_i_15 
       (.I0(trunc_ln9_reg_1194_pp0_iter4_reg[4]),
        .I1(p_reg_reg_n_95),
        .I2(\trunc_ln1931_5_reg_1333[7]_i_30_n_4 ),
        .I3(p_reg_reg_n_96),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[3]),
        .O(\trunc_ln1931_5_reg_1333[7]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h718E8E718E71718E)) 
    \trunc_ln1931_5_reg_1333[7]_i_16 
       (.I0(p_reg_reg_n_97),
        .I1(\trunc_ln1931_5_reg_1333[7]_i_31_n_4 ),
        .I2(trunc_ln9_reg_1194_pp0_iter4_reg[2]),
        .I3(p_reg_reg_n_96),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[3]),
        .I5(\trunc_ln1931_5_reg_1333[7]_i_9_n_4 ),
        .O(\trunc_ln1931_5_reg_1333[7]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1931_5_reg_1333[7]_i_17 
       (.I0(\trunc_ln1931_5_reg_1333[7]_i_9_n_4 ),
        .I1(trunc_ln9_reg_1194_pp0_iter4_reg[2]),
        .I2(\trunc_ln1931_5_reg_1333[7]_i_31_n_4 ),
        .I3(p_reg_reg_n_97),
        .O(\trunc_ln1931_5_reg_1333[7]_i_17_n_4 ));
  LUT5 #(
    .INIT(32'h69669699)) 
    \trunc_ln1931_5_reg_1333[7]_i_18 
       (.I0(trunc_ln9_reg_1194_pp0_iter4_reg[1]),
        .I1(p_reg_reg_n_98),
        .I2(trunc_ln9_reg_1194_pp0_iter4_reg[0]),
        .I3(p_reg_reg_n_99),
        .I4(sub_ln1931_2_fu_651_p2[7]),
        .O(\trunc_ln1931_5_reg_1333[7]_i_18_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1931_5_reg_1333[7]_i_19 
       (.I0(p_reg_reg_n_99),
        .I1(trunc_ln9_reg_1194_pp0_iter4_reg[0]),
        .O(sub_ln1931_2_fu_651_p2[0]));
  LUT3 #(
    .INIT(8'h69)) 
    \trunc_ln1931_5_reg_1333[7]_i_20 
       (.I0(p_reg_reg_n_99),
        .I1(trunc_ln9_reg_1194_pp0_iter4_reg[0]),
        .I2(sub_ln1931_2_fu_651_p2[6]),
        .O(\trunc_ln1931_5_reg_1333[7]_i_20_n_4 ));
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    \trunc_ln1931_5_reg_1333[7]_i_21 
       (.I0(trunc_ln9_reg_1194_pp0_iter4_reg[4]),
        .I1(p_reg_reg_n_95),
        .I2(\trunc_ln1931_5_reg_1333[7]_i_29_n_4 ),
        .I3(p_reg_reg_n_94),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[5]),
        .O(\trunc_ln1931_5_reg_1333[7]_i_21_n_4 ));
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    \trunc_ln1931_5_reg_1333[7]_i_22 
       (.I0(trunc_ln9_reg_1194_pp0_iter4_reg[3]),
        .I1(p_reg_reg_n_96),
        .I2(\trunc_ln1931_5_reg_1333[7]_i_30_n_4 ),
        .I3(p_reg_reg_n_95),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[4]),
        .O(\trunc_ln1931_5_reg_1333[7]_i_22_n_4 ));
  LUT5 #(
    .INIT(32'h66969699)) 
    \trunc_ln1931_5_reg_1333[7]_i_23 
       (.I0(trunc_ln9_reg_1194_pp0_iter4_reg[3]),
        .I1(p_reg_reg_n_96),
        .I2(trunc_ln9_reg_1194_pp0_iter4_reg[2]),
        .I3(\trunc_ln1931_5_reg_1333[7]_i_31_n_4 ),
        .I4(p_reg_reg_n_97),
        .O(\trunc_ln1931_5_reg_1333[7]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'hA665A6A6599A5959)) 
    \trunc_ln1931_5_reg_1333[7]_i_24 
       (.I0(p_reg_reg_n_97),
        .I1(p_reg_reg_n_98),
        .I2(trunc_ln9_reg_1194_pp0_iter4_reg[1]),
        .I3(trunc_ln9_reg_1194_pp0_iter4_reg[0]),
        .I4(p_reg_reg_n_99),
        .I5(trunc_ln9_reg_1194_pp0_iter4_reg[2]),
        .O(\trunc_ln1931_5_reg_1333[7]_i_24_n_4 ));
  LUT4 #(
    .INIT(16'h9699)) 
    \trunc_ln1931_5_reg_1333[7]_i_25 
       (.I0(trunc_ln9_reg_1194_pp0_iter4_reg[1]),
        .I1(p_reg_reg_n_98),
        .I2(trunc_ln9_reg_1194_pp0_iter4_reg[0]),
        .I3(p_reg_reg_n_99),
        .O(\trunc_ln1931_5_reg_1333[7]_i_25_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1931_5_reg_1333[7]_i_26 
       (.I0(p_reg_reg_n_99),
        .I1(trunc_ln9_reg_1194_pp0_iter4_reg[0]),
        .O(\trunc_ln1931_5_reg_1333[7]_i_26_n_4 ));
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \trunc_ln1931_5_reg_1333[7]_i_27 
       (.I0(\trunc_ln1931_5_reg_1333[7]_i_29_n_4 ),
        .I1(p_reg_reg_n_95),
        .I2(trunc_ln9_reg_1194_pp0_iter4_reg[4]),
        .I3(p_reg_reg_n_94),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[5]),
        .O(\trunc_ln1931_5_reg_1333[7]_i_27_n_4 ));
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \trunc_ln1931_5_reg_1333[7]_i_28 
       (.I0(\trunc_ln1931_5_reg_1333[7]_i_30_n_4 ),
        .I1(p_reg_reg_n_96),
        .I2(trunc_ln9_reg_1194_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_95),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[4]),
        .O(\trunc_ln1931_5_reg_1333[7]_i_28_n_4 ));
  LUT5 #(
    .INIT(32'h2BFF002B)) 
    \trunc_ln1931_5_reg_1333[7]_i_29 
       (.I0(trunc_ln9_reg_1194_pp0_iter4_reg[2]),
        .I1(\trunc_ln1931_5_reg_1333[7]_i_31_n_4 ),
        .I2(p_reg_reg_n_97),
        .I3(p_reg_reg_n_96),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[3]),
        .O(\trunc_ln1931_5_reg_1333[7]_i_29_n_4 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln1931_5_reg_1333[7]_i_3 
       (.I0(trunc_ln9_reg_1194_pp0_iter4_reg[6]),
        .I1(p_reg_reg_n_93),
        .I2(\trunc_ln1931_5_reg_1333[7]_i_27_n_4 ),
        .I3(p_reg_reg_n_92),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[7]),
        .O(sub_ln1931_2_fu_651_p2[7]));
  LUT6 #(
    .INIT(64'hA200AAA2FBAAFFFB)) 
    \trunc_ln1931_5_reg_1333[7]_i_30 
       (.I0(trunc_ln9_reg_1194_pp0_iter4_reg[2]),
        .I1(p_reg_reg_n_99),
        .I2(trunc_ln9_reg_1194_pp0_iter4_reg[0]),
        .I3(trunc_ln9_reg_1194_pp0_iter4_reg[1]),
        .I4(p_reg_reg_n_98),
        .I5(p_reg_reg_n_97),
        .O(\trunc_ln1931_5_reg_1333[7]_i_30_n_4 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \trunc_ln1931_5_reg_1333[7]_i_31 
       (.I0(p_reg_reg_n_98),
        .I1(trunc_ln9_reg_1194_pp0_iter4_reg[1]),
        .I2(trunc_ln9_reg_1194_pp0_iter4_reg[0]),
        .I3(p_reg_reg_n_99),
        .O(\trunc_ln1931_5_reg_1333[7]_i_31_n_4 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln1931_5_reg_1333[7]_i_4 
       (.I0(trunc_ln9_reg_1194_pp0_iter4_reg[5]),
        .I1(p_reg_reg_n_94),
        .I2(\trunc_ln1931_5_reg_1333[7]_i_28_n_4 ),
        .I3(p_reg_reg_n_93),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[6]),
        .O(sub_ln1931_2_fu_651_p2[6]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln1931_5_reg_1333[7]_i_5 
       (.I0(trunc_ln9_reg_1194_pp0_iter4_reg[4]),
        .I1(p_reg_reg_n_95),
        .I2(\trunc_ln1931_5_reg_1333[7]_i_29_n_4 ),
        .I3(p_reg_reg_n_94),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[5]),
        .O(sub_ln1931_2_fu_651_p2[5]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln1931_5_reg_1333[7]_i_6 
       (.I0(trunc_ln9_reg_1194_pp0_iter4_reg[3]),
        .I1(p_reg_reg_n_96),
        .I2(\trunc_ln1931_5_reg_1333[7]_i_30_n_4 ),
        .I3(p_reg_reg_n_95),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[4]),
        .O(sub_ln1931_2_fu_651_p2[4]));
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \trunc_ln1931_5_reg_1333[7]_i_7 
       (.I0(p_reg_reg_n_97),
        .I1(\trunc_ln1931_5_reg_1333[7]_i_31_n_4 ),
        .I2(trunc_ln9_reg_1194_pp0_iter4_reg[2]),
        .I3(p_reg_reg_n_96),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[3]),
        .O(sub_ln1931_2_fu_651_p2[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1931_5_reg_1333[7]_i_8 
       (.I0(\trunc_ln1931_5_reg_1333[7]_i_9_n_4 ),
        .O(\trunc_ln1931_5_reg_1333[7]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \trunc_ln1931_5_reg_1333[7]_i_9 
       (.I0(\trunc_ln1931_5_reg_1333[7]_i_27_n_4 ),
        .I1(p_reg_reg_n_93),
        .I2(trunc_ln9_reg_1194_pp0_iter4_reg[6]),
        .I3(p_reg_reg_n_92),
        .I4(trunc_ln9_reg_1194_pp0_iter4_reg[7]),
        .O(\trunc_ln1931_5_reg_1333[7]_i_9_n_4 ));
  CARRY8 \trunc_ln1931_5_reg_1333_reg[7]_i_1 
       (.CI(\trunc_ln1931_5_reg_1333_reg[7]_i_2_n_4 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1931_5_reg_1333_reg[7]_i_1_n_4 ,\trunc_ln1931_5_reg_1333_reg[7]_i_1_n_5 ,\trunc_ln1931_5_reg_1333_reg[7]_i_1_n_6 ,\trunc_ln1931_5_reg_1333_reg[7]_i_1_n_7 ,\trunc_ln1931_5_reg_1333_reg[7]_i_1_n_8 ,\trunc_ln1931_5_reg_1333_reg[7]_i_1_n_9 ,\trunc_ln1931_5_reg_1333_reg[7]_i_1_n_10 ,\trunc_ln1931_5_reg_1333_reg[7]_i_1_n_11 }),
        .DI({sub_ln1931_2_fu_651_p2[7:3],\trunc_ln1931_5_reg_1333[7]_i_8_n_4 ,\trunc_ln1931_5_reg_1333[7]_i_9_n_4 ,sub_ln1931_2_fu_651_p2[1]}),
        .O(\trunc_ln1931_5_reg_1333_reg[7]_i_1_0 [7:0]),
        .S({\trunc_ln1931_5_reg_1333[7]_i_11_n_4 ,\trunc_ln1931_5_reg_1333[7]_i_12_n_4 ,\trunc_ln1931_5_reg_1333[7]_i_13_n_4 ,\trunc_ln1931_5_reg_1333[7]_i_14_n_4 ,\trunc_ln1931_5_reg_1333[7]_i_15_n_4 ,\trunc_ln1931_5_reg_1333[7]_i_16_n_4 ,\trunc_ln1931_5_reg_1333[7]_i_17_n_4 ,\trunc_ln1931_5_reg_1333[7]_i_18_n_4 }));
  CARRY8 \trunc_ln1931_5_reg_1333_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1931_5_reg_1333_reg[7]_i_2_n_4 ,\trunc_ln1931_5_reg_1333_reg[7]_i_2_n_5 ,\trunc_ln1931_5_reg_1333_reg[7]_i_2_n_6 ,\trunc_ln1931_5_reg_1333_reg[7]_i_2_n_7 ,\trunc_ln1931_5_reg_1333_reg[7]_i_2_n_8 ,\trunc_ln1931_5_reg_1333_reg[7]_i_2_n_9 ,\trunc_ln1931_5_reg_1333_reg[7]_i_2_n_10 ,\trunc_ln1931_5_reg_1333_reg[7]_i_2_n_11 }),
        .DI({sub_ln1931_2_fu_651_p2[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .O(\NLW_trunc_ln1931_5_reg_1333_reg[7]_i_2_O_UNCONNECTED [7:0]),
        .S({\trunc_ln1931_5_reg_1333[7]_i_20_n_4 ,\trunc_ln1931_5_reg_1333[7]_i_21_n_4 ,\trunc_ln1931_5_reg_1333[7]_i_22_n_4 ,\trunc_ln1931_5_reg_1333[7]_i_23_n_4 ,\trunc_ln1931_5_reg_1333[7]_i_24_n_4 ,\trunc_ln1931_5_reg_1333[7]_i_25_n_4 ,\trunc_ln1931_5_reg_1333[7]_i_26_n_4 ,1'b0}));
  CARRY8 \trunc_ln1931_5_reg_1333_reg[8]_i_1 
       (.CI(\trunc_ln1931_5_reg_1333_reg[7]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO(\NLW_trunc_ln1931_5_reg_1333_reg[8]_i_1_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln1931_5_reg_1333_reg[8]_i_1_O_UNCONNECTED [7:1],\trunc_ln1931_5_reg_1333_reg[7]_i_1_0 [8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_1_reg_1343[0]_i_1 
       (.I0(add_ln1925_1_fu_590_p2[0]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_99),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_1_reg_1343[1]_i_1 
       (.I0(add_ln1925_1_fu_590_p2[1]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_98),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_1_reg_1343[2]_i_1 
       (.I0(add_ln1925_1_fu_590_p2[2]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_97),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_1_reg_1343[3]_i_1 
       (.I0(add_ln1925_1_fu_590_p2[3]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_96),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_1_reg_1343[4]_i_1 
       (.I0(add_ln1925_1_fu_590_p2[4]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_95),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_1_reg_1343[5]_i_1 
       (.I0(add_ln1925_1_fu_590_p2[5]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_94),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_1_reg_1343[6]_i_1 
       (.I0(add_ln1925_1_fu_590_p2[6]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_93),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_1_reg_1343[7]_i_1 
       (.I0(add_ln1925_1_fu_590_p2[7]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_92),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_11ns_17ns_18_4_1_DSP48_11" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_11ns_17ns_18_4_1_DSP48_11_22
   (icmp_ln1934_fu_566_p2,
    D,
    A,
    \trunc_ln1931_2_reg_1303_reg[7]_i_1_0 ,
    E,
    ap_clk,
    stream_scaled_dout,
    P,
    trunc_ln145_2_reg_1168_pp0_iter4_reg,
    CO,
    add_ln1925_fu_438_p2,
    cmp69_i_reg_1116,
    trunc_ln145_reg_1153_pp0_iter4_reg);
  output icmp_ln1934_fu_566_p2;
  output [7:0]D;
  output [8:0]A;
  output [8:0]\trunc_ln1931_2_reg_1303_reg[7]_i_1_0 ;
  input [0:0]E;
  input ap_clk;
  input [7:0]stream_scaled_dout;
  input [16:0]P;
  input [7:0]trunc_ln145_2_reg_1168_pp0_iter4_reg;
  input [0:0]CO;
  input [9:0]add_ln1925_fu_438_p2;
  input cmp69_i_reg_1116;
  input [7:0]trunc_ln145_reg_1153_pp0_iter4_reg;

  wire [8:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [16:0]P;
  wire [9:0]add_ln1925_fu_438_p2;
  wire ap_clk;
  wire cmp69_i_reg_1116;
  wire icmp_ln1934_fu_566_p2;
  wire \icmp_ln1934_reg_1318[0]_i_3_n_4 ;
  wire \icmp_ln1934_reg_1318[0]_i_4_n_4 ;
  wire \icmp_ln1934_reg_1318[0]_i_5_n_4 ;
  wire \icmp_ln1934_reg_1318[0]_i_6_n_4 ;
  wire p_reg_reg_i_10__12_n_4;
  wire p_reg_reg_i_2__20_n_10;
  wire p_reg_reg_i_2__20_n_11;
  wire p_reg_reg_i_2__20_n_4;
  wire p_reg_reg_i_2__20_n_5;
  wire p_reg_reg_i_2__20_n_6;
  wire p_reg_reg_i_2__20_n_7;
  wire p_reg_reg_i_2__20_n_8;
  wire p_reg_reg_i_2__20_n_9;
  wire p_reg_reg_i_3__17_n_4;
  wire p_reg_reg_i_4__17_n_4;
  wire p_reg_reg_i_5__17_n_4;
  wire p_reg_reg_i_6__17_n_4;
  wire p_reg_reg_i_7__17_n_4;
  wire p_reg_reg_i_8__17_n_4;
  wire p_reg_reg_i_9__12_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:0]stream_scaled_dout;
  wire [7:0]sub_ln1931_fu_499_p2;
  wire [7:0]trunc_ln145_2_reg_1168_pp0_iter4_reg;
  wire [7:0]trunc_ln145_reg_1153_pp0_iter4_reg;
  wire \trunc_ln1931_2_reg_1303[7]_i_11_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_12_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_13_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_14_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_15_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_16_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_17_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_18_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_20_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_21_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_22_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_23_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_24_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_25_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_26_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_27_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_28_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_29_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_30_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_31_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_8_n_4 ;
  wire \trunc_ln1931_2_reg_1303[7]_i_9_n_4 ;
  wire [8:0]\trunc_ln1931_2_reg_1303_reg[7]_i_1_0 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_1_n_10 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_1_n_11 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_1_n_4 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_1_n_5 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_1_n_6 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_1_n_7 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_1_n_8 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_1_n_9 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_2_n_10 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_2_n_11 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_2_n_4 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_2_n_5 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_2_n_6 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_2_n_7 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_2_n_8 ;
  wire \trunc_ln1931_2_reg_1303_reg[7]_i_2_n_9 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_i_1__22_CO_UNCONNECTED;
  wire [7:1]NLW_p_reg_reg_i_1__22_O_UNCONNECTED;
  wire [7:0]\NLW_trunc_ln1931_2_reg_1303_reg[7]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln1931_2_reg_1303_reg[8]_i_2_CO_UNCONNECTED ;
  wire [7:1]\NLW_trunc_ln1931_2_reg_1303_reg[8]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h555555F7F3F3F3F3)) 
    \icmp_ln1934_reg_1318[0]_i_1 
       (.I0(CO),
        .I1(\icmp_ln1934_reg_1318[0]_i_3_n_4 ),
        .I2(\icmp_ln1934_reg_1318[0]_i_4_n_4 ),
        .I3(add_ln1925_fu_438_p2[9]),
        .I4(add_ln1925_fu_438_p2[8]),
        .I5(cmp69_i_reg_1116),
        .O(icmp_ln1934_fu_566_p2));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    \icmp_ln1934_reg_1318[0]_i_3 
       (.I0(add_ln1925_fu_438_p2[6]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_93),
        .I3(add_ln1925_fu_438_p2[7]),
        .I4(p_reg_reg_n_92),
        .I5(\icmp_ln1934_reg_1318[0]_i_5_n_4 ),
        .O(\icmp_ln1934_reg_1318[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47CF77FF)) 
    \icmp_ln1934_reg_1318[0]_i_4 
       (.I0(add_ln1925_fu_438_p2[0]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_99),
        .I3(add_ln1925_fu_438_p2[1]),
        .I4(p_reg_reg_n_98),
        .I5(\icmp_ln1934_reg_1318[0]_i_6_n_4 ),
        .O(\icmp_ln1934_reg_1318[0]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \icmp_ln1934_reg_1318[0]_i_5 
       (.I0(p_reg_reg_n_94),
        .I1(add_ln1925_fu_438_p2[5]),
        .I2(p_reg_reg_n_95),
        .I3(cmp69_i_reg_1116),
        .I4(add_ln1925_fu_438_p2[4]),
        .O(\icmp_ln1934_reg_1318[0]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \icmp_ln1934_reg_1318[0]_i_6 
       (.I0(p_reg_reg_n_96),
        .I1(add_ln1925_fu_438_p2[3]),
        .I2(p_reg_reg_n_97),
        .I3(cmp69_i_reg_1116),
        .I4(add_ln1925_fu_438_p2[2]),
        .O(\icmp_ln1934_reg_1318[0]_i_6_n_4 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_scaled_dout}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_10__12
       (.I0(trunc_ln145_reg_1153_pp0_iter4_reg[0]),
        .I1(p_reg_reg_n_99),
        .O(p_reg_reg_i_10__12_n_4));
  CARRY8 p_reg_reg_i_1__22
       (.CI(p_reg_reg_i_2__20_n_4),
        .CI_TOP(1'b0),
        .CO(NLW_p_reg_reg_i_1__22_CO_UNCONNECTED[7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_p_reg_reg_i_1__22_O_UNCONNECTED[7:1],A[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  CARRY8 p_reg_reg_i_2__20
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({p_reg_reg_i_2__20_n_4,p_reg_reg_i_2__20_n_5,p_reg_reg_i_2__20_n_6,p_reg_reg_i_2__20_n_7,p_reg_reg_i_2__20_n_8,p_reg_reg_i_2__20_n_9,p_reg_reg_i_2__20_n_10,p_reg_reg_i_2__20_n_11}),
        .DI(trunc_ln145_reg_1153_pp0_iter4_reg),
        .O(A[7:0]),
        .S({p_reg_reg_i_3__17_n_4,p_reg_reg_i_4__17_n_4,p_reg_reg_i_5__17_n_4,p_reg_reg_i_6__17_n_4,p_reg_reg_i_7__17_n_4,p_reg_reg_i_8__17_n_4,p_reg_reg_i_9__12_n_4,p_reg_reg_i_10__12_n_4}));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_3__17
       (.I0(trunc_ln145_reg_1153_pp0_iter4_reg[7]),
        .I1(p_reg_reg_n_92),
        .O(p_reg_reg_i_3__17_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_4__17
       (.I0(trunc_ln145_reg_1153_pp0_iter4_reg[6]),
        .I1(p_reg_reg_n_93),
        .O(p_reg_reg_i_4__17_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_5__17
       (.I0(trunc_ln145_reg_1153_pp0_iter4_reg[5]),
        .I1(p_reg_reg_n_94),
        .O(p_reg_reg_i_5__17_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_6__17
       (.I0(trunc_ln145_reg_1153_pp0_iter4_reg[4]),
        .I1(p_reg_reg_n_95),
        .O(p_reg_reg_i_6__17_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_7__17
       (.I0(trunc_ln145_reg_1153_pp0_iter4_reg[3]),
        .I1(p_reg_reg_n_96),
        .O(p_reg_reg_i_7__17_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_8__17
       (.I0(trunc_ln145_reg_1153_pp0_iter4_reg[2]),
        .I1(p_reg_reg_n_97),
        .O(p_reg_reg_i_8__17_n_4));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__12
       (.I0(trunc_ln145_reg_1153_pp0_iter4_reg[1]),
        .I1(p_reg_reg_n_98),
        .O(p_reg_reg_i_9__12_n_4));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \trunc_ln1931_2_reg_1303[7]_i_10 
       (.I0(p_reg_reg_n_99),
        .I1(trunc_ln145_2_reg_1168_pp0_iter4_reg[0]),
        .I2(p_reg_reg_n_98),
        .I3(trunc_ln145_2_reg_1168_pp0_iter4_reg[1]),
        .O(sub_ln1931_fu_499_p2[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1931_2_reg_1303[7]_i_11 
       (.I0(sub_ln1931_fu_499_p2[7]),
        .I1(\trunc_ln1931_2_reg_1303[7]_i_9_n_4 ),
        .O(\trunc_ln1931_2_reg_1303[7]_i_11_n_4 ));
  LUT5 #(
    .INIT(32'h99699699)) 
    \trunc_ln1931_2_reg_1303[7]_i_12 
       (.I0(trunc_ln145_2_reg_1168_pp0_iter4_reg[7]),
        .I1(p_reg_reg_n_92),
        .I2(\trunc_ln1931_2_reg_1303[7]_i_27_n_4 ),
        .I3(p_reg_reg_n_93),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[6]),
        .O(\trunc_ln1931_2_reg_1303[7]_i_12_n_4 ));
  LUT5 #(
    .INIT(32'h99699699)) 
    \trunc_ln1931_2_reg_1303[7]_i_13 
       (.I0(trunc_ln145_2_reg_1168_pp0_iter4_reg[6]),
        .I1(p_reg_reg_n_93),
        .I2(\trunc_ln1931_2_reg_1303[7]_i_28_n_4 ),
        .I3(p_reg_reg_n_94),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[5]),
        .O(\trunc_ln1931_2_reg_1303[7]_i_13_n_4 ));
  LUT5 #(
    .INIT(32'h99699699)) 
    \trunc_ln1931_2_reg_1303[7]_i_14 
       (.I0(trunc_ln145_2_reg_1168_pp0_iter4_reg[5]),
        .I1(p_reg_reg_n_94),
        .I2(\trunc_ln1931_2_reg_1303[7]_i_29_n_4 ),
        .I3(p_reg_reg_n_95),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[4]),
        .O(\trunc_ln1931_2_reg_1303[7]_i_14_n_4 ));
  LUT5 #(
    .INIT(32'h99699699)) 
    \trunc_ln1931_2_reg_1303[7]_i_15 
       (.I0(trunc_ln145_2_reg_1168_pp0_iter4_reg[4]),
        .I1(p_reg_reg_n_95),
        .I2(\trunc_ln1931_2_reg_1303[7]_i_30_n_4 ),
        .I3(p_reg_reg_n_96),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[3]),
        .O(\trunc_ln1931_2_reg_1303[7]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h718E8E718E71718E)) 
    \trunc_ln1931_2_reg_1303[7]_i_16 
       (.I0(p_reg_reg_n_97),
        .I1(\trunc_ln1931_2_reg_1303[7]_i_31_n_4 ),
        .I2(trunc_ln145_2_reg_1168_pp0_iter4_reg[2]),
        .I3(p_reg_reg_n_96),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[3]),
        .I5(\trunc_ln1931_2_reg_1303[7]_i_9_n_4 ),
        .O(\trunc_ln1931_2_reg_1303[7]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln1931_2_reg_1303[7]_i_17 
       (.I0(\trunc_ln1931_2_reg_1303[7]_i_9_n_4 ),
        .I1(trunc_ln145_2_reg_1168_pp0_iter4_reg[2]),
        .I2(\trunc_ln1931_2_reg_1303[7]_i_31_n_4 ),
        .I3(p_reg_reg_n_97),
        .O(\trunc_ln1931_2_reg_1303[7]_i_17_n_4 ));
  LUT5 #(
    .INIT(32'h69669699)) 
    \trunc_ln1931_2_reg_1303[7]_i_18 
       (.I0(trunc_ln145_2_reg_1168_pp0_iter4_reg[1]),
        .I1(p_reg_reg_n_98),
        .I2(trunc_ln145_2_reg_1168_pp0_iter4_reg[0]),
        .I3(p_reg_reg_n_99),
        .I4(sub_ln1931_fu_499_p2[7]),
        .O(\trunc_ln1931_2_reg_1303[7]_i_18_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1931_2_reg_1303[7]_i_19 
       (.I0(p_reg_reg_n_99),
        .I1(trunc_ln145_2_reg_1168_pp0_iter4_reg[0]),
        .O(sub_ln1931_fu_499_p2[0]));
  LUT3 #(
    .INIT(8'h69)) 
    \trunc_ln1931_2_reg_1303[7]_i_20 
       (.I0(p_reg_reg_n_99),
        .I1(trunc_ln145_2_reg_1168_pp0_iter4_reg[0]),
        .I2(sub_ln1931_fu_499_p2[6]),
        .O(\trunc_ln1931_2_reg_1303[7]_i_20_n_4 ));
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    \trunc_ln1931_2_reg_1303[7]_i_21 
       (.I0(trunc_ln145_2_reg_1168_pp0_iter4_reg[4]),
        .I1(p_reg_reg_n_95),
        .I2(\trunc_ln1931_2_reg_1303[7]_i_29_n_4 ),
        .I3(p_reg_reg_n_94),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[5]),
        .O(\trunc_ln1931_2_reg_1303[7]_i_21_n_4 ));
  LUT5 #(
    .INIT(32'hB24D4DB2)) 
    \trunc_ln1931_2_reg_1303[7]_i_22 
       (.I0(trunc_ln145_2_reg_1168_pp0_iter4_reg[3]),
        .I1(p_reg_reg_n_96),
        .I2(\trunc_ln1931_2_reg_1303[7]_i_30_n_4 ),
        .I3(p_reg_reg_n_95),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[4]),
        .O(\trunc_ln1931_2_reg_1303[7]_i_22_n_4 ));
  LUT5 #(
    .INIT(32'h66969699)) 
    \trunc_ln1931_2_reg_1303[7]_i_23 
       (.I0(trunc_ln145_2_reg_1168_pp0_iter4_reg[3]),
        .I1(p_reg_reg_n_96),
        .I2(trunc_ln145_2_reg_1168_pp0_iter4_reg[2]),
        .I3(\trunc_ln1931_2_reg_1303[7]_i_31_n_4 ),
        .I4(p_reg_reg_n_97),
        .O(\trunc_ln1931_2_reg_1303[7]_i_23_n_4 ));
  LUT6 #(
    .INIT(64'hA665A6A6599A5959)) 
    \trunc_ln1931_2_reg_1303[7]_i_24 
       (.I0(p_reg_reg_n_97),
        .I1(p_reg_reg_n_98),
        .I2(trunc_ln145_2_reg_1168_pp0_iter4_reg[1]),
        .I3(trunc_ln145_2_reg_1168_pp0_iter4_reg[0]),
        .I4(p_reg_reg_n_99),
        .I5(trunc_ln145_2_reg_1168_pp0_iter4_reg[2]),
        .O(\trunc_ln1931_2_reg_1303[7]_i_24_n_4 ));
  LUT4 #(
    .INIT(16'h9699)) 
    \trunc_ln1931_2_reg_1303[7]_i_25 
       (.I0(trunc_ln145_2_reg_1168_pp0_iter4_reg[1]),
        .I1(p_reg_reg_n_98),
        .I2(trunc_ln145_2_reg_1168_pp0_iter4_reg[0]),
        .I3(p_reg_reg_n_99),
        .O(\trunc_ln1931_2_reg_1303[7]_i_25_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1931_2_reg_1303[7]_i_26 
       (.I0(p_reg_reg_n_99),
        .I1(trunc_ln145_2_reg_1168_pp0_iter4_reg[0]),
        .O(\trunc_ln1931_2_reg_1303[7]_i_26_n_4 ));
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \trunc_ln1931_2_reg_1303[7]_i_27 
       (.I0(\trunc_ln1931_2_reg_1303[7]_i_29_n_4 ),
        .I1(p_reg_reg_n_95),
        .I2(trunc_ln145_2_reg_1168_pp0_iter4_reg[4]),
        .I3(p_reg_reg_n_94),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[5]),
        .O(\trunc_ln1931_2_reg_1303[7]_i_27_n_4 ));
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \trunc_ln1931_2_reg_1303[7]_i_28 
       (.I0(\trunc_ln1931_2_reg_1303[7]_i_30_n_4 ),
        .I1(p_reg_reg_n_96),
        .I2(trunc_ln145_2_reg_1168_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_95),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[4]),
        .O(\trunc_ln1931_2_reg_1303[7]_i_28_n_4 ));
  LUT5 #(
    .INIT(32'h2BFF002B)) 
    \trunc_ln1931_2_reg_1303[7]_i_29 
       (.I0(trunc_ln145_2_reg_1168_pp0_iter4_reg[2]),
        .I1(\trunc_ln1931_2_reg_1303[7]_i_31_n_4 ),
        .I2(p_reg_reg_n_97),
        .I3(p_reg_reg_n_96),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[3]),
        .O(\trunc_ln1931_2_reg_1303[7]_i_29_n_4 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln1931_2_reg_1303[7]_i_3 
       (.I0(trunc_ln145_2_reg_1168_pp0_iter4_reg[6]),
        .I1(p_reg_reg_n_93),
        .I2(\trunc_ln1931_2_reg_1303[7]_i_27_n_4 ),
        .I3(p_reg_reg_n_92),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[7]),
        .O(sub_ln1931_fu_499_p2[7]));
  LUT6 #(
    .INIT(64'hA200AAA2FBAAFFFB)) 
    \trunc_ln1931_2_reg_1303[7]_i_30 
       (.I0(trunc_ln145_2_reg_1168_pp0_iter4_reg[2]),
        .I1(p_reg_reg_n_99),
        .I2(trunc_ln145_2_reg_1168_pp0_iter4_reg[0]),
        .I3(trunc_ln145_2_reg_1168_pp0_iter4_reg[1]),
        .I4(p_reg_reg_n_98),
        .I5(p_reg_reg_n_97),
        .O(\trunc_ln1931_2_reg_1303[7]_i_30_n_4 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \trunc_ln1931_2_reg_1303[7]_i_31 
       (.I0(p_reg_reg_n_98),
        .I1(trunc_ln145_2_reg_1168_pp0_iter4_reg[1]),
        .I2(trunc_ln145_2_reg_1168_pp0_iter4_reg[0]),
        .I3(p_reg_reg_n_99),
        .O(\trunc_ln1931_2_reg_1303[7]_i_31_n_4 ));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln1931_2_reg_1303[7]_i_4 
       (.I0(trunc_ln145_2_reg_1168_pp0_iter4_reg[5]),
        .I1(p_reg_reg_n_94),
        .I2(\trunc_ln1931_2_reg_1303[7]_i_28_n_4 ),
        .I3(p_reg_reg_n_93),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[6]),
        .O(sub_ln1931_fu_499_p2[6]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln1931_2_reg_1303[7]_i_5 
       (.I0(trunc_ln145_2_reg_1168_pp0_iter4_reg[4]),
        .I1(p_reg_reg_n_95),
        .I2(\trunc_ln1931_2_reg_1303[7]_i_29_n_4 ),
        .I3(p_reg_reg_n_94),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[5]),
        .O(sub_ln1931_fu_499_p2[5]));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    \trunc_ln1931_2_reg_1303[7]_i_6 
       (.I0(trunc_ln145_2_reg_1168_pp0_iter4_reg[3]),
        .I1(p_reg_reg_n_96),
        .I2(\trunc_ln1931_2_reg_1303[7]_i_30_n_4 ),
        .I3(p_reg_reg_n_95),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[4]),
        .O(sub_ln1931_fu_499_p2[4]));
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \trunc_ln1931_2_reg_1303[7]_i_7 
       (.I0(p_reg_reg_n_97),
        .I1(\trunc_ln1931_2_reg_1303[7]_i_31_n_4 ),
        .I2(trunc_ln145_2_reg_1168_pp0_iter4_reg[2]),
        .I3(p_reg_reg_n_96),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[3]),
        .O(sub_ln1931_fu_499_p2[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln1931_2_reg_1303[7]_i_8 
       (.I0(\trunc_ln1931_2_reg_1303[7]_i_9_n_4 ),
        .O(\trunc_ln1931_2_reg_1303[7]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hB2FF00B2)) 
    \trunc_ln1931_2_reg_1303[7]_i_9 
       (.I0(\trunc_ln1931_2_reg_1303[7]_i_27_n_4 ),
        .I1(p_reg_reg_n_93),
        .I2(trunc_ln145_2_reg_1168_pp0_iter4_reg[6]),
        .I3(p_reg_reg_n_92),
        .I4(trunc_ln145_2_reg_1168_pp0_iter4_reg[7]),
        .O(\trunc_ln1931_2_reg_1303[7]_i_9_n_4 ));
  CARRY8 \trunc_ln1931_2_reg_1303_reg[7]_i_1 
       (.CI(\trunc_ln1931_2_reg_1303_reg[7]_i_2_n_4 ),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1931_2_reg_1303_reg[7]_i_1_n_4 ,\trunc_ln1931_2_reg_1303_reg[7]_i_1_n_5 ,\trunc_ln1931_2_reg_1303_reg[7]_i_1_n_6 ,\trunc_ln1931_2_reg_1303_reg[7]_i_1_n_7 ,\trunc_ln1931_2_reg_1303_reg[7]_i_1_n_8 ,\trunc_ln1931_2_reg_1303_reg[7]_i_1_n_9 ,\trunc_ln1931_2_reg_1303_reg[7]_i_1_n_10 ,\trunc_ln1931_2_reg_1303_reg[7]_i_1_n_11 }),
        .DI({sub_ln1931_fu_499_p2[7:3],\trunc_ln1931_2_reg_1303[7]_i_8_n_4 ,\trunc_ln1931_2_reg_1303[7]_i_9_n_4 ,sub_ln1931_fu_499_p2[1]}),
        .O(\trunc_ln1931_2_reg_1303_reg[7]_i_1_0 [7:0]),
        .S({\trunc_ln1931_2_reg_1303[7]_i_11_n_4 ,\trunc_ln1931_2_reg_1303[7]_i_12_n_4 ,\trunc_ln1931_2_reg_1303[7]_i_13_n_4 ,\trunc_ln1931_2_reg_1303[7]_i_14_n_4 ,\trunc_ln1931_2_reg_1303[7]_i_15_n_4 ,\trunc_ln1931_2_reg_1303[7]_i_16_n_4 ,\trunc_ln1931_2_reg_1303[7]_i_17_n_4 ,\trunc_ln1931_2_reg_1303[7]_i_18_n_4 }));
  CARRY8 \trunc_ln1931_2_reg_1303_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1931_2_reg_1303_reg[7]_i_2_n_4 ,\trunc_ln1931_2_reg_1303_reg[7]_i_2_n_5 ,\trunc_ln1931_2_reg_1303_reg[7]_i_2_n_6 ,\trunc_ln1931_2_reg_1303_reg[7]_i_2_n_7 ,\trunc_ln1931_2_reg_1303_reg[7]_i_2_n_8 ,\trunc_ln1931_2_reg_1303_reg[7]_i_2_n_9 ,\trunc_ln1931_2_reg_1303_reg[7]_i_2_n_10 ,\trunc_ln1931_2_reg_1303_reg[7]_i_2_n_11 }),
        .DI({sub_ln1931_fu_499_p2[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .O(\NLW_trunc_ln1931_2_reg_1303_reg[7]_i_2_O_UNCONNECTED [7:0]),
        .S({\trunc_ln1931_2_reg_1303[7]_i_20_n_4 ,\trunc_ln1931_2_reg_1303[7]_i_21_n_4 ,\trunc_ln1931_2_reg_1303[7]_i_22_n_4 ,\trunc_ln1931_2_reg_1303[7]_i_23_n_4 ,\trunc_ln1931_2_reg_1303[7]_i_24_n_4 ,\trunc_ln1931_2_reg_1303[7]_i_25_n_4 ,\trunc_ln1931_2_reg_1303[7]_i_26_n_4 ,1'b0}));
  CARRY8 \trunc_ln1931_2_reg_1303_reg[8]_i_2 
       (.CI(\trunc_ln1931_2_reg_1303_reg[7]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO(\NLW_trunc_ln1931_2_reg_1303_reg[8]_i_2_CO_UNCONNECTED [7:0]),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_trunc_ln1931_2_reg_1303_reg[8]_i_2_O_UNCONNECTED [7:1],\trunc_ln1931_2_reg_1303_reg[7]_i_1_0 [8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_reg_1313[0]_i_1 
       (.I0(add_ln1925_fu_438_p2[0]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_99),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_reg_1313[1]_i_1 
       (.I0(add_ln1925_fu_438_p2[1]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_98),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_reg_1313[2]_i_1 
       (.I0(add_ln1925_fu_438_p2[2]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_97),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_reg_1313[3]_i_1 
       (.I0(add_ln1925_fu_438_p2[3]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_96),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_reg_1313[4]_i_1 
       (.I0(add_ln1925_fu_438_p2[4]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_95),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_reg_1313[5]_i_1 
       (.I0(add_ln1925_fu_438_p2[5]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_94),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_reg_1313[6]_i_1 
       (.I0(add_ln1925_fu_438_p2[6]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_93),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1934_reg_1313[7]_i_1 
       (.I0(add_ln1925_fu_438_p2[7]),
        .I1(cmp69_i_reg_1116),
        .I2(p_reg_reg_n_92),
        .O(D[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1
   (P,
    CEA1,
    CEB1,
    ap_clk,
    q00,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [23:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [7:0]DSP_A_B_DATA_INST;
  input [1:0]DSP_A_B_DATA_INST_0;
  input [7:0]DSP_A_B_DATA_INST_1;
  input [7:0]DSP_A_B_DATA_INST_2;

  wire CEA1;
  wire CEB1;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [1:0]DSP_A_B_DATA_INST_0;
  wire [7:0]DSP_A_B_DATA_INST_1;
  wire [7:0]DSP_A_B_DATA_INST_2;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_98 bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_39
   (P,
    CEA1,
    CEB1,
    ap_clk,
    q00,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [23:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [7:0]DSP_A_B_DATA_INST;
  input [1:0]DSP_A_B_DATA_INST_0;
  input [7:0]DSP_A_B_DATA_INST_1;
  input [7:0]DSP_A_B_DATA_INST_2;

  wire CEA1;
  wire CEB1;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [1:0]DSP_A_B_DATA_INST_0;
  wire [7:0]DSP_A_B_DATA_INST_1;
  wire [7:0]DSP_A_B_DATA_INST_2;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_97 bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_40
   (P,
    CEA1,
    CEB1,
    ap_clk,
    q00,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [23:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [7:0]DSP_A_B_DATA_INST;
  input [1:0]DSP_A_B_DATA_INST_0;
  input [7:0]DSP_A_B_DATA_INST_1;
  input [7:0]DSP_A_B_DATA_INST_2;

  wire CEA1;
  wire CEB1;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [1:0]DSP_A_B_DATA_INST_0;
  wire [7:0]DSP_A_B_DATA_INST_1;
  wire [7:0]DSP_A_B_DATA_INST_2;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [15:0]q00;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_96 bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .q00(q00));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_41
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [23:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [7:0]DSP_A_B_DATA_INST;
  input [1:0]DSP_A_B_DATA_INST_0;
  input [7:0]DSP_A_B_DATA_INST_1;
  input [7:0]DSP_A_B_DATA_INST_2;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [1:0]DSP_A_B_DATA_INST_0;
  wire [7:0]DSP_A_B_DATA_INST_1;
  wire [7:0]DSP_A_B_DATA_INST_2;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_95 bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_42
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [23:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [7:0]DSP_A_B_DATA_INST;
  input [1:0]DSP_A_B_DATA_INST_0;
  input [7:0]DSP_A_B_DATA_INST_1;
  input [7:0]DSP_A_B_DATA_INST_2;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [1:0]DSP_A_B_DATA_INST_0;
  wire [7:0]DSP_A_B_DATA_INST_1;
  wire [7:0]DSP_A_B_DATA_INST_2;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_94 bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_43
   (P,
    CEB1,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    ap_enable_reg_pp0_iter2,
    icmp_ln636_reg_2741_pp1_iter5_reg,
    ap_enable_reg_pp1_iter6,
    icmp_ln696_reg_2745_pp1_iter5_reg,
    icmp_ln636_reg_2741_pp1_iter6_reg,
    icmp_ln696_reg_2745_pp1_iter6_reg,
    ap_enable_reg_pp1_iter7,
    grp_hscale_polyphase_fu_852_ap_start_reg,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [23:0]P;
  output CEB1;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln636_reg_2741_pp1_iter5_reg;
  input ap_enable_reg_pp1_iter6;
  input icmp_ln696_reg_2745_pp1_iter5_reg;
  input icmp_ln636_reg_2741_pp1_iter6_reg;
  input icmp_ln696_reg_2745_pp1_iter6_reg;
  input ap_enable_reg_pp1_iter7;
  input grp_hscale_polyphase_fu_852_ap_start_reg;
  input [7:0]Q;
  input [7:0]DSP_A_B_DATA_INST;
  input [1:0]DSP_A_B_DATA_INST_0;
  input [7:0]DSP_A_B_DATA_INST_1;
  input [7:0]DSP_A_B_DATA_INST_2;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [1:0]DSP_A_B_DATA_INST_0;
  wire [7:0]DSP_A_B_DATA_INST_1;
  wire [7:0]DSP_A_B_DATA_INST_2;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7;
  wire grp_hscale_polyphase_fu_852_ap_start_reg;
  wire icmp_ln636_reg_2741_pp1_iter5_reg;
  wire icmp_ln636_reg_2741_pp1_iter6_reg;
  wire icmp_ln696_reg_2745_pp1_iter5_reg;
  wire icmp_ln696_reg_2745_pp1_iter6_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0 bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .DSP_A_B_DATA_INST_2(DSP_A_B_DATA_INST_2),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter6(ap_enable_reg_pp1_iter6),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .grp_hscale_polyphase_fu_852_ap_start_reg(grp_hscale_polyphase_fu_852_ap_start_reg),
        .icmp_ln636_reg_2741_pp1_iter5_reg(icmp_ln636_reg_2741_pp1_iter5_reg),
        .icmp_ln636_reg_2741_pp1_iter6_reg(icmp_ln636_reg_2741_pp1_iter6_reg),
        .icmp_ln696_reg_2745_pp1_iter5_reg(icmp_ln696_reg_2745_pp1_iter5_reg),
        .icmp_ln696_reg_2745_pp1_iter6_reg(icmp_ln696_reg_2745_pp1_iter6_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0
   (P,
    CEB1,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    ap_enable_reg_pp0_iter2,
    icmp_ln636_reg_2741_pp1_iter5_reg,
    ap_enable_reg_pp1_iter6,
    icmp_ln696_reg_2745_pp1_iter5_reg,
    icmp_ln636_reg_2741_pp1_iter6_reg,
    icmp_ln696_reg_2745_pp1_iter6_reg,
    ap_enable_reg_pp1_iter7,
    grp_hscale_polyphase_fu_852_ap_start_reg,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [23:0]P;
  output CEB1;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln636_reg_2741_pp1_iter5_reg;
  input ap_enable_reg_pp1_iter6;
  input icmp_ln696_reg_2745_pp1_iter5_reg;
  input icmp_ln636_reg_2741_pp1_iter6_reg;
  input icmp_ln696_reg_2745_pp1_iter6_reg;
  input ap_enable_reg_pp1_iter7;
  input grp_hscale_polyphase_fu_852_ap_start_reg;
  input [7:0]Q;
  input [7:0]DSP_A_B_DATA_INST;
  input [1:0]DSP_A_B_DATA_INST_0;
  input [7:0]DSP_A_B_DATA_INST_1;
  input [7:0]DSP_A_B_DATA_INST_2;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [1:0]DSP_A_B_DATA_INST_0;
  wire [7:0]DSP_A_B_DATA_INST_1;
  wire [7:0]DSP_A_B_DATA_INST_2;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter6;
  wire ap_enable_reg_pp1_iter7;
  wire grp_hscale_polyphase_fu_852_ap_start_reg;
  wire icmp_ln636_reg_2741_pp1_iter5_reg;
  wire icmp_ln636_reg_2741_pp1_iter6_reg;
  wire icmp_ln696_reg_2745_pp1_iter5_reg;
  wire icmp_ln696_reg_2745_pp1_iter6_reg;
  wire p_reg_reg_i_10__0_n_4;
  wire p_reg_reg_i_11_n_4;
  wire p_reg_reg_i_1__9_n_4;
  wire p_reg_reg_i_2__7_n_4;
  wire p_reg_reg_i_3__4_n_4;
  wire p_reg_reg_i_4__4_n_4;
  wire p_reg_reg_i_5__4_n_4;
  wire p_reg_reg_i_6__4_n_4;
  wire p_reg_reg_i_7__4_n_4;
  wire p_reg_reg_i_8__4_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_1__9_n_4,p_reg_reg_i_2__7_n_4,p_reg_reg_i_3__4_n_4,p_reg_reg_i_4__4_n_4,p_reg_reg_i_5__4_n_4,p_reg_reg_i_6__4_n_4,p_reg_reg_i_7__4_n_4,p_reg_reg_i_8__4_n_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'h40)) 
    p_reg_reg_i_10__0
       (.I0(icmp_ln636_reg_2741_pp1_iter6_reg),
        .I1(icmp_ln696_reg_2745_pp1_iter6_reg),
        .I2(ap_enable_reg_pp1_iter7),
        .O(p_reg_reg_i_10__0_n_4));
  LUT2 #(
    .INIT(4'h8)) 
    p_reg_reg_i_11
       (.I0(grp_hscale_polyphase_fu_852_ap_start_reg),
        .I1(CEA1),
        .O(p_reg_reg_i_11_n_4));
  LUT6 #(
    .INIT(64'hFFFFBAAAAAAAAAAA)) 
    p_reg_reg_i_1__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln636_reg_2741_pp1_iter5_reg),
        .I2(ap_enable_reg_pp1_iter6),
        .I3(icmp_ln696_reg_2745_pp1_iter5_reg),
        .I4(p_reg_reg_i_10__0_n_4),
        .I5(p_reg_reg_i_11_n_4),
        .O(CEB1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_1__9
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST[7]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[7]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[7]),
        .O(p_reg_reg_i_1__9_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_2__7
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST[6]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[6]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[6]),
        .O(p_reg_reg_i_2__7_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_3__4
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST[5]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[5]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[5]),
        .O(p_reg_reg_i_3__4_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_4__4
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST[4]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[4]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[4]),
        .O(p_reg_reg_i_4__4_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_5__4
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST[3]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[3]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[3]),
        .O(p_reg_reg_i_5__4_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_6__4
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST[2]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[2]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[2]),
        .O(p_reg_reg_i_6__4_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_7__4
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST[1]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[1]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[1]),
        .O(p_reg_reg_i_7__4_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_8__4
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST[0]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[0]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[0]),
        .O(p_reg_reg_i_8__4_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_94
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [23:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [7:0]DSP_A_B_DATA_INST;
  input [1:0]DSP_A_B_DATA_INST_0;
  input [7:0]DSP_A_B_DATA_INST_1;
  input [7:0]DSP_A_B_DATA_INST_2;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [1:0]DSP_A_B_DATA_INST_0;
  wire [7:0]DSP_A_B_DATA_INST_1;
  wire [7:0]DSP_A_B_DATA_INST_2;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg_i_1__8_n_4;
  wire p_reg_reg_i_2__6_n_4;
  wire p_reg_reg_i_3__3_n_4;
  wire p_reg_reg_i_4__3_n_4;
  wire p_reg_reg_i_5__3_n_4;
  wire p_reg_reg_i_6__3_n_4;
  wire p_reg_reg_i_7__3_n_4;
  wire p_reg_reg_i_8__3_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_1__8_n_4,p_reg_reg_i_2__6_n_4,p_reg_reg_i_3__3_n_4,p_reg_reg_i_4__3_n_4,p_reg_reg_i_5__3_n_4,p_reg_reg_i_6__3_n_4,p_reg_reg_i_7__3_n_4,p_reg_reg_i_8__3_n_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_1__8
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST[7]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[7]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[7]),
        .O(p_reg_reg_i_1__8_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_2__6
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST[6]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[6]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[6]),
        .O(p_reg_reg_i_2__6_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_3__3
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST[5]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[5]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[5]),
        .O(p_reg_reg_i_3__3_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_4__3
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST[4]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[4]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[4]),
        .O(p_reg_reg_i_4__3_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_5__3
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST[3]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[3]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[3]),
        .O(p_reg_reg_i_5__3_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_6__3
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST[2]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[2]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[2]),
        .O(p_reg_reg_i_6__3_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_7__3
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST[1]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[1]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[1]),
        .O(p_reg_reg_i_7__3_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_8__3
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST[0]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[0]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[0]),
        .O(p_reg_reg_i_8__3_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_95
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [23:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [7:0]DSP_A_B_DATA_INST;
  input [1:0]DSP_A_B_DATA_INST_0;
  input [7:0]DSP_A_B_DATA_INST_1;
  input [7:0]DSP_A_B_DATA_INST_2;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [1:0]DSP_A_B_DATA_INST_0;
  wire [7:0]DSP_A_B_DATA_INST_1;
  wire [7:0]DSP_A_B_DATA_INST_2;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg_i_1__7_n_4;
  wire p_reg_reg_i_2__5_n_4;
  wire p_reg_reg_i_3__2_n_4;
  wire p_reg_reg_i_4__2_n_4;
  wire p_reg_reg_i_5__2_n_4;
  wire p_reg_reg_i_6__2_n_4;
  wire p_reg_reg_i_7__2_n_4;
  wire p_reg_reg_i_8__2_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_1__7_n_4,p_reg_reg_i_2__5_n_4,p_reg_reg_i_3__2_n_4,p_reg_reg_i_4__2_n_4,p_reg_reg_i_5__2_n_4,p_reg_reg_i_6__2_n_4,p_reg_reg_i_7__2_n_4,p_reg_reg_i_8__2_n_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_1__7
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST[7]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[7]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[7]),
        .O(p_reg_reg_i_1__7_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_2__5
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST[6]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[6]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[6]),
        .O(p_reg_reg_i_2__5_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_3__2
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST[5]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[5]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[5]),
        .O(p_reg_reg_i_3__2_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_4__2
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST[4]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[4]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[4]),
        .O(p_reg_reg_i_4__2_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_5__2
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST[3]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[3]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[3]),
        .O(p_reg_reg_i_5__2_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_6__2
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST[2]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[2]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[2]),
        .O(p_reg_reg_i_6__2_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_7__2
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST[1]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[1]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[1]),
        .O(p_reg_reg_i_7__2_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_8__2
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST[0]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[0]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[0]),
        .O(p_reg_reg_i_8__2_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_96
   (P,
    CEA1,
    CEB1,
    ap_clk,
    q00,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [23:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [7:0]DSP_A_B_DATA_INST;
  input [1:0]DSP_A_B_DATA_INST_0;
  input [7:0]DSP_A_B_DATA_INST_1;
  input [7:0]DSP_A_B_DATA_INST_2;

  wire CEA1;
  wire CEB1;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [1:0]DSP_A_B_DATA_INST_0;
  wire [7:0]DSP_A_B_DATA_INST_1;
  wire [7:0]DSP_A_B_DATA_INST_2;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg_i_1__6_n_4;
  wire p_reg_reg_i_2__4_n_4;
  wire p_reg_reg_i_3__1_n_4;
  wire p_reg_reg_i_4__1_n_4;
  wire p_reg_reg_i_5__1_n_4;
  wire p_reg_reg_i_6__1_n_4;
  wire p_reg_reg_i_7__1_n_4;
  wire p_reg_reg_i_8__1_n_4;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_1__6_n_4,p_reg_reg_i_2__4_n_4,p_reg_reg_i_3__1_n_4,p_reg_reg_i_4__1_n_4,p_reg_reg_i_5__1_n_4,p_reg_reg_i_6__1_n_4,p_reg_reg_i_7__1_n_4,p_reg_reg_i_8__1_n_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_1__6
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST[7]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[7]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[7]),
        .O(p_reg_reg_i_1__6_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_2__4
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST[6]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[6]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[6]),
        .O(p_reg_reg_i_2__4_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_3__1
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST[5]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[5]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[5]),
        .O(p_reg_reg_i_3__1_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_4__1
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST[4]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[4]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[4]),
        .O(p_reg_reg_i_4__1_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_5__1
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST[3]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[3]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[3]),
        .O(p_reg_reg_i_5__1_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_6__1
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST[2]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[2]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[2]),
        .O(p_reg_reg_i_6__1_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_7__1
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST[1]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[1]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[1]),
        .O(p_reg_reg_i_7__1_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_8__1
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST[0]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[0]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[0]),
        .O(p_reg_reg_i_8__1_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_97
   (P,
    CEA1,
    CEB1,
    ap_clk,
    q00,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [23:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [7:0]DSP_A_B_DATA_INST;
  input [1:0]DSP_A_B_DATA_INST_0;
  input [7:0]DSP_A_B_DATA_INST_1;
  input [7:0]DSP_A_B_DATA_INST_2;

  wire CEA1;
  wire CEB1;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [1:0]DSP_A_B_DATA_INST_0;
  wire [7:0]DSP_A_B_DATA_INST_1;
  wire [7:0]DSP_A_B_DATA_INST_2;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg_i_1__5_n_4;
  wire p_reg_reg_i_2__3_n_4;
  wire p_reg_reg_i_3__0_n_4;
  wire p_reg_reg_i_4__0_n_4;
  wire p_reg_reg_i_5__0_n_4;
  wire p_reg_reg_i_6__0_n_4;
  wire p_reg_reg_i_7__0_n_4;
  wire p_reg_reg_i_8__0_n_4;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_i_1__5_n_4,p_reg_reg_i_2__3_n_4,p_reg_reg_i_3__0_n_4,p_reg_reg_i_4__0_n_4,p_reg_reg_i_5__0_n_4,p_reg_reg_i_6__0_n_4,p_reg_reg_i_7__0_n_4,p_reg_reg_i_8__0_n_4}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_1__5
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST[7]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[7]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[7]),
        .O(p_reg_reg_i_1__5_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_2__3
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST[6]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[6]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[6]),
        .O(p_reg_reg_i_2__3_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_3__0
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST[5]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[5]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[5]),
        .O(p_reg_reg_i_3__0_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_4__0
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST[4]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[4]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[4]),
        .O(p_reg_reg_i_4__0_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_5__0
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST[3]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[3]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[3]),
        .O(p_reg_reg_i_5__0_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_6__0
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST[2]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[2]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[2]),
        .O(p_reg_reg_i_6__0_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_7__0
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST[1]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[1]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[1]),
        .O(p_reg_reg_i_7__0_n_4));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_8__0
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST[0]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[0]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[0]),
        .O(p_reg_reg_i_8__0_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_98
   (P,
    CEA1,
    CEB1,
    ap_clk,
    q00,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    DSP_A_B_DATA_INST_2);
  output [23:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]q00;
  input [7:0]Q;
  input [7:0]DSP_A_B_DATA_INST;
  input [1:0]DSP_A_B_DATA_INST_0;
  input [7:0]DSP_A_B_DATA_INST_1;
  input [7:0]DSP_A_B_DATA_INST_2;

  wire CEA1;
  wire CEB1;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [1:0]DSP_A_B_DATA_INST_0;
  wire [7:0]DSP_A_B_DATA_INST_1;
  wire [7:0]DSP_A_B_DATA_INST_2;
  wire [23:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]mux_4_0;
  wire [15:0]q00;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,mux_4_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q00[15],q00[15],q00}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:24],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_2__2
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST[7]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[7]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[7]),
        .O(mux_4_0[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_3
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST[6]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[6]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[6]),
        .O(mux_4_0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_4
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST[5]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[5]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[5]),
        .O(mux_4_0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_5
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST[4]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[4]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[4]),
        .O(mux_4_0[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_6
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST[3]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[3]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[3]),
        .O(mux_4_0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_7
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST[2]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[2]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[2]),
        .O(mux_4_0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_8
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST[1]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[1]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[1]),
        .O(mux_4_0[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    p_reg_reg_i_9
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST[0]),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1[0]),
        .I4(DSP_A_B_DATA_INST_0[0]),
        .I5(DSP_A_B_DATA_INST_2[0]),
        .O(mux_4_0[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    p_reg_reg_i_2__8,
    p_reg_reg_i_2__8_0,
    p_reg_reg_i_2__8_1,
    p_reg_reg_i_2__8_2,
    p_reg_reg_i_2__8_3);
  output [24:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input [7:0]DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [7:0]p_reg_reg_i_2__8;
  input p_reg_reg_i_2__8_0;
  input [7:0]p_reg_reg_i_2__8_1;
  input p_reg_reg_i_2__8_2;
  input [7:0]p_reg_reg_i_2__8_3;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]p_reg_reg_i_2__8;
  wire p_reg_reg_i_2__8_0;
  wire [7:0]p_reg_reg_i_2__8_1;
  wire p_reg_reg_i_2__8_2;
  wire [7:0]p_reg_reg_i_2__8_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_93 bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_i_2__8_0(p_reg_reg_i_2__8),
        .p_reg_reg_i_2__8_1(p_reg_reg_i_2__8_0),
        .p_reg_reg_i_2__8_2(p_reg_reg_i_2__8_1),
        .p_reg_reg_i_2__8_3(p_reg_reg_i_2__8_2),
        .p_reg_reg_i_2__8_4(p_reg_reg_i_2__8_3));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_44
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    p_reg_reg_i_1__10,
    p_reg_reg_i_1__10_0,
    p_reg_reg_i_1__10_1,
    p_reg_reg_i_1__10_2,
    p_reg_reg_i_1__10_3);
  output [24:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input [7:0]DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [7:0]p_reg_reg_i_1__10;
  input p_reg_reg_i_1__10_0;
  input [7:0]p_reg_reg_i_1__10_1;
  input p_reg_reg_i_1__10_2;
  input [7:0]p_reg_reg_i_1__10_3;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]p_reg_reg_i_1__10;
  wire p_reg_reg_i_1__10_0;
  wire [7:0]p_reg_reg_i_1__10_1;
  wire p_reg_reg_i_1__10_2;
  wire [7:0]p_reg_reg_i_1__10_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_92 bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_i_1__10_0(p_reg_reg_i_1__10),
        .p_reg_reg_i_1__10_1(p_reg_reg_i_1__10_0),
        .p_reg_reg_i_1__10_2(p_reg_reg_i_1__10_1),
        .p_reg_reg_i_1__10_3(p_reg_reg_i_1__10_2),
        .p_reg_reg_i_1__10_4(p_reg_reg_i_1__10_3));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_45
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    p_reg_reg_i_1__12,
    p_reg_reg_i_1__12_0,
    p_reg_reg_i_1__12_1,
    p_reg_reg_i_1__12_2,
    p_reg_reg_i_1__12_3);
  output [24:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input [7:0]DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [7:0]p_reg_reg_i_1__12;
  input p_reg_reg_i_1__12_0;
  input [7:0]p_reg_reg_i_1__12_1;
  input p_reg_reg_i_1__12_2;
  input [7:0]p_reg_reg_i_1__12_3;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]p_reg_reg_i_1__12;
  wire p_reg_reg_i_1__12_0;
  wire [7:0]p_reg_reg_i_1__12_1;
  wire p_reg_reg_i_1__12_2;
  wire [7:0]p_reg_reg_i_1__12_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_91 bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_i_1__12_0(p_reg_reg_i_1__12),
        .p_reg_reg_i_1__12_1(p_reg_reg_i_1__12_0),
        .p_reg_reg_i_1__12_2(p_reg_reg_i_1__12_1),
        .p_reg_reg_i_1__12_3(p_reg_reg_i_1__12_2),
        .p_reg_reg_i_1__12_4(p_reg_reg_i_1__12_3));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_46
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    Q,
    icmp_ln215_7_reg_2851,
    DSP_A_B_DATA_INST,
    or_ln215_3_reg_2870,
    p_reg_reg_i_1__14,
    p_reg_reg_i_1__14_0,
    p_reg_reg_i_1__14_1,
    p_reg_reg_i_1__14_2,
    p_reg_reg_i_1__14_3);
  output [24:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;
  input [7:0]Q;
  input icmp_ln215_7_reg_2851;
  input [7:0]DSP_A_B_DATA_INST;
  input or_ln215_3_reg_2870;
  input [7:0]p_reg_reg_i_1__14;
  input p_reg_reg_i_1__14_0;
  input [7:0]p_reg_reg_i_1__14_1;
  input p_reg_reg_i_1__14_2;
  input [7:0]p_reg_reg_i_1__14_3;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln215_7_reg_2851;
  wire or_ln215_3_reg_2870;
  wire [7:0]p_reg_reg_i_1__14;
  wire p_reg_reg_i_1__14_0;
  wire [7:0]p_reg_reg_i_1__14_1;
  wire p_reg_reg_i_1__14_2;
  wire [7:0]p_reg_reg_i_1__14_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_90 bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln215_7_reg_2851(icmp_ln215_7_reg_2851),
        .or_ln215_3_reg_2870(or_ln215_3_reg_2870),
        .p_reg_reg_i_1__14_0(p_reg_reg_i_1__14),
        .p_reg_reg_i_1__14_1(p_reg_reg_i_1__14_0),
        .p_reg_reg_i_1__14_2(p_reg_reg_i_1__14_1),
        .p_reg_reg_i_1__14_3(p_reg_reg_i_1__14_2),
        .p_reg_reg_i_1__14_4(p_reg_reg_i_1__14_3));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_47
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    Q,
    icmp_ln215_7_reg_2851,
    DSP_A_B_DATA_INST,
    or_ln215_3_reg_2870,
    p_reg_reg_i_1__16,
    p_reg_reg_i_1__16_0,
    p_reg_reg_i_1__16_1,
    p_reg_reg_i_1__16_2,
    p_reg_reg_i_1__16_3);
  output [24:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;
  input [7:0]Q;
  input icmp_ln215_7_reg_2851;
  input [7:0]DSP_A_B_DATA_INST;
  input or_ln215_3_reg_2870;
  input [7:0]p_reg_reg_i_1__16;
  input p_reg_reg_i_1__16_0;
  input [7:0]p_reg_reg_i_1__16_1;
  input p_reg_reg_i_1__16_2;
  input [7:0]p_reg_reg_i_1__16_3;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln215_7_reg_2851;
  wire or_ln215_3_reg_2870;
  wire [7:0]p_reg_reg_i_1__16;
  wire p_reg_reg_i_1__16_0;
  wire [7:0]p_reg_reg_i_1__16_1;
  wire p_reg_reg_i_1__16_2;
  wire [7:0]p_reg_reg_i_1__16_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_89 bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln215_7_reg_2851(icmp_ln215_7_reg_2851),
        .or_ln215_3_reg_2870(or_ln215_3_reg_2870),
        .p_reg_reg_i_1__16_0(p_reg_reg_i_1__16),
        .p_reg_reg_i_1__16_1(p_reg_reg_i_1__16_0),
        .p_reg_reg_i_1__16_2(p_reg_reg_i_1__16_1),
        .p_reg_reg_i_1__16_3(p_reg_reg_i_1__16_2),
        .p_reg_reg_i_1__16_4(p_reg_reg_i_1__16_3));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_48
   (P,
    CEB1,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp1_iter7,
    icmp_ln696_reg_2745_pp1_iter6_reg,
    icmp_ln636_reg_2741_pp1_iter6_reg,
    ap_enable_reg_pp1_iter8,
    icmp_ln696_reg_2745_pp1_iter7_reg,
    icmp_ln636_reg_2741_pp1_iter7_reg,
    Q,
    icmp_ln215_7_reg_2851,
    DSP_A_B_DATA_INST,
    or_ln215_3_reg_2870,
    p_reg_reg_i_1__18,
    p_reg_reg_i_1__18_0,
    p_reg_reg_i_1__18_1,
    p_reg_reg_i_1__18_2,
    p_reg_reg_i_1__18_3);
  output [24:0]P;
  output CEB1;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp1_iter7;
  input icmp_ln696_reg_2745_pp1_iter6_reg;
  input icmp_ln636_reg_2741_pp1_iter6_reg;
  input ap_enable_reg_pp1_iter8;
  input icmp_ln696_reg_2745_pp1_iter7_reg;
  input icmp_ln636_reg_2741_pp1_iter7_reg;
  input [7:0]Q;
  input icmp_ln215_7_reg_2851;
  input [7:0]DSP_A_B_DATA_INST;
  input or_ln215_3_reg_2870;
  input [7:0]p_reg_reg_i_1__18;
  input p_reg_reg_i_1__18_0;
  input [7:0]p_reg_reg_i_1__18_1;
  input p_reg_reg_i_1__18_2;
  input [7:0]p_reg_reg_i_1__18_3;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8;
  wire icmp_ln215_7_reg_2851;
  wire icmp_ln636_reg_2741_pp1_iter6_reg;
  wire icmp_ln636_reg_2741_pp1_iter7_reg;
  wire icmp_ln696_reg_2745_pp1_iter6_reg;
  wire icmp_ln696_reg_2745_pp1_iter7_reg;
  wire or_ln215_3_reg_2870;
  wire [7:0]p_reg_reg_i_1__18;
  wire p_reg_reg_i_1__18_0;
  wire [7:0]p_reg_reg_i_1__18_1;
  wire p_reg_reg_i_1__18_2;
  wire [7:0]p_reg_reg_i_1__18_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1 bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_ALU_INST_0(DSP_ALU_INST_0),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp1_iter7(ap_enable_reg_pp1_iter7),
        .ap_enable_reg_pp1_iter8(ap_enable_reg_pp1_iter8),
        .icmp_ln215_7_reg_2851(icmp_ln215_7_reg_2851),
        .icmp_ln636_reg_2741_pp1_iter6_reg(icmp_ln636_reg_2741_pp1_iter6_reg),
        .icmp_ln636_reg_2741_pp1_iter7_reg(icmp_ln636_reg_2741_pp1_iter7_reg),
        .icmp_ln696_reg_2745_pp1_iter6_reg(icmp_ln696_reg_2745_pp1_iter6_reg),
        .icmp_ln696_reg_2745_pp1_iter7_reg(icmp_ln696_reg_2745_pp1_iter7_reg),
        .or_ln215_3_reg_2870(or_ln215_3_reg_2870),
        .p_reg_reg_i_1__18_0(p_reg_reg_i_1__18),
        .p_reg_reg_i_1__18_1(p_reg_reg_i_1__18_0),
        .p_reg_reg_i_1__18_2(p_reg_reg_i_1__18_1),
        .p_reg_reg_i_1__18_3(p_reg_reg_i_1__18_2),
        .p_reg_reg_i_1__18_4(p_reg_reg_i_1__18_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1
   (P,
    CEB1,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter1,
    ap_enable_reg_pp1_iter7,
    icmp_ln696_reg_2745_pp1_iter6_reg,
    icmp_ln636_reg_2741_pp1_iter6_reg,
    ap_enable_reg_pp1_iter8,
    icmp_ln696_reg_2745_pp1_iter7_reg,
    icmp_ln636_reg_2741_pp1_iter7_reg,
    Q,
    icmp_ln215_7_reg_2851,
    DSP_A_B_DATA_INST,
    or_ln215_3_reg_2870,
    p_reg_reg_i_1__18_0,
    p_reg_reg_i_1__18_1,
    p_reg_reg_i_1__18_2,
    p_reg_reg_i_1__18_3,
    p_reg_reg_i_1__18_4);
  output [24:0]P;
  output CEB1;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter1;
  input ap_enable_reg_pp1_iter7;
  input icmp_ln696_reg_2745_pp1_iter6_reg;
  input icmp_ln636_reg_2741_pp1_iter6_reg;
  input ap_enable_reg_pp1_iter8;
  input icmp_ln696_reg_2745_pp1_iter7_reg;
  input icmp_ln636_reg_2741_pp1_iter7_reg;
  input [7:0]Q;
  input icmp_ln215_7_reg_2851;
  input [7:0]DSP_A_B_DATA_INST;
  input or_ln215_3_reg_2870;
  input [7:0]p_reg_reg_i_1__18_0;
  input p_reg_reg_i_1__18_1;
  input [7:0]p_reg_reg_i_1__18_2;
  input p_reg_reg_i_1__18_3;
  input [7:0]p_reg_reg_i_1__18_4;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp1_iter7;
  wire ap_enable_reg_pp1_iter8;
  wire [7:0]grp_fu_2131_p0;
  wire icmp_ln215_7_reg_2851;
  wire icmp_ln636_reg_2741_pp1_iter6_reg;
  wire icmp_ln636_reg_2741_pp1_iter7_reg;
  wire icmp_ln696_reg_2745_pp1_iter6_reg;
  wire icmp_ln696_reg_2745_pp1_iter7_reg;
  wire or_ln215_3_reg_2870;
  wire p_reg_reg_i_10__10_n_4;
  wire p_reg_reg_i_10_n_4;
  wire p_reg_reg_i_11__10_n_4;
  wire p_reg_reg_i_12__9_n_4;
  wire p_reg_reg_i_13__9_n_4;
  wire p_reg_reg_i_14__9_n_4;
  wire p_reg_reg_i_15__9_n_4;
  wire p_reg_reg_i_16__9_n_4;
  wire [7:0]p_reg_reg_i_1__18_0;
  wire p_reg_reg_i_1__18_1;
  wire [7:0]p_reg_reg_i_1__18_2;
  wire p_reg_reg_i_1__18_3;
  wire [7:0]p_reg_reg_i_1__18_4;
  wire p_reg_reg_i_9__10_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2131_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    p_reg_reg_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(p_reg_reg_i_10_n_4),
        .I3(CEA1),
        .O(CEB1));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    p_reg_reg_i_10
       (.I0(ap_enable_reg_pp1_iter7),
        .I1(icmp_ln696_reg_2745_pp1_iter6_reg),
        .I2(icmp_ln636_reg_2741_pp1_iter6_reg),
        .I3(ap_enable_reg_pp1_iter8),
        .I4(icmp_ln696_reg_2745_pp1_iter7_reg),
        .I5(icmp_ln636_reg_2741_pp1_iter7_reg),
        .O(p_reg_reg_i_10_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_10__10
       (.I0(p_reg_reg_i_1__18_0[6]),
        .I1(p_reg_reg_i_1__18_1),
        .I2(p_reg_reg_i_1__18_2[6]),
        .I3(p_reg_reg_i_1__18_3),
        .I4(p_reg_reg_i_1__18_4[6]),
        .O(p_reg_reg_i_10__10_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_11__10
       (.I0(p_reg_reg_i_1__18_0[5]),
        .I1(p_reg_reg_i_1__18_1),
        .I2(p_reg_reg_i_1__18_2[5]),
        .I3(p_reg_reg_i_1__18_3),
        .I4(p_reg_reg_i_1__18_4[5]),
        .O(p_reg_reg_i_11__10_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_12__9
       (.I0(p_reg_reg_i_1__18_0[4]),
        .I1(p_reg_reg_i_1__18_1),
        .I2(p_reg_reg_i_1__18_2[4]),
        .I3(p_reg_reg_i_1__18_3),
        .I4(p_reg_reg_i_1__18_4[4]),
        .O(p_reg_reg_i_12__9_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_13__9
       (.I0(p_reg_reg_i_1__18_0[3]),
        .I1(p_reg_reg_i_1__18_1),
        .I2(p_reg_reg_i_1__18_2[3]),
        .I3(p_reg_reg_i_1__18_3),
        .I4(p_reg_reg_i_1__18_4[3]),
        .O(p_reg_reg_i_13__9_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_14__9
       (.I0(p_reg_reg_i_1__18_0[2]),
        .I1(p_reg_reg_i_1__18_1),
        .I2(p_reg_reg_i_1__18_2[2]),
        .I3(p_reg_reg_i_1__18_3),
        .I4(p_reg_reg_i_1__18_4[2]),
        .O(p_reg_reg_i_14__9_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_15__9
       (.I0(p_reg_reg_i_1__18_0[1]),
        .I1(p_reg_reg_i_1__18_1),
        .I2(p_reg_reg_i_1__18_2[1]),
        .I3(p_reg_reg_i_1__18_3),
        .I4(p_reg_reg_i_1__18_4[1]),
        .O(p_reg_reg_i_15__9_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_16__9
       (.I0(p_reg_reg_i_1__18_0[0]),
        .I1(p_reg_reg_i_1__18_1),
        .I2(p_reg_reg_i_1__18_2[0]),
        .I3(p_reg_reg_i_1__18_3),
        .I4(p_reg_reg_i_1__18_4[0]),
        .O(p_reg_reg_i_16__9_n_4));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_1__18
       (.I0(Q[7]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[7]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_9__10_n_4),
        .O(grp_fu_2131_p0[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_2__18
       (.I0(Q[6]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[6]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_10__10_n_4),
        .O(grp_fu_2131_p0[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_3__15
       (.I0(Q[5]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[5]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_11__10_n_4),
        .O(grp_fu_2131_p0[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_4__15
       (.I0(Q[4]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[4]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_12__9_n_4),
        .O(grp_fu_2131_p0[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_5__15
       (.I0(Q[3]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[3]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_13__9_n_4),
        .O(grp_fu_2131_p0[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_6__15
       (.I0(Q[2]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[2]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_14__9_n_4),
        .O(grp_fu_2131_p0[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_7__15
       (.I0(Q[1]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[1]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_15__9_n_4),
        .O(grp_fu_2131_p0[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_8__15
       (.I0(Q[0]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[0]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_16__9_n_4),
        .O(grp_fu_2131_p0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_9__10
       (.I0(p_reg_reg_i_1__18_0[7]),
        .I1(p_reg_reg_i_1__18_1),
        .I2(p_reg_reg_i_1__18_2[7]),
        .I3(p_reg_reg_i_1__18_3),
        .I4(p_reg_reg_i_1__18_4[7]),
        .O(p_reg_reg_i_9__10_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_89
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    Q,
    icmp_ln215_7_reg_2851,
    DSP_A_B_DATA_INST,
    or_ln215_3_reg_2870,
    p_reg_reg_i_1__16_0,
    p_reg_reg_i_1__16_1,
    p_reg_reg_i_1__16_2,
    p_reg_reg_i_1__16_3,
    p_reg_reg_i_1__16_4);
  output [24:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;
  input [7:0]Q;
  input icmp_ln215_7_reg_2851;
  input [7:0]DSP_A_B_DATA_INST;
  input or_ln215_3_reg_2870;
  input [7:0]p_reg_reg_i_1__16_0;
  input p_reg_reg_i_1__16_1;
  input [7:0]p_reg_reg_i_1__16_2;
  input p_reg_reg_i_1__16_3;
  input [7:0]p_reg_reg_i_1__16_4;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]grp_fu_2122_p0;
  wire icmp_ln215_7_reg_2851;
  wire or_ln215_3_reg_2870;
  wire p_reg_reg_i_10__8_n_4;
  wire p_reg_reg_i_11__8_n_4;
  wire p_reg_reg_i_12__7_n_4;
  wire p_reg_reg_i_13__7_n_4;
  wire p_reg_reg_i_14__7_n_4;
  wire p_reg_reg_i_15__7_n_4;
  wire p_reg_reg_i_16__7_n_4;
  wire [7:0]p_reg_reg_i_1__16_0;
  wire p_reg_reg_i_1__16_1;
  wire [7:0]p_reg_reg_i_1__16_2;
  wire p_reg_reg_i_1__16_3;
  wire [7:0]p_reg_reg_i_1__16_4;
  wire p_reg_reg_i_9__8_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2122_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_10__8
       (.I0(p_reg_reg_i_1__16_0[6]),
        .I1(p_reg_reg_i_1__16_1),
        .I2(p_reg_reg_i_1__16_2[6]),
        .I3(p_reg_reg_i_1__16_3),
        .I4(p_reg_reg_i_1__16_4[6]),
        .O(p_reg_reg_i_10__8_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_11__8
       (.I0(p_reg_reg_i_1__16_0[5]),
        .I1(p_reg_reg_i_1__16_1),
        .I2(p_reg_reg_i_1__16_2[5]),
        .I3(p_reg_reg_i_1__16_3),
        .I4(p_reg_reg_i_1__16_4[5]),
        .O(p_reg_reg_i_11__8_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_12__7
       (.I0(p_reg_reg_i_1__16_0[4]),
        .I1(p_reg_reg_i_1__16_1),
        .I2(p_reg_reg_i_1__16_2[4]),
        .I3(p_reg_reg_i_1__16_3),
        .I4(p_reg_reg_i_1__16_4[4]),
        .O(p_reg_reg_i_12__7_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_13__7
       (.I0(p_reg_reg_i_1__16_0[3]),
        .I1(p_reg_reg_i_1__16_1),
        .I2(p_reg_reg_i_1__16_2[3]),
        .I3(p_reg_reg_i_1__16_3),
        .I4(p_reg_reg_i_1__16_4[3]),
        .O(p_reg_reg_i_13__7_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_14__7
       (.I0(p_reg_reg_i_1__16_0[2]),
        .I1(p_reg_reg_i_1__16_1),
        .I2(p_reg_reg_i_1__16_2[2]),
        .I3(p_reg_reg_i_1__16_3),
        .I4(p_reg_reg_i_1__16_4[2]),
        .O(p_reg_reg_i_14__7_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_15__7
       (.I0(p_reg_reg_i_1__16_0[1]),
        .I1(p_reg_reg_i_1__16_1),
        .I2(p_reg_reg_i_1__16_2[1]),
        .I3(p_reg_reg_i_1__16_3),
        .I4(p_reg_reg_i_1__16_4[1]),
        .O(p_reg_reg_i_15__7_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_16__7
       (.I0(p_reg_reg_i_1__16_0[0]),
        .I1(p_reg_reg_i_1__16_1),
        .I2(p_reg_reg_i_1__16_2[0]),
        .I3(p_reg_reg_i_1__16_3),
        .I4(p_reg_reg_i_1__16_4[0]),
        .O(p_reg_reg_i_16__7_n_4));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_1__16
       (.I0(Q[7]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[7]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_9__8_n_4),
        .O(grp_fu_2122_p0[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_2__16
       (.I0(Q[6]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[6]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_10__8_n_4),
        .O(grp_fu_2122_p0[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_3__13
       (.I0(Q[5]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[5]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_11__8_n_4),
        .O(grp_fu_2122_p0[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_4__13
       (.I0(Q[4]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[4]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_12__7_n_4),
        .O(grp_fu_2122_p0[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_5__13
       (.I0(Q[3]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[3]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_13__7_n_4),
        .O(grp_fu_2122_p0[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_6__13
       (.I0(Q[2]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[2]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_14__7_n_4),
        .O(grp_fu_2122_p0[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_7__13
       (.I0(Q[1]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[1]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_15__7_n_4),
        .O(grp_fu_2122_p0[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_8__13
       (.I0(Q[0]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[0]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_16__7_n_4),
        .O(grp_fu_2122_p0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_9__8
       (.I0(p_reg_reg_i_1__16_0[7]),
        .I1(p_reg_reg_i_1__16_1),
        .I2(p_reg_reg_i_1__16_2[7]),
        .I3(p_reg_reg_i_1__16_3),
        .I4(p_reg_reg_i_1__16_4[7]),
        .O(p_reg_reg_i_9__8_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_90
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    Q,
    icmp_ln215_7_reg_2851,
    DSP_A_B_DATA_INST,
    or_ln215_3_reg_2870,
    p_reg_reg_i_1__14_0,
    p_reg_reg_i_1__14_1,
    p_reg_reg_i_1__14_2,
    p_reg_reg_i_1__14_3,
    p_reg_reg_i_1__14_4);
  output [24:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;
  input [7:0]Q;
  input icmp_ln215_7_reg_2851;
  input [7:0]DSP_A_B_DATA_INST;
  input or_ln215_3_reg_2870;
  input [7:0]p_reg_reg_i_1__14_0;
  input p_reg_reg_i_1__14_1;
  input [7:0]p_reg_reg_i_1__14_2;
  input p_reg_reg_i_1__14_3;
  input [7:0]p_reg_reg_i_1__14_4;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]grp_fu_2113_p0;
  wire icmp_ln215_7_reg_2851;
  wire or_ln215_3_reg_2870;
  wire p_reg_reg_i_10__6_n_4;
  wire p_reg_reg_i_11__6_n_4;
  wire p_reg_reg_i_12__5_n_4;
  wire p_reg_reg_i_13__5_n_4;
  wire p_reg_reg_i_14__5_n_4;
  wire p_reg_reg_i_15__5_n_4;
  wire p_reg_reg_i_16__5_n_4;
  wire [7:0]p_reg_reg_i_1__14_0;
  wire p_reg_reg_i_1__14_1;
  wire [7:0]p_reg_reg_i_1__14_2;
  wire p_reg_reg_i_1__14_3;
  wire [7:0]p_reg_reg_i_1__14_4;
  wire p_reg_reg_i_9__6_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2113_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_10__6
       (.I0(p_reg_reg_i_1__14_0[6]),
        .I1(p_reg_reg_i_1__14_1),
        .I2(p_reg_reg_i_1__14_2[6]),
        .I3(p_reg_reg_i_1__14_3),
        .I4(p_reg_reg_i_1__14_4[6]),
        .O(p_reg_reg_i_10__6_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_11__6
       (.I0(p_reg_reg_i_1__14_0[5]),
        .I1(p_reg_reg_i_1__14_1),
        .I2(p_reg_reg_i_1__14_2[5]),
        .I3(p_reg_reg_i_1__14_3),
        .I4(p_reg_reg_i_1__14_4[5]),
        .O(p_reg_reg_i_11__6_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_12__5
       (.I0(p_reg_reg_i_1__14_0[4]),
        .I1(p_reg_reg_i_1__14_1),
        .I2(p_reg_reg_i_1__14_2[4]),
        .I3(p_reg_reg_i_1__14_3),
        .I4(p_reg_reg_i_1__14_4[4]),
        .O(p_reg_reg_i_12__5_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_13__5
       (.I0(p_reg_reg_i_1__14_0[3]),
        .I1(p_reg_reg_i_1__14_1),
        .I2(p_reg_reg_i_1__14_2[3]),
        .I3(p_reg_reg_i_1__14_3),
        .I4(p_reg_reg_i_1__14_4[3]),
        .O(p_reg_reg_i_13__5_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_14__5
       (.I0(p_reg_reg_i_1__14_0[2]),
        .I1(p_reg_reg_i_1__14_1),
        .I2(p_reg_reg_i_1__14_2[2]),
        .I3(p_reg_reg_i_1__14_3),
        .I4(p_reg_reg_i_1__14_4[2]),
        .O(p_reg_reg_i_14__5_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_15__5
       (.I0(p_reg_reg_i_1__14_0[1]),
        .I1(p_reg_reg_i_1__14_1),
        .I2(p_reg_reg_i_1__14_2[1]),
        .I3(p_reg_reg_i_1__14_3),
        .I4(p_reg_reg_i_1__14_4[1]),
        .O(p_reg_reg_i_15__5_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_16__5
       (.I0(p_reg_reg_i_1__14_0[0]),
        .I1(p_reg_reg_i_1__14_1),
        .I2(p_reg_reg_i_1__14_2[0]),
        .I3(p_reg_reg_i_1__14_3),
        .I4(p_reg_reg_i_1__14_4[0]),
        .O(p_reg_reg_i_16__5_n_4));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_1__14
       (.I0(Q[7]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[7]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_9__6_n_4),
        .O(grp_fu_2113_p0[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_2__14
       (.I0(Q[6]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[6]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_10__6_n_4),
        .O(grp_fu_2113_p0[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_3__11
       (.I0(Q[5]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[5]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_11__6_n_4),
        .O(grp_fu_2113_p0[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_4__11
       (.I0(Q[4]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[4]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_12__5_n_4),
        .O(grp_fu_2113_p0[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_5__11
       (.I0(Q[3]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[3]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_13__5_n_4),
        .O(grp_fu_2113_p0[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_6__11
       (.I0(Q[2]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[2]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_14__5_n_4),
        .O(grp_fu_2113_p0[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_7__11
       (.I0(Q[1]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[1]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_15__5_n_4),
        .O(grp_fu_2113_p0[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_8__11
       (.I0(Q[0]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[0]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_16__5_n_4),
        .O(grp_fu_2113_p0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_9__6
       (.I0(p_reg_reg_i_1__14_0[7]),
        .I1(p_reg_reg_i_1__14_1),
        .I2(p_reg_reg_i_1__14_2[7]),
        .I3(p_reg_reg_i_1__14_3),
        .I4(p_reg_reg_i_1__14_4[7]),
        .O(p_reg_reg_i_9__6_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_91
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    p_reg_reg_i_1__12_0,
    p_reg_reg_i_1__12_1,
    p_reg_reg_i_1__12_2,
    p_reg_reg_i_1__12_3,
    p_reg_reg_i_1__12_4);
  output [24:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input [7:0]DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [7:0]p_reg_reg_i_1__12_0;
  input p_reg_reg_i_1__12_1;
  input [7:0]p_reg_reg_i_1__12_2;
  input p_reg_reg_i_1__12_3;
  input [7:0]p_reg_reg_i_1__12_4;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]grp_fu_2104_p0;
  wire p_reg_reg_i_10__4_n_4;
  wire p_reg_reg_i_11__4_n_4;
  wire p_reg_reg_i_12__3_n_4;
  wire p_reg_reg_i_13__3_n_4;
  wire p_reg_reg_i_14__3_n_4;
  wire p_reg_reg_i_15__3_n_4;
  wire p_reg_reg_i_16__3_n_4;
  wire [7:0]p_reg_reg_i_1__12_0;
  wire p_reg_reg_i_1__12_1;
  wire [7:0]p_reg_reg_i_1__12_2;
  wire p_reg_reg_i_1__12_3;
  wire [7:0]p_reg_reg_i_1__12_4;
  wire p_reg_reg_i_9__4_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2104_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_10__4
       (.I0(p_reg_reg_i_1__12_0[6]),
        .I1(p_reg_reg_i_1__12_1),
        .I2(p_reg_reg_i_1__12_2[6]),
        .I3(p_reg_reg_i_1__12_3),
        .I4(p_reg_reg_i_1__12_4[6]),
        .O(p_reg_reg_i_10__4_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_11__4
       (.I0(p_reg_reg_i_1__12_0[5]),
        .I1(p_reg_reg_i_1__12_1),
        .I2(p_reg_reg_i_1__12_2[5]),
        .I3(p_reg_reg_i_1__12_3),
        .I4(p_reg_reg_i_1__12_4[5]),
        .O(p_reg_reg_i_11__4_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_12__3
       (.I0(p_reg_reg_i_1__12_0[4]),
        .I1(p_reg_reg_i_1__12_1),
        .I2(p_reg_reg_i_1__12_2[4]),
        .I3(p_reg_reg_i_1__12_3),
        .I4(p_reg_reg_i_1__12_4[4]),
        .O(p_reg_reg_i_12__3_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_13__3
       (.I0(p_reg_reg_i_1__12_0[3]),
        .I1(p_reg_reg_i_1__12_1),
        .I2(p_reg_reg_i_1__12_2[3]),
        .I3(p_reg_reg_i_1__12_3),
        .I4(p_reg_reg_i_1__12_4[3]),
        .O(p_reg_reg_i_13__3_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_14__3
       (.I0(p_reg_reg_i_1__12_0[2]),
        .I1(p_reg_reg_i_1__12_1),
        .I2(p_reg_reg_i_1__12_2[2]),
        .I3(p_reg_reg_i_1__12_3),
        .I4(p_reg_reg_i_1__12_4[2]),
        .O(p_reg_reg_i_14__3_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_15__3
       (.I0(p_reg_reg_i_1__12_0[1]),
        .I1(p_reg_reg_i_1__12_1),
        .I2(p_reg_reg_i_1__12_2[1]),
        .I3(p_reg_reg_i_1__12_3),
        .I4(p_reg_reg_i_1__12_4[1]),
        .O(p_reg_reg_i_15__3_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_16__3
       (.I0(p_reg_reg_i_1__12_0[0]),
        .I1(p_reg_reg_i_1__12_1),
        .I2(p_reg_reg_i_1__12_2[0]),
        .I3(p_reg_reg_i_1__12_3),
        .I4(p_reg_reg_i_1__12_4[0]),
        .O(p_reg_reg_i_16__3_n_4));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_1__12
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[7]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_9__4_n_4),
        .O(grp_fu_2104_p0[7]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_2__12
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[6]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_10__4_n_4),
        .O(grp_fu_2104_p0[6]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_3__9
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[5]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_11__4_n_4),
        .O(grp_fu_2104_p0[5]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_4__9
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[4]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_12__3_n_4),
        .O(grp_fu_2104_p0[4]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_5__9
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[3]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_13__3_n_4),
        .O(grp_fu_2104_p0[3]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_6__9
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[2]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_14__3_n_4),
        .O(grp_fu_2104_p0[2]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_7__9
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_15__3_n_4),
        .O(grp_fu_2104_p0[1]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_8__9
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[0]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_16__3_n_4),
        .O(grp_fu_2104_p0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_9__4
       (.I0(p_reg_reg_i_1__12_0[7]),
        .I1(p_reg_reg_i_1__12_1),
        .I2(p_reg_reg_i_1__12_2[7]),
        .I3(p_reg_reg_i_1__12_3),
        .I4(p_reg_reg_i_1__12_4[7]),
        .O(p_reg_reg_i_9__4_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_92
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    p_reg_reg_i_1__10_0,
    p_reg_reg_i_1__10_1,
    p_reg_reg_i_1__10_2,
    p_reg_reg_i_1__10_3,
    p_reg_reg_i_1__10_4);
  output [24:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input [7:0]DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [7:0]p_reg_reg_i_1__10_0;
  input p_reg_reg_i_1__10_1;
  input [7:0]p_reg_reg_i_1__10_2;
  input p_reg_reg_i_1__10_3;
  input [7:0]p_reg_reg_i_1__10_4;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]grp_fu_2095_p0;
  wire p_reg_reg_i_10__2_n_4;
  wire p_reg_reg_i_11__2_n_4;
  wire p_reg_reg_i_12__1_n_4;
  wire p_reg_reg_i_13__1_n_4;
  wire p_reg_reg_i_14__1_n_4;
  wire p_reg_reg_i_15__1_n_4;
  wire p_reg_reg_i_16__1_n_4;
  wire [7:0]p_reg_reg_i_1__10_0;
  wire p_reg_reg_i_1__10_1;
  wire [7:0]p_reg_reg_i_1__10_2;
  wire p_reg_reg_i_1__10_3;
  wire [7:0]p_reg_reg_i_1__10_4;
  wire p_reg_reg_i_9__2_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2095_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_10__2
       (.I0(p_reg_reg_i_1__10_0[6]),
        .I1(p_reg_reg_i_1__10_1),
        .I2(p_reg_reg_i_1__10_2[6]),
        .I3(p_reg_reg_i_1__10_3),
        .I4(p_reg_reg_i_1__10_4[6]),
        .O(p_reg_reg_i_10__2_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_11__2
       (.I0(p_reg_reg_i_1__10_0[5]),
        .I1(p_reg_reg_i_1__10_1),
        .I2(p_reg_reg_i_1__10_2[5]),
        .I3(p_reg_reg_i_1__10_3),
        .I4(p_reg_reg_i_1__10_4[5]),
        .O(p_reg_reg_i_11__2_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_12__1
       (.I0(p_reg_reg_i_1__10_0[4]),
        .I1(p_reg_reg_i_1__10_1),
        .I2(p_reg_reg_i_1__10_2[4]),
        .I3(p_reg_reg_i_1__10_3),
        .I4(p_reg_reg_i_1__10_4[4]),
        .O(p_reg_reg_i_12__1_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_13__1
       (.I0(p_reg_reg_i_1__10_0[3]),
        .I1(p_reg_reg_i_1__10_1),
        .I2(p_reg_reg_i_1__10_2[3]),
        .I3(p_reg_reg_i_1__10_3),
        .I4(p_reg_reg_i_1__10_4[3]),
        .O(p_reg_reg_i_13__1_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_14__1
       (.I0(p_reg_reg_i_1__10_0[2]),
        .I1(p_reg_reg_i_1__10_1),
        .I2(p_reg_reg_i_1__10_2[2]),
        .I3(p_reg_reg_i_1__10_3),
        .I4(p_reg_reg_i_1__10_4[2]),
        .O(p_reg_reg_i_14__1_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_15__1
       (.I0(p_reg_reg_i_1__10_0[1]),
        .I1(p_reg_reg_i_1__10_1),
        .I2(p_reg_reg_i_1__10_2[1]),
        .I3(p_reg_reg_i_1__10_3),
        .I4(p_reg_reg_i_1__10_4[1]),
        .O(p_reg_reg_i_15__1_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_16__1
       (.I0(p_reg_reg_i_1__10_0[0]),
        .I1(p_reg_reg_i_1__10_1),
        .I2(p_reg_reg_i_1__10_2[0]),
        .I3(p_reg_reg_i_1__10_3),
        .I4(p_reg_reg_i_1__10_4[0]),
        .O(p_reg_reg_i_16__1_n_4));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_1__10
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[7]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_9__2_n_4),
        .O(grp_fu_2095_p0[7]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_2__10
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[6]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_10__2_n_4),
        .O(grp_fu_2095_p0[6]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_3__7
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[5]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_11__2_n_4),
        .O(grp_fu_2095_p0[5]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_4__7
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[4]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_12__1_n_4),
        .O(grp_fu_2095_p0[4]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_5__7
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[3]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_13__1_n_4),
        .O(grp_fu_2095_p0[3]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_6__7
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[2]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_14__1_n_4),
        .O(grp_fu_2095_p0[2]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_7__7
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_15__1_n_4),
        .O(grp_fu_2095_p0[1]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_8__7
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[0]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_16__1_n_4),
        .O(grp_fu_2095_p0[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_9__2
       (.I0(p_reg_reg_i_1__10_0[7]),
        .I1(p_reg_reg_i_1__10_1),
        .I2(p_reg_reg_i_1__10_2[7]),
        .I3(p_reg_reg_i_1__10_3),
        .I4(p_reg_reg_i_1__10_4[7]),
        .O(p_reg_reg_i_9__2_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_93
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    DSP_ALU_INST_0,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    p_reg_reg_i_2__8_0,
    p_reg_reg_i_2__8_1,
    p_reg_reg_i_2__8_2,
    p_reg_reg_i_2__8_3,
    p_reg_reg_i_2__8_4);
  output [24:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [23:0]DSP_ALU_INST_0;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input [7:0]DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [7:0]p_reg_reg_i_2__8_0;
  input p_reg_reg_i_2__8_1;
  input [7:0]p_reg_reg_i_2__8_2;
  input p_reg_reg_i_2__8_3;
  input [7:0]p_reg_reg_i_2__8_4;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [23:0]DSP_ALU_INST_0;
  wire DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [24:0]P;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]grp_fu_2086_p0;
  wire p_reg_reg_i_11__0_n_4;
  wire p_reg_reg_i_12_n_4;
  wire p_reg_reg_i_13_n_4;
  wire p_reg_reg_i_14_n_4;
  wire p_reg_reg_i_15_n_4;
  wire p_reg_reg_i_16_n_4;
  wire p_reg_reg_i_17_n_4;
  wire p_reg_reg_i_18_n_4;
  wire [7:0]p_reg_reg_i_2__8_0;
  wire p_reg_reg_i_2__8_1;
  wire [7:0]p_reg_reg_i_2__8_2;
  wire p_reg_reg_i_2__8_3;
  wire [7:0]p_reg_reg_i_2__8_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,grp_fu_2086_p0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0[23],DSP_ALU_INST_0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_11__0
       (.I0(p_reg_reg_i_2__8_0[7]),
        .I1(p_reg_reg_i_2__8_1),
        .I2(p_reg_reg_i_2__8_2[7]),
        .I3(p_reg_reg_i_2__8_3),
        .I4(p_reg_reg_i_2__8_4[7]),
        .O(p_reg_reg_i_11__0_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_12
       (.I0(p_reg_reg_i_2__8_0[6]),
        .I1(p_reg_reg_i_2__8_1),
        .I2(p_reg_reg_i_2__8_2[6]),
        .I3(p_reg_reg_i_2__8_3),
        .I4(p_reg_reg_i_2__8_4[6]),
        .O(p_reg_reg_i_12_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_13
       (.I0(p_reg_reg_i_2__8_0[5]),
        .I1(p_reg_reg_i_2__8_1),
        .I2(p_reg_reg_i_2__8_2[5]),
        .I3(p_reg_reg_i_2__8_3),
        .I4(p_reg_reg_i_2__8_4[5]),
        .O(p_reg_reg_i_13_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_14
       (.I0(p_reg_reg_i_2__8_0[4]),
        .I1(p_reg_reg_i_2__8_1),
        .I2(p_reg_reg_i_2__8_2[4]),
        .I3(p_reg_reg_i_2__8_3),
        .I4(p_reg_reg_i_2__8_4[4]),
        .O(p_reg_reg_i_14_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_15
       (.I0(p_reg_reg_i_2__8_0[3]),
        .I1(p_reg_reg_i_2__8_1),
        .I2(p_reg_reg_i_2__8_2[3]),
        .I3(p_reg_reg_i_2__8_3),
        .I4(p_reg_reg_i_2__8_4[3]),
        .O(p_reg_reg_i_15_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_16
       (.I0(p_reg_reg_i_2__8_0[2]),
        .I1(p_reg_reg_i_2__8_1),
        .I2(p_reg_reg_i_2__8_2[2]),
        .I3(p_reg_reg_i_2__8_3),
        .I4(p_reg_reg_i_2__8_4[2]),
        .O(p_reg_reg_i_16_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_17
       (.I0(p_reg_reg_i_2__8_0[1]),
        .I1(p_reg_reg_i_2__8_1),
        .I2(p_reg_reg_i_2__8_2[1]),
        .I3(p_reg_reg_i_2__8_3),
        .I4(p_reg_reg_i_2__8_4[1]),
        .O(p_reg_reg_i_17_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_18
       (.I0(p_reg_reg_i_2__8_0[0]),
        .I1(p_reg_reg_i_2__8_1),
        .I2(p_reg_reg_i_2__8_2[0]),
        .I3(p_reg_reg_i_2__8_3),
        .I4(p_reg_reg_i_2__8_4[0]),
        .O(p_reg_reg_i_18_n_4));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_2__8
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[7]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_11__0_n_4),
        .O(grp_fu_2086_p0[7]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_3__5
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[6]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_12_n_4),
        .O(grp_fu_2086_p0[6]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_4__5
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[5]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_13_n_4),
        .O(grp_fu_2086_p0[5]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_5__5
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[4]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_14_n_4),
        .O(grp_fu_2086_p0[4]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_6__5
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[3]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_15_n_4),
        .O(grp_fu_2086_p0[3]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_7__5
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[2]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_16_n_4),
        .O(grp_fu_2086_p0[2]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_8__5
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_17_n_4),
        .O(grp_fu_2086_p0[1]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_9__0
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[0]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_18_n_4),
        .O(grp_fu_2086_p0[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    P,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    p_reg_reg_i_2__9,
    p_reg_reg_i_2__9_0,
    p_reg_reg_i_2__9_1,
    p_reg_reg_i_2__9_2,
    p_reg_reg_i_2__9_3);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input [7:0]DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [7:0]p_reg_reg_i_2__9;
  input p_reg_reg_i_2__9_0;
  input [7:0]p_reg_reg_i_2__9_1;
  input p_reg_reg_i_2__9_2;
  input [7:0]p_reg_reg_i_2__9_3;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]p_reg_reg_i_2__9;
  wire p_reg_reg_i_2__9_0;
  wire [7:0]p_reg_reg_i_2__9_1;
  wire p_reg_reg_i_2__9_2;
  wire [7:0]p_reg_reg_i_2__9_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_88 bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_i_2__9_0(p_reg_reg_i_2__9),
        .p_reg_reg_i_2__9_1(p_reg_reg_i_2__9_0),
        .p_reg_reg_i_2__9_2(p_reg_reg_i_2__9_1),
        .p_reg_reg_i_2__9_3(p_reg_reg_i_2__9_2),
        .p_reg_reg_i_2__9_4(p_reg_reg_i_2__9_3));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_49
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    P,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    p_reg_reg_i_1__11,
    p_reg_reg_i_1__11_0,
    p_reg_reg_i_1__11_1,
    p_reg_reg_i_1__11_2,
    p_reg_reg_i_1__11_3);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input [7:0]DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [7:0]p_reg_reg_i_1__11;
  input p_reg_reg_i_1__11_0;
  input [7:0]p_reg_reg_i_1__11_1;
  input p_reg_reg_i_1__11_2;
  input [7:0]p_reg_reg_i_1__11_3;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]p_reg_reg_i_1__11;
  wire p_reg_reg_i_1__11_0;
  wire [7:0]p_reg_reg_i_1__11_1;
  wire p_reg_reg_i_1__11_2;
  wire [7:0]p_reg_reg_i_1__11_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_87 bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_i_1__11_0(p_reg_reg_i_1__11),
        .p_reg_reg_i_1__11_1(p_reg_reg_i_1__11_0),
        .p_reg_reg_i_1__11_2(p_reg_reg_i_1__11_1),
        .p_reg_reg_i_1__11_3(p_reg_reg_i_1__11_2),
        .p_reg_reg_i_1__11_4(p_reg_reg_i_1__11_3));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_50
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    P,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    p_reg_reg_i_1__13,
    p_reg_reg_i_1__13_0,
    p_reg_reg_i_1__13_1,
    p_reg_reg_i_1__13_2,
    p_reg_reg_i_1__13_3);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input [7:0]DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [7:0]p_reg_reg_i_1__13;
  input p_reg_reg_i_1__13_0;
  input [7:0]p_reg_reg_i_1__13_1;
  input p_reg_reg_i_1__13_2;
  input [7:0]p_reg_reg_i_1__13_3;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]p_reg_reg_i_1__13;
  wire p_reg_reg_i_1__13_0;
  wire [7:0]p_reg_reg_i_1__13_1;
  wire p_reg_reg_i_1__13_2;
  wire [7:0]p_reg_reg_i_1__13_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_86 bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .DSP_A_B_DATA_INST_1(DSP_A_B_DATA_INST_1),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg_reg_i_1__13_0(p_reg_reg_i_1__13),
        .p_reg_reg_i_1__13_1(p_reg_reg_i_1__13_0),
        .p_reg_reg_i_1__13_2(p_reg_reg_i_1__13_1),
        .p_reg_reg_i_1__13_3(p_reg_reg_i_1__13_2),
        .p_reg_reg_i_1__13_4(p_reg_reg_i_1__13_3));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_51
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    P,
    Q,
    icmp_ln215_7_reg_2851,
    DSP_A_B_DATA_INST,
    or_ln215_3_reg_2870,
    p_reg_reg_i_1__15,
    p_reg_reg_i_1__15_0,
    p_reg_reg_i_1__15_1,
    p_reg_reg_i_1__15_2,
    p_reg_reg_i_1__15_3);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input [7:0]Q;
  input icmp_ln215_7_reg_2851;
  input [7:0]DSP_A_B_DATA_INST;
  input or_ln215_3_reg_2870;
  input [7:0]p_reg_reg_i_1__15;
  input p_reg_reg_i_1__15_0;
  input [7:0]p_reg_reg_i_1__15_1;
  input p_reg_reg_i_1__15_2;
  input [7:0]p_reg_reg_i_1__15_3;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln215_7_reg_2851;
  wire or_ln215_3_reg_2870;
  wire [7:0]p_reg_reg_i_1__15;
  wire p_reg_reg_i_1__15_0;
  wire [7:0]p_reg_reg_i_1__15_1;
  wire p_reg_reg_i_1__15_2;
  wire [7:0]p_reg_reg_i_1__15_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_85 bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln215_7_reg_2851(icmp_ln215_7_reg_2851),
        .or_ln215_3_reg_2870(or_ln215_3_reg_2870),
        .p_reg_reg_i_1__15_0(p_reg_reg_i_1__15),
        .p_reg_reg_i_1__15_1(p_reg_reg_i_1__15_0),
        .p_reg_reg_i_1__15_2(p_reg_reg_i_1__15_1),
        .p_reg_reg_i_1__15_3(p_reg_reg_i_1__15_2),
        .p_reg_reg_i_1__15_4(p_reg_reg_i_1__15_3));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_52
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    P,
    Q,
    icmp_ln215_7_reg_2851,
    DSP_A_B_DATA_INST,
    or_ln215_3_reg_2870,
    p_reg_reg_i_1__17,
    p_reg_reg_i_1__17_0,
    p_reg_reg_i_1__17_1,
    p_reg_reg_i_1__17_2,
    p_reg_reg_i_1__17_3);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input [7:0]Q;
  input icmp_ln215_7_reg_2851;
  input [7:0]DSP_A_B_DATA_INST;
  input or_ln215_3_reg_2870;
  input [7:0]p_reg_reg_i_1__17;
  input p_reg_reg_i_1__17_0;
  input [7:0]p_reg_reg_i_1__17_1;
  input p_reg_reg_i_1__17_2;
  input [7:0]p_reg_reg_i_1__17_3;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln215_7_reg_2851;
  wire or_ln215_3_reg_2870;
  wire [7:0]p_reg_reg_i_1__17;
  wire p_reg_reg_i_1__17_0;
  wire [7:0]p_reg_reg_i_1__17_1;
  wire p_reg_reg_i_1__17_2;
  wire [7:0]p_reg_reg_i_1__17_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_84 bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .icmp_ln215_7_reg_2851(icmp_ln215_7_reg_2851),
        .or_ln215_3_reg_2870(or_ln215_3_reg_2870),
        .p_reg_reg_i_1__17_0(p_reg_reg_i_1__17),
        .p_reg_reg_i_1__17_1(p_reg_reg_i_1__17_0),
        .p_reg_reg_i_1__17_2(p_reg_reg_i_1__17_1),
        .p_reg_reg_i_1__17_3(p_reg_reg_i_1__17_2),
        .p_reg_reg_i_1__17_4(p_reg_reg_i_1__17_3));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_53
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    P,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter2_0,
    Q,
    ap_block_pp1_stage0_subdone,
    ap_enable_reg_pp1_iter8,
    icmp_ln696_reg_2745_pp1_iter7_reg,
    icmp_ln636_reg_2741_pp1_iter7_reg,
    icmp_ln636_reg_2741_pp1_iter8_reg,
    icmp_ln696_reg_2745_pp1_iter8_reg,
    ap_enable_reg_pp1_iter9,
    DSP_A_B_DATA_INST,
    icmp_ln215_7_reg_2851,
    DSP_A_B_DATA_INST_0,
    or_ln215_3_reg_2870,
    p_reg_reg_i_1__19,
    p_reg_reg_i_1__19_0,
    p_reg_reg_i_1__19_1,
    p_reg_reg_i_1__19_2,
    p_reg_reg_i_1__19_3);
  output [47:0]PCOUT;
  output CEA1;
  output CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter2_0;
  input [0:0]Q;
  input ap_block_pp1_stage0_subdone;
  input ap_enable_reg_pp1_iter8;
  input icmp_ln696_reg_2745_pp1_iter7_reg;
  input icmp_ln636_reg_2741_pp1_iter7_reg;
  input icmp_ln636_reg_2741_pp1_iter8_reg;
  input icmp_ln696_reg_2745_pp1_iter8_reg;
  input ap_enable_reg_pp1_iter9;
  input [7:0]DSP_A_B_DATA_INST;
  input icmp_ln215_7_reg_2851;
  input [7:0]DSP_A_B_DATA_INST_0;
  input or_ln215_3_reg_2870;
  input [7:0]p_reg_reg_i_1__19;
  input p_reg_reg_i_1__19_0;
  input [7:0]p_reg_reg_i_1__19_1;
  input p_reg_reg_i_1__19_2;
  input [7:0]p_reg_reg_i_1__19_3;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_0;
  wire ap_enable_reg_pp1_iter8;
  wire ap_enable_reg_pp1_iter9;
  wire icmp_ln215_7_reg_2851;
  wire icmp_ln636_reg_2741_pp1_iter7_reg;
  wire icmp_ln636_reg_2741_pp1_iter8_reg;
  wire icmp_ln696_reg_2745_pp1_iter7_reg;
  wire icmp_ln696_reg_2745_pp1_iter8_reg;
  wire or_ln215_3_reg_2870;
  wire [7:0]p_reg_reg_i_1__19;
  wire p_reg_reg_i_1__19_0;
  wire [7:0]p_reg_reg_i_1__19_1;
  wire p_reg_reg_i_1__19_2;
  wire [7:0]p_reg_reg_i_1__19_3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2 bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U
       (.CEA2(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .DSP_A_B_DATA_INST(DSP_A_B_DATA_INST),
        .DSP_A_B_DATA_INST_0(DSP_A_B_DATA_INST_0),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_block_pp1_stage0_subdone(ap_block_pp1_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_0(ap_enable_reg_pp0_iter2_0),
        .ap_enable_reg_pp1_iter8(ap_enable_reg_pp1_iter8),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .icmp_ln215_7_reg_2851(icmp_ln215_7_reg_2851),
        .icmp_ln636_reg_2741_pp1_iter7_reg(icmp_ln636_reg_2741_pp1_iter7_reg),
        .icmp_ln636_reg_2741_pp1_iter8_reg(icmp_ln636_reg_2741_pp1_iter8_reg),
        .icmp_ln696_reg_2745_pp1_iter7_reg(icmp_ln696_reg_2745_pp1_iter7_reg),
        .icmp_ln696_reg_2745_pp1_iter8_reg(icmp_ln696_reg_2745_pp1_iter8_reg),
        .or_ln215_3_reg_2870(or_ln215_3_reg_2870),
        .p_reg_reg_i_1__19_0(p_reg_reg_i_1__19),
        .p_reg_reg_i_1__19_1(p_reg_reg_i_1__19_0),
        .p_reg_reg_i_1__19_2(p_reg_reg_i_1__19_1),
        .p_reg_reg_i_1__19_3(p_reg_reg_i_1__19_2),
        .p_reg_reg_i_1__19_4(p_reg_reg_i_1__19_3));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2
   (PCOUT,
    CEA2,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    P,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter2_0,
    Q,
    ap_block_pp1_stage0_subdone,
    ap_enable_reg_pp1_iter8,
    icmp_ln696_reg_2745_pp1_iter7_reg,
    icmp_ln636_reg_2741_pp1_iter7_reg,
    icmp_ln636_reg_2741_pp1_iter8_reg,
    icmp_ln696_reg_2745_pp1_iter8_reg,
    ap_enable_reg_pp1_iter9,
    DSP_A_B_DATA_INST,
    icmp_ln215_7_reg_2851,
    DSP_A_B_DATA_INST_0,
    or_ln215_3_reg_2870,
    p_reg_reg_i_1__19_0,
    p_reg_reg_i_1__19_1,
    p_reg_reg_i_1__19_2,
    p_reg_reg_i_1__19_3,
    p_reg_reg_i_1__19_4);
  output [47:0]PCOUT;
  output CEA2;
  output CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter2_0;
  input [0:0]Q;
  input ap_block_pp1_stage0_subdone;
  input ap_enable_reg_pp1_iter8;
  input icmp_ln696_reg_2745_pp1_iter7_reg;
  input icmp_ln636_reg_2741_pp1_iter7_reg;
  input icmp_ln636_reg_2741_pp1_iter8_reg;
  input icmp_ln696_reg_2745_pp1_iter8_reg;
  input ap_enable_reg_pp1_iter9;
  input [7:0]DSP_A_B_DATA_INST;
  input icmp_ln215_7_reg_2851;
  input [7:0]DSP_A_B_DATA_INST_0;
  input or_ln215_3_reg_2870;
  input [7:0]p_reg_reg_i_1__19_0;
  input p_reg_reg_i_1__19_1;
  input [7:0]p_reg_reg_i_1__19_2;
  input p_reg_reg_i_1__19_3;
  input [7:0]p_reg_reg_i_1__19_4;

  wire CEA2;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [0:0]Q;
  wire ap_block_pp1_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_0;
  wire ap_enable_reg_pp1_iter8;
  wire ap_enable_reg_pp1_iter9;
  wire icmp_ln215_7_reg_2851;
  wire icmp_ln636_reg_2741_pp1_iter7_reg;
  wire icmp_ln636_reg_2741_pp1_iter8_reg;
  wire icmp_ln696_reg_2745_pp1_iter7_reg;
  wire icmp_ln696_reg_2745_pp1_iter8_reg;
  wire or_ln215_3_reg_2870;
  wire p_reg_reg_i_10__11_n_4;
  wire p_reg_reg_i_10__1_n_4;
  wire p_reg_reg_i_11__11_n_4;
  wire p_reg_reg_i_12__10_n_4;
  wire p_reg_reg_i_13__10_n_4;
  wire p_reg_reg_i_14__10_n_4;
  wire p_reg_reg_i_15__10_n_4;
  wire p_reg_reg_i_16__10_n_4;
  wire [7:0]p_reg_reg_i_1__19_0;
  wire p_reg_reg_i_1__19_1;
  wire [7:0]p_reg_reg_i_1__19_2;
  wire p_reg_reg_i_1__19_3;
  wire [7:0]p_reg_reg_i_1__19_4;
  wire p_reg_reg_i_9__11_n_4;
  wire [7:0]select_ln215_107_fu_1405_p3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \p_read_3_reg_2365[1]_i_1 
       (.I0(Q),
        .I1(ap_block_pp1_stage0_subdone),
        .O(CEA2));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln215_107_fu_1405_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA2),
        .CEA2(CEA2),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA2),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA2),
        .CEP(CEA2),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    p_reg_reg_i_10__1
       (.I0(ap_enable_reg_pp1_iter8),
        .I1(icmp_ln696_reg_2745_pp1_iter7_reg),
        .I2(icmp_ln636_reg_2741_pp1_iter7_reg),
        .I3(icmp_ln636_reg_2741_pp1_iter8_reg),
        .I4(icmp_ln696_reg_2745_pp1_iter8_reg),
        .I5(ap_enable_reg_pp1_iter9),
        .O(p_reg_reg_i_10__1_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_10__11
       (.I0(p_reg_reg_i_1__19_0[6]),
        .I1(p_reg_reg_i_1__19_1),
        .I2(p_reg_reg_i_1__19_2[6]),
        .I3(p_reg_reg_i_1__19_3),
        .I4(p_reg_reg_i_1__19_4[6]),
        .O(p_reg_reg_i_10__11_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_11__11
       (.I0(p_reg_reg_i_1__19_0[5]),
        .I1(p_reg_reg_i_1__19_1),
        .I2(p_reg_reg_i_1__19_2[5]),
        .I3(p_reg_reg_i_1__19_3),
        .I4(p_reg_reg_i_1__19_4[5]),
        .O(p_reg_reg_i_11__11_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_12__10
       (.I0(p_reg_reg_i_1__19_0[4]),
        .I1(p_reg_reg_i_1__19_1),
        .I2(p_reg_reg_i_1__19_2[4]),
        .I3(p_reg_reg_i_1__19_3),
        .I4(p_reg_reg_i_1__19_4[4]),
        .O(p_reg_reg_i_12__10_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_13__10
       (.I0(p_reg_reg_i_1__19_0[3]),
        .I1(p_reg_reg_i_1__19_1),
        .I2(p_reg_reg_i_1__19_2[3]),
        .I3(p_reg_reg_i_1__19_3),
        .I4(p_reg_reg_i_1__19_4[3]),
        .O(p_reg_reg_i_13__10_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_14__10
       (.I0(p_reg_reg_i_1__19_0[2]),
        .I1(p_reg_reg_i_1__19_1),
        .I2(p_reg_reg_i_1__19_2[2]),
        .I3(p_reg_reg_i_1__19_3),
        .I4(p_reg_reg_i_1__19_4[2]),
        .O(p_reg_reg_i_14__10_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_15__10
       (.I0(p_reg_reg_i_1__19_0[1]),
        .I1(p_reg_reg_i_1__19_1),
        .I2(p_reg_reg_i_1__19_2[1]),
        .I3(p_reg_reg_i_1__19_3),
        .I4(p_reg_reg_i_1__19_4[1]),
        .O(p_reg_reg_i_15__10_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_16__10
       (.I0(p_reg_reg_i_1__19_0[0]),
        .I1(p_reg_reg_i_1__19_1),
        .I2(p_reg_reg_i_1__19_2[0]),
        .I3(p_reg_reg_i_1__19_3),
        .I4(p_reg_reg_i_1__19_4[0]),
        .O(p_reg_reg_i_16__10_n_4));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_1__19
       (.I0(DSP_A_B_DATA_INST[7]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST_0[7]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_9__11_n_4),
        .O(select_ln215_107_fu_1405_p3[7]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    p_reg_reg_i_1__4
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter2_0),
        .I2(p_reg_reg_i_10__1_n_4),
        .I3(CEA2),
        .O(CEB1));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_2__19
       (.I0(DSP_A_B_DATA_INST[6]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST_0[6]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_10__11_n_4),
        .O(select_ln215_107_fu_1405_p3[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_3__16
       (.I0(DSP_A_B_DATA_INST[5]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST_0[5]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_11__11_n_4),
        .O(select_ln215_107_fu_1405_p3[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_4__16
       (.I0(DSP_A_B_DATA_INST[4]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST_0[4]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_12__10_n_4),
        .O(select_ln215_107_fu_1405_p3[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_5__16
       (.I0(DSP_A_B_DATA_INST[3]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST_0[3]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_13__10_n_4),
        .O(select_ln215_107_fu_1405_p3[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_6__16
       (.I0(DSP_A_B_DATA_INST[2]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST_0[2]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_14__10_n_4),
        .O(select_ln215_107_fu_1405_p3[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_7__16
       (.I0(DSP_A_B_DATA_INST[1]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_15__10_n_4),
        .O(select_ln215_107_fu_1405_p3[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_8__16
       (.I0(DSP_A_B_DATA_INST[0]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST_0[0]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_16__10_n_4),
        .O(select_ln215_107_fu_1405_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_9__11
       (.I0(p_reg_reg_i_1__19_0[7]),
        .I1(p_reg_reg_i_1__19_1),
        .I2(p_reg_reg_i_1__19_2[7]),
        .I3(p_reg_reg_i_1__19_3),
        .I4(p_reg_reg_i_1__19_4[7]),
        .O(p_reg_reg_i_9__11_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_84
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    P,
    Q,
    icmp_ln215_7_reg_2851,
    DSP_A_B_DATA_INST,
    or_ln215_3_reg_2870,
    p_reg_reg_i_1__17_0,
    p_reg_reg_i_1__17_1,
    p_reg_reg_i_1__17_2,
    p_reg_reg_i_1__17_3,
    p_reg_reg_i_1__17_4);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input [7:0]Q;
  input icmp_ln215_7_reg_2851;
  input [7:0]DSP_A_B_DATA_INST;
  input or_ln215_3_reg_2870;
  input [7:0]p_reg_reg_i_1__17_0;
  input p_reg_reg_i_1__17_1;
  input [7:0]p_reg_reg_i_1__17_2;
  input p_reg_reg_i_1__17_3;
  input [7:0]p_reg_reg_i_1__17_4;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln215_7_reg_2851;
  wire or_ln215_3_reg_2870;
  wire p_reg_reg_i_10__9_n_4;
  wire p_reg_reg_i_11__9_n_4;
  wire p_reg_reg_i_12__8_n_4;
  wire p_reg_reg_i_13__8_n_4;
  wire p_reg_reg_i_14__8_n_4;
  wire p_reg_reg_i_15__8_n_4;
  wire p_reg_reg_i_16__8_n_4;
  wire [7:0]p_reg_reg_i_1__17_0;
  wire p_reg_reg_i_1__17_1;
  wire [7:0]p_reg_reg_i_1__17_2;
  wire p_reg_reg_i_1__17_3;
  wire [7:0]p_reg_reg_i_1__17_4;
  wire p_reg_reg_i_9__9_n_4;
  wire [7:0]select_ln215_87_fu_1281_p3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln215_87_fu_1281_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_10__9
       (.I0(p_reg_reg_i_1__17_0[6]),
        .I1(p_reg_reg_i_1__17_1),
        .I2(p_reg_reg_i_1__17_2[6]),
        .I3(p_reg_reg_i_1__17_3),
        .I4(p_reg_reg_i_1__17_4[6]),
        .O(p_reg_reg_i_10__9_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_11__9
       (.I0(p_reg_reg_i_1__17_0[5]),
        .I1(p_reg_reg_i_1__17_1),
        .I2(p_reg_reg_i_1__17_2[5]),
        .I3(p_reg_reg_i_1__17_3),
        .I4(p_reg_reg_i_1__17_4[5]),
        .O(p_reg_reg_i_11__9_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_12__8
       (.I0(p_reg_reg_i_1__17_0[4]),
        .I1(p_reg_reg_i_1__17_1),
        .I2(p_reg_reg_i_1__17_2[4]),
        .I3(p_reg_reg_i_1__17_3),
        .I4(p_reg_reg_i_1__17_4[4]),
        .O(p_reg_reg_i_12__8_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_13__8
       (.I0(p_reg_reg_i_1__17_0[3]),
        .I1(p_reg_reg_i_1__17_1),
        .I2(p_reg_reg_i_1__17_2[3]),
        .I3(p_reg_reg_i_1__17_3),
        .I4(p_reg_reg_i_1__17_4[3]),
        .O(p_reg_reg_i_13__8_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_14__8
       (.I0(p_reg_reg_i_1__17_0[2]),
        .I1(p_reg_reg_i_1__17_1),
        .I2(p_reg_reg_i_1__17_2[2]),
        .I3(p_reg_reg_i_1__17_3),
        .I4(p_reg_reg_i_1__17_4[2]),
        .O(p_reg_reg_i_14__8_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_15__8
       (.I0(p_reg_reg_i_1__17_0[1]),
        .I1(p_reg_reg_i_1__17_1),
        .I2(p_reg_reg_i_1__17_2[1]),
        .I3(p_reg_reg_i_1__17_3),
        .I4(p_reg_reg_i_1__17_4[1]),
        .O(p_reg_reg_i_15__8_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_16__8
       (.I0(p_reg_reg_i_1__17_0[0]),
        .I1(p_reg_reg_i_1__17_1),
        .I2(p_reg_reg_i_1__17_2[0]),
        .I3(p_reg_reg_i_1__17_3),
        .I4(p_reg_reg_i_1__17_4[0]),
        .O(p_reg_reg_i_16__8_n_4));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_1__17
       (.I0(Q[7]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[7]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_9__9_n_4),
        .O(select_ln215_87_fu_1281_p3[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_2__17
       (.I0(Q[6]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[6]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_10__9_n_4),
        .O(select_ln215_87_fu_1281_p3[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_3__14
       (.I0(Q[5]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[5]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_11__9_n_4),
        .O(select_ln215_87_fu_1281_p3[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_4__14
       (.I0(Q[4]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[4]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_12__8_n_4),
        .O(select_ln215_87_fu_1281_p3[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_5__14
       (.I0(Q[3]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[3]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_13__8_n_4),
        .O(select_ln215_87_fu_1281_p3[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_6__14
       (.I0(Q[2]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[2]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_14__8_n_4),
        .O(select_ln215_87_fu_1281_p3[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_7__14
       (.I0(Q[1]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[1]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_15__8_n_4),
        .O(select_ln215_87_fu_1281_p3[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_8__14
       (.I0(Q[0]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[0]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_16__8_n_4),
        .O(select_ln215_87_fu_1281_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_9__9
       (.I0(p_reg_reg_i_1__17_0[7]),
        .I1(p_reg_reg_i_1__17_1),
        .I2(p_reg_reg_i_1__17_2[7]),
        .I3(p_reg_reg_i_1__17_3),
        .I4(p_reg_reg_i_1__17_4[7]),
        .O(p_reg_reg_i_9__9_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_85
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    P,
    Q,
    icmp_ln215_7_reg_2851,
    DSP_A_B_DATA_INST,
    or_ln215_3_reg_2870,
    p_reg_reg_i_1__15_0,
    p_reg_reg_i_1__15_1,
    p_reg_reg_i_1__15_2,
    p_reg_reg_i_1__15_3,
    p_reg_reg_i_1__15_4);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input [7:0]Q;
  input icmp_ln215_7_reg_2851;
  input [7:0]DSP_A_B_DATA_INST;
  input or_ln215_3_reg_2870;
  input [7:0]p_reg_reg_i_1__15_0;
  input p_reg_reg_i_1__15_1;
  input [7:0]p_reg_reg_i_1__15_2;
  input p_reg_reg_i_1__15_3;
  input [7:0]p_reg_reg_i_1__15_4;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [7:0]DSP_A_B_DATA_INST;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire icmp_ln215_7_reg_2851;
  wire or_ln215_3_reg_2870;
  wire p_reg_reg_i_10__7_n_4;
  wire p_reg_reg_i_11__7_n_4;
  wire p_reg_reg_i_12__6_n_4;
  wire p_reg_reg_i_13__6_n_4;
  wire p_reg_reg_i_14__6_n_4;
  wire p_reg_reg_i_15__6_n_4;
  wire p_reg_reg_i_16__6_n_4;
  wire [7:0]p_reg_reg_i_1__15_0;
  wire p_reg_reg_i_1__15_1;
  wire [7:0]p_reg_reg_i_1__15_2;
  wire p_reg_reg_i_1__15_3;
  wire [7:0]p_reg_reg_i_1__15_4;
  wire p_reg_reg_i_9__7_n_4;
  wire [7:0]select_ln215_67_fu_1157_p3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln215_67_fu_1157_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_10__7
       (.I0(p_reg_reg_i_1__15_0[6]),
        .I1(p_reg_reg_i_1__15_1),
        .I2(p_reg_reg_i_1__15_2[6]),
        .I3(p_reg_reg_i_1__15_3),
        .I4(p_reg_reg_i_1__15_4[6]),
        .O(p_reg_reg_i_10__7_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_11__7
       (.I0(p_reg_reg_i_1__15_0[5]),
        .I1(p_reg_reg_i_1__15_1),
        .I2(p_reg_reg_i_1__15_2[5]),
        .I3(p_reg_reg_i_1__15_3),
        .I4(p_reg_reg_i_1__15_4[5]),
        .O(p_reg_reg_i_11__7_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_12__6
       (.I0(p_reg_reg_i_1__15_0[4]),
        .I1(p_reg_reg_i_1__15_1),
        .I2(p_reg_reg_i_1__15_2[4]),
        .I3(p_reg_reg_i_1__15_3),
        .I4(p_reg_reg_i_1__15_4[4]),
        .O(p_reg_reg_i_12__6_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_13__6
       (.I0(p_reg_reg_i_1__15_0[3]),
        .I1(p_reg_reg_i_1__15_1),
        .I2(p_reg_reg_i_1__15_2[3]),
        .I3(p_reg_reg_i_1__15_3),
        .I4(p_reg_reg_i_1__15_4[3]),
        .O(p_reg_reg_i_13__6_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_14__6
       (.I0(p_reg_reg_i_1__15_0[2]),
        .I1(p_reg_reg_i_1__15_1),
        .I2(p_reg_reg_i_1__15_2[2]),
        .I3(p_reg_reg_i_1__15_3),
        .I4(p_reg_reg_i_1__15_4[2]),
        .O(p_reg_reg_i_14__6_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_15__6
       (.I0(p_reg_reg_i_1__15_0[1]),
        .I1(p_reg_reg_i_1__15_1),
        .I2(p_reg_reg_i_1__15_2[1]),
        .I3(p_reg_reg_i_1__15_3),
        .I4(p_reg_reg_i_1__15_4[1]),
        .O(p_reg_reg_i_15__6_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_16__6
       (.I0(p_reg_reg_i_1__15_0[0]),
        .I1(p_reg_reg_i_1__15_1),
        .I2(p_reg_reg_i_1__15_2[0]),
        .I3(p_reg_reg_i_1__15_3),
        .I4(p_reg_reg_i_1__15_4[0]),
        .O(p_reg_reg_i_16__6_n_4));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_1__15
       (.I0(Q[7]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[7]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_9__7_n_4),
        .O(select_ln215_67_fu_1157_p3[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_2__15
       (.I0(Q[6]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[6]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_10__7_n_4),
        .O(select_ln215_67_fu_1157_p3[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_3__12
       (.I0(Q[5]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[5]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_11__7_n_4),
        .O(select_ln215_67_fu_1157_p3[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_4__12
       (.I0(Q[4]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[4]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_12__6_n_4),
        .O(select_ln215_67_fu_1157_p3[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_5__12
       (.I0(Q[3]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[3]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_13__6_n_4),
        .O(select_ln215_67_fu_1157_p3[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_6__12
       (.I0(Q[2]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[2]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_14__6_n_4),
        .O(select_ln215_67_fu_1157_p3[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_7__12
       (.I0(Q[1]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[1]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_15__6_n_4),
        .O(select_ln215_67_fu_1157_p3[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    p_reg_reg_i_8__12
       (.I0(Q[0]),
        .I1(icmp_ln215_7_reg_2851),
        .I2(DSP_A_B_DATA_INST[0]),
        .I3(or_ln215_3_reg_2870),
        .I4(p_reg_reg_i_16__6_n_4),
        .O(select_ln215_67_fu_1157_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_9__7
       (.I0(p_reg_reg_i_1__15_0[7]),
        .I1(p_reg_reg_i_1__15_1),
        .I2(p_reg_reg_i_1__15_2[7]),
        .I3(p_reg_reg_i_1__15_3),
        .I4(p_reg_reg_i_1__15_4[7]),
        .O(p_reg_reg_i_9__7_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_86
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    P,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    p_reg_reg_i_1__13_0,
    p_reg_reg_i_1__13_1,
    p_reg_reg_i_1__13_2,
    p_reg_reg_i_1__13_3,
    p_reg_reg_i_1__13_4);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input [7:0]DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [7:0]p_reg_reg_i_1__13_0;
  input p_reg_reg_i_1__13_1;
  input [7:0]p_reg_reg_i_1__13_2;
  input p_reg_reg_i_1__13_3;
  input [7:0]p_reg_reg_i_1__13_4;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg_i_10__5_n_4;
  wire p_reg_reg_i_11__5_n_4;
  wire p_reg_reg_i_12__4_n_4;
  wire p_reg_reg_i_13__4_n_4;
  wire p_reg_reg_i_14__4_n_4;
  wire p_reg_reg_i_15__4_n_4;
  wire p_reg_reg_i_16__4_n_4;
  wire [7:0]p_reg_reg_i_1__13_0;
  wire p_reg_reg_i_1__13_1;
  wire [7:0]p_reg_reg_i_1__13_2;
  wire p_reg_reg_i_1__13_3;
  wire [7:0]p_reg_reg_i_1__13_4;
  wire p_reg_reg_i_9__5_n_4;
  wire [7:0]select_ln215_47_fu_1017_p3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln215_47_fu_1017_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_10__5
       (.I0(p_reg_reg_i_1__13_0[6]),
        .I1(p_reg_reg_i_1__13_1),
        .I2(p_reg_reg_i_1__13_2[6]),
        .I3(p_reg_reg_i_1__13_3),
        .I4(p_reg_reg_i_1__13_4[6]),
        .O(p_reg_reg_i_10__5_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_11__5
       (.I0(p_reg_reg_i_1__13_0[5]),
        .I1(p_reg_reg_i_1__13_1),
        .I2(p_reg_reg_i_1__13_2[5]),
        .I3(p_reg_reg_i_1__13_3),
        .I4(p_reg_reg_i_1__13_4[5]),
        .O(p_reg_reg_i_11__5_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_12__4
       (.I0(p_reg_reg_i_1__13_0[4]),
        .I1(p_reg_reg_i_1__13_1),
        .I2(p_reg_reg_i_1__13_2[4]),
        .I3(p_reg_reg_i_1__13_3),
        .I4(p_reg_reg_i_1__13_4[4]),
        .O(p_reg_reg_i_12__4_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_13__4
       (.I0(p_reg_reg_i_1__13_0[3]),
        .I1(p_reg_reg_i_1__13_1),
        .I2(p_reg_reg_i_1__13_2[3]),
        .I3(p_reg_reg_i_1__13_3),
        .I4(p_reg_reg_i_1__13_4[3]),
        .O(p_reg_reg_i_13__4_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_14__4
       (.I0(p_reg_reg_i_1__13_0[2]),
        .I1(p_reg_reg_i_1__13_1),
        .I2(p_reg_reg_i_1__13_2[2]),
        .I3(p_reg_reg_i_1__13_3),
        .I4(p_reg_reg_i_1__13_4[2]),
        .O(p_reg_reg_i_14__4_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_15__4
       (.I0(p_reg_reg_i_1__13_0[1]),
        .I1(p_reg_reg_i_1__13_1),
        .I2(p_reg_reg_i_1__13_2[1]),
        .I3(p_reg_reg_i_1__13_3),
        .I4(p_reg_reg_i_1__13_4[1]),
        .O(p_reg_reg_i_15__4_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_16__4
       (.I0(p_reg_reg_i_1__13_0[0]),
        .I1(p_reg_reg_i_1__13_1),
        .I2(p_reg_reg_i_1__13_2[0]),
        .I3(p_reg_reg_i_1__13_3),
        .I4(p_reg_reg_i_1__13_4[0]),
        .O(p_reg_reg_i_16__4_n_4));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_1__13
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[7]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_9__5_n_4),
        .O(select_ln215_47_fu_1017_p3[7]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_2__13
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[6]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_10__5_n_4),
        .O(select_ln215_47_fu_1017_p3[6]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_3__10
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[5]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_11__5_n_4),
        .O(select_ln215_47_fu_1017_p3[5]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_4__10
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[4]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_12__4_n_4),
        .O(select_ln215_47_fu_1017_p3[4]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_5__10
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[3]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_13__4_n_4),
        .O(select_ln215_47_fu_1017_p3[3]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_6__10
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[2]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_14__4_n_4),
        .O(select_ln215_47_fu_1017_p3[2]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_7__10
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_15__4_n_4),
        .O(select_ln215_47_fu_1017_p3[1]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_8__10
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[0]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_16__4_n_4),
        .O(select_ln215_47_fu_1017_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_9__5
       (.I0(p_reg_reg_i_1__13_0[7]),
        .I1(p_reg_reg_i_1__13_1),
        .I2(p_reg_reg_i_1__13_2[7]),
        .I3(p_reg_reg_i_1__13_3),
        .I4(p_reg_reg_i_1__13_4[7]),
        .O(p_reg_reg_i_9__5_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_87
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    P,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    p_reg_reg_i_1__11_0,
    p_reg_reg_i_1__11_1,
    p_reg_reg_i_1__11_2,
    p_reg_reg_i_1__11_3,
    p_reg_reg_i_1__11_4);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input [7:0]DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [7:0]p_reg_reg_i_1__11_0;
  input p_reg_reg_i_1__11_1;
  input [7:0]p_reg_reg_i_1__11_2;
  input p_reg_reg_i_1__11_3;
  input [7:0]p_reg_reg_i_1__11_4;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg_i_10__3_n_4;
  wire p_reg_reg_i_11__3_n_4;
  wire p_reg_reg_i_12__2_n_4;
  wire p_reg_reg_i_13__2_n_4;
  wire p_reg_reg_i_14__2_n_4;
  wire p_reg_reg_i_15__2_n_4;
  wire p_reg_reg_i_16__2_n_4;
  wire [7:0]p_reg_reg_i_1__11_0;
  wire p_reg_reg_i_1__11_1;
  wire [7:0]p_reg_reg_i_1__11_2;
  wire p_reg_reg_i_1__11_3;
  wire [7:0]p_reg_reg_i_1__11_4;
  wire p_reg_reg_i_9__3_n_4;
  wire [7:0]select_ln215_27_fu_888_p3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln215_27_fu_888_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_10__3
       (.I0(p_reg_reg_i_1__11_0[6]),
        .I1(p_reg_reg_i_1__11_1),
        .I2(p_reg_reg_i_1__11_2[6]),
        .I3(p_reg_reg_i_1__11_3),
        .I4(p_reg_reg_i_1__11_4[6]),
        .O(p_reg_reg_i_10__3_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_11__3
       (.I0(p_reg_reg_i_1__11_0[5]),
        .I1(p_reg_reg_i_1__11_1),
        .I2(p_reg_reg_i_1__11_2[5]),
        .I3(p_reg_reg_i_1__11_3),
        .I4(p_reg_reg_i_1__11_4[5]),
        .O(p_reg_reg_i_11__3_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_12__2
       (.I0(p_reg_reg_i_1__11_0[4]),
        .I1(p_reg_reg_i_1__11_1),
        .I2(p_reg_reg_i_1__11_2[4]),
        .I3(p_reg_reg_i_1__11_3),
        .I4(p_reg_reg_i_1__11_4[4]),
        .O(p_reg_reg_i_12__2_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_13__2
       (.I0(p_reg_reg_i_1__11_0[3]),
        .I1(p_reg_reg_i_1__11_1),
        .I2(p_reg_reg_i_1__11_2[3]),
        .I3(p_reg_reg_i_1__11_3),
        .I4(p_reg_reg_i_1__11_4[3]),
        .O(p_reg_reg_i_13__2_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_14__2
       (.I0(p_reg_reg_i_1__11_0[2]),
        .I1(p_reg_reg_i_1__11_1),
        .I2(p_reg_reg_i_1__11_2[2]),
        .I3(p_reg_reg_i_1__11_3),
        .I4(p_reg_reg_i_1__11_4[2]),
        .O(p_reg_reg_i_14__2_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_15__2
       (.I0(p_reg_reg_i_1__11_0[1]),
        .I1(p_reg_reg_i_1__11_1),
        .I2(p_reg_reg_i_1__11_2[1]),
        .I3(p_reg_reg_i_1__11_3),
        .I4(p_reg_reg_i_1__11_4[1]),
        .O(p_reg_reg_i_15__2_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_16__2
       (.I0(p_reg_reg_i_1__11_0[0]),
        .I1(p_reg_reg_i_1__11_1),
        .I2(p_reg_reg_i_1__11_2[0]),
        .I3(p_reg_reg_i_1__11_3),
        .I4(p_reg_reg_i_1__11_4[0]),
        .O(p_reg_reg_i_16__2_n_4));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_1__11
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[7]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_9__3_n_4),
        .O(select_ln215_27_fu_888_p3[7]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_2__11
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[6]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_10__3_n_4),
        .O(select_ln215_27_fu_888_p3[6]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_3__8
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[5]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_11__3_n_4),
        .O(select_ln215_27_fu_888_p3[5]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_4__8
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[4]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_12__2_n_4),
        .O(select_ln215_27_fu_888_p3[4]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_5__8
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[3]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_13__2_n_4),
        .O(select_ln215_27_fu_888_p3[3]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_6__8
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[2]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_14__2_n_4),
        .O(select_ln215_27_fu_888_p3[2]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_7__8
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_15__2_n_4),
        .O(select_ln215_27_fu_888_p3[1]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_8__8
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[0]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_16__2_n_4),
        .O(select_ln215_27_fu_888_p3[0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_9__3
       (.I0(p_reg_reg_i_1__11_0[7]),
        .I1(p_reg_reg_i_1__11_1),
        .I2(p_reg_reg_i_1__11_2[7]),
        .I3(p_reg_reg_i_1__11_3),
        .I4(p_reg_reg_i_1__11_4[7]),
        .O(p_reg_reg_i_9__3_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_88
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    P,
    Q,
    DSP_A_B_DATA_INST,
    DSP_A_B_DATA_INST_0,
    DSP_A_B_DATA_INST_1,
    p_reg_reg_i_2__9_0,
    p_reg_reg_i_2__9_1,
    p_reg_reg_i_2__9_2,
    p_reg_reg_i_2__9_3,
    p_reg_reg_i_2__9_4);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [24:0]P;
  input [7:0]Q;
  input DSP_A_B_DATA_INST;
  input [7:0]DSP_A_B_DATA_INST_0;
  input DSP_A_B_DATA_INST_1;
  input [7:0]p_reg_reg_i_2__9_0;
  input p_reg_reg_i_2__9_1;
  input [7:0]p_reg_reg_i_2__9_2;
  input p_reg_reg_i_2__9_3;
  input [7:0]p_reg_reg_i_2__9_4;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire DSP_A_B_DATA_INST;
  wire [7:0]DSP_A_B_DATA_INST_0;
  wire DSP_A_B_DATA_INST_1;
  wire [24:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire p_reg_reg_i_11__1_n_4;
  wire p_reg_reg_i_12__0_n_4;
  wire p_reg_reg_i_13__0_n_4;
  wire p_reg_reg_i_14__0_n_4;
  wire p_reg_reg_i_15__0_n_4;
  wire p_reg_reg_i_16__0_n_4;
  wire p_reg_reg_i_17__0_n_4;
  wire p_reg_reg_i_18__0_n_4;
  wire [7:0]p_reg_reg_i_2__9_0;
  wire p_reg_reg_i_2__9_1;
  wire [7:0]p_reg_reg_i_2__9_2;
  wire p_reg_reg_i_2__9_3;
  wire [7:0]p_reg_reg_i_2__9_4;
  wire [7:0]select_ln215_7_fu_759_p3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,select_ln215_7_fu_759_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P[24],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_11__1
       (.I0(p_reg_reg_i_2__9_0[7]),
        .I1(p_reg_reg_i_2__9_1),
        .I2(p_reg_reg_i_2__9_2[7]),
        .I3(p_reg_reg_i_2__9_3),
        .I4(p_reg_reg_i_2__9_4[7]),
        .O(p_reg_reg_i_11__1_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_12__0
       (.I0(p_reg_reg_i_2__9_0[6]),
        .I1(p_reg_reg_i_2__9_1),
        .I2(p_reg_reg_i_2__9_2[6]),
        .I3(p_reg_reg_i_2__9_3),
        .I4(p_reg_reg_i_2__9_4[6]),
        .O(p_reg_reg_i_12__0_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_13__0
       (.I0(p_reg_reg_i_2__9_0[5]),
        .I1(p_reg_reg_i_2__9_1),
        .I2(p_reg_reg_i_2__9_2[5]),
        .I3(p_reg_reg_i_2__9_3),
        .I4(p_reg_reg_i_2__9_4[5]),
        .O(p_reg_reg_i_13__0_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_14__0
       (.I0(p_reg_reg_i_2__9_0[4]),
        .I1(p_reg_reg_i_2__9_1),
        .I2(p_reg_reg_i_2__9_2[4]),
        .I3(p_reg_reg_i_2__9_3),
        .I4(p_reg_reg_i_2__9_4[4]),
        .O(p_reg_reg_i_14__0_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_15__0
       (.I0(p_reg_reg_i_2__9_0[3]),
        .I1(p_reg_reg_i_2__9_1),
        .I2(p_reg_reg_i_2__9_2[3]),
        .I3(p_reg_reg_i_2__9_3),
        .I4(p_reg_reg_i_2__9_4[3]),
        .O(p_reg_reg_i_15__0_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_16__0
       (.I0(p_reg_reg_i_2__9_0[2]),
        .I1(p_reg_reg_i_2__9_1),
        .I2(p_reg_reg_i_2__9_2[2]),
        .I3(p_reg_reg_i_2__9_3),
        .I4(p_reg_reg_i_2__9_4[2]),
        .O(p_reg_reg_i_16__0_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_17__0
       (.I0(p_reg_reg_i_2__9_0[1]),
        .I1(p_reg_reg_i_2__9_1),
        .I2(p_reg_reg_i_2__9_2[1]),
        .I3(p_reg_reg_i_2__9_3),
        .I4(p_reg_reg_i_2__9_4[1]),
        .O(p_reg_reg_i_17__0_n_4));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    p_reg_reg_i_18__0
       (.I0(p_reg_reg_i_2__9_0[0]),
        .I1(p_reg_reg_i_2__9_1),
        .I2(p_reg_reg_i_2__9_2[0]),
        .I3(p_reg_reg_i_2__9_3),
        .I4(p_reg_reg_i_2__9_4[0]),
        .O(p_reg_reg_i_18__0_n_4));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_2__9
       (.I0(Q[7]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[7]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_11__1_n_4),
        .O(select_ln215_7_fu_759_p3[7]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_3__6
       (.I0(Q[6]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[6]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_12__0_n_4),
        .O(select_ln215_7_fu_759_p3[6]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_4__6
       (.I0(Q[5]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[5]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_13__0_n_4),
        .O(select_ln215_7_fu_759_p3[5]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_5__6
       (.I0(Q[4]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[4]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_14__0_n_4),
        .O(select_ln215_7_fu_759_p3[4]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_6__6
       (.I0(Q[3]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[3]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_15__0_n_4),
        .O(select_ln215_7_fu_759_p3[3]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_7__6
       (.I0(Q[2]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[2]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_16__0_n_4),
        .O(select_ln215_7_fu_759_p3[2]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_8__6
       (.I0(Q[1]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[1]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_17__0_n_4),
        .O(select_ln215_7_fu_759_p3[1]));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    p_reg_reg_i_9__1
       (.I0(Q[0]),
        .I1(DSP_A_B_DATA_INST),
        .I2(DSP_A_B_DATA_INST_0[0]),
        .I3(DSP_A_B_DATA_INST_1),
        .I4(p_reg_reg_i_18__0_n_4),
        .O(select_ln215_7_fu_759_p3[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_83 bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_54
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_82 bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_55
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_81 bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_56
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_80 bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_57
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_79 bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_58
   (P,
    CEB1,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    PCOUT,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter3,
    icmp_ln636_reg_2741_pp1_iter8_reg,
    icmp_ln696_reg_2745_pp1_iter8_reg,
    ap_enable_reg_pp1_iter9,
    ap_enable_reg_pp1_iter10,
    icmp_ln696_reg_2745_pp1_iter9_reg,
    icmp_ln636_reg_2741_pp1_iter9_reg);
  output [25:0]P;
  output CEB1;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [47:0]PCOUT;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln636_reg_2741_pp1_iter8_reg;
  input icmp_ln696_reg_2745_pp1_iter8_reg;
  input ap_enable_reg_pp1_iter9;
  input ap_enable_reg_pp1_iter10;
  input icmp_ln696_reg_2745_pp1_iter9_reg;
  input icmp_ln636_reg_2741_pp1_iter9_reg;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter9;
  wire icmp_ln636_reg_2741_pp1_iter8_reg;
  wire icmp_ln636_reg_2741_pp1_iter9_reg;
  wire icmp_ln696_reg_2745_pp1_iter8_reg;
  wire icmp_ln696_reg_2745_pp1_iter9_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3 bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp1_iter10(ap_enable_reg_pp1_iter10),
        .ap_enable_reg_pp1_iter9(ap_enable_reg_pp1_iter9),
        .icmp_ln636_reg_2741_pp1_iter8_reg(icmp_ln636_reg_2741_pp1_iter8_reg),
        .icmp_ln636_reg_2741_pp1_iter9_reg(icmp_ln636_reg_2741_pp1_iter9_reg),
        .icmp_ln696_reg_2745_pp1_iter8_reg(icmp_ln696_reg_2745_pp1_iter8_reg),
        .icmp_ln696_reg_2745_pp1_iter9_reg(icmp_ln696_reg_2745_pp1_iter9_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3
   (P,
    CEB1,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    PCOUT,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter3,
    icmp_ln636_reg_2741_pp1_iter8_reg,
    icmp_ln696_reg_2745_pp1_iter8_reg,
    ap_enable_reg_pp1_iter9,
    ap_enable_reg_pp1_iter10,
    icmp_ln696_reg_2745_pp1_iter9_reg,
    icmp_ln636_reg_2741_pp1_iter9_reg);
  output [25:0]P;
  output CEB1;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [47:0]PCOUT;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter3;
  input icmp_ln636_reg_2741_pp1_iter8_reg;
  input icmp_ln696_reg_2745_pp1_iter8_reg;
  input ap_enable_reg_pp1_iter9;
  input ap_enable_reg_pp1_iter10;
  input icmp_ln696_reg_2745_pp1_iter9_reg;
  input icmp_ln636_reg_2741_pp1_iter9_reg;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter9;
  wire icmp_ln636_reg_2741_pp1_iter8_reg;
  wire icmp_ln636_reg_2741_pp1_iter9_reg;
  wire icmp_ln696_reg_2745_pp1_iter8_reg;
  wire icmp_ln696_reg_2745_pp1_iter9_reg;
  wire p_reg_reg_i_2_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    p_reg_reg_i_1__3
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(p_reg_reg_i_2_n_4),
        .I3(CEA1),
        .O(CEB1));
  LUT6 #(
    .INIT(64'h40404040FF404040)) 
    p_reg_reg_i_2
       (.I0(icmp_ln636_reg_2741_pp1_iter8_reg),
        .I1(icmp_ln696_reg_2745_pp1_iter8_reg),
        .I2(ap_enable_reg_pp1_iter9),
        .I3(ap_enable_reg_pp1_iter10),
        .I4(icmp_ln696_reg_2745_pp1_iter9_reg),
        .I5(icmp_ln636_reg_2741_pp1_iter9_reg),
        .O(p_reg_reg_i_2_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_79
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_80
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_81
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_82
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_83
   (P,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    PCOUT);
  output [25:0]P;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [47:0]PCOUT;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_78 bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_59
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_77 bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_60
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_76 bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_61
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_75 bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_62
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_74 bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_63
   (PCOUT,
    CEB1,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    P,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp1_iter10,
    icmp_ln696_reg_2745_pp1_iter9_reg,
    icmp_ln636_reg_2741_pp1_iter9_reg,
    ap_enable_reg_pp1_iter11,
    icmp_ln696_reg_2745_pp1_iter10_reg,
    icmp_ln636_reg_2741_pp1_iter10_reg);
  output [47:0]PCOUT;
  output CEB1;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [25:0]P;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp1_iter10;
  input icmp_ln696_reg_2745_pp1_iter9_reg;
  input icmp_ln636_reg_2741_pp1_iter9_reg;
  input ap_enable_reg_pp1_iter11;
  input icmp_ln696_reg_2745_pp1_iter10_reg;
  input icmp_ln636_reg_2741_pp1_iter10_reg;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter11;
  wire icmp_ln636_reg_2741_pp1_iter10_reg;
  wire icmp_ln636_reg_2741_pp1_iter9_reg;
  wire icmp_ln696_reg_2745_pp1_iter10_reg;
  wire icmp_ln696_reg_2745_pp1_iter9_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4 bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U
       (.CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .P(P),
        .PCOUT(PCOUT),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp1_iter10(ap_enable_reg_pp1_iter10),
        .ap_enable_reg_pp1_iter11(ap_enable_reg_pp1_iter11),
        .icmp_ln636_reg_2741_pp1_iter10_reg(icmp_ln636_reg_2741_pp1_iter10_reg),
        .icmp_ln636_reg_2741_pp1_iter9_reg(icmp_ln636_reg_2741_pp1_iter9_reg),
        .icmp_ln696_reg_2745_pp1_iter10_reg(icmp_ln696_reg_2745_pp1_iter10_reg),
        .icmp_ln696_reg_2745_pp1_iter9_reg(icmp_ln696_reg_2745_pp1_iter9_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4
   (PCOUT,
    CEB1,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    P,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp1_iter10,
    icmp_ln696_reg_2745_pp1_iter9_reg,
    icmp_ln636_reg_2741_pp1_iter9_reg,
    ap_enable_reg_pp1_iter11,
    icmp_ln696_reg_2745_pp1_iter10_reg,
    icmp_ln636_reg_2741_pp1_iter10_reg);
  output [47:0]PCOUT;
  output CEB1;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [25:0]P;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp1_iter10;
  input icmp_ln696_reg_2745_pp1_iter9_reg;
  input icmp_ln636_reg_2741_pp1_iter9_reg;
  input ap_enable_reg_pp1_iter11;
  input icmp_ln696_reg_2745_pp1_iter10_reg;
  input icmp_ln636_reg_2741_pp1_iter10_reg;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp1_iter10;
  wire ap_enable_reg_pp1_iter11;
  wire icmp_ln636_reg_2741_pp1_iter10_reg;
  wire icmp_ln636_reg_2741_pp1_iter9_reg;
  wire icmp_ln696_reg_2745_pp1_iter10_reg;
  wire icmp_ln696_reg_2745_pp1_iter9_reg;
  wire p_reg_reg_i_2__0_n_4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    p_reg_reg_i_1__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(p_reg_reg_i_2__0_n_4),
        .I3(CEA1),
        .O(CEB1));
  LUT6 #(
    .INIT(64'h08080808FF080808)) 
    p_reg_reg_i_2__0
       (.I0(ap_enable_reg_pp1_iter10),
        .I1(icmp_ln696_reg_2745_pp1_iter9_reg),
        .I2(icmp_ln636_reg_2741_pp1_iter9_reg),
        .I3(ap_enable_reg_pp1_iter11),
        .I4(icmp_ln696_reg_2745_pp1_iter10_reg),
        .I5(icmp_ln636_reg_2741_pp1_iter10_reg),
        .O(p_reg_reg_i_2__0_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_74
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_75
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_76
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_77
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_78
   (PCOUT,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    Q,
    P);
  output [47:0]PCOUT;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]Q;
  input [25:0]P;

  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [25:0]P;
  wire [47:0]PCOUT;
  wire [7:0]Q;
  wire ap_clk;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P[25],P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_p_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1
   (D,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    A,
    PCOUT);
  output [7:0]D;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire CEA1;
  wire CEB1;
  wire [7:0]D;
  wire [15:0]DSP_ALU_INST;
  wire [47:0]PCOUT;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_73 bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.A(A),
        .CEA1(CEA1),
        .CEB1(CEB1),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_64
   (ap_clk_0,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    A,
    PCOUT);
  output [7:0]ap_clk_0;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_72 bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.A(A),
        .CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_65
   (ap_clk_0,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    A,
    PCOUT);
  output [7:0]ap_clk_0;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_71 bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.A(A),
        .CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_66
   (ap_clk_0,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    A,
    PCOUT);
  output [7:0]ap_clk_0;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_70 bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.A(A),
        .CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_67
   (ap_clk_0,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    A,
    PCOUT);
  output [7:0]ap_clk_0;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]ap_clk_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_69 bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.A(A),
        .CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_68
   (CEB1,
    ap_clk_0,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    A,
    PCOUT,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp1_iter11,
    icmp_ln696_reg_2745_pp1_iter10_reg,
    icmp_ln636_reg_2741_pp1_iter10_reg,
    icmp_ln636_reg_2741_pp1_iter11_reg,
    icmp_ln696_reg_2745_pp1_iter11_reg,
    ap_enable_reg_pp1_iter12);
  output CEB1;
  output [7:0]ap_clk_0;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]A;
  input [47:0]PCOUT;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter5;
  input ap_enable_reg_pp1_iter11;
  input icmp_ln696_reg_2745_pp1_iter10_reg;
  input icmp_ln636_reg_2741_pp1_iter10_reg;
  input icmp_ln636_reg_2741_pp1_iter11_reg;
  input icmp_ln696_reg_2745_pp1_iter11_reg;
  input ap_enable_reg_pp1_iter12;

  wire [7:0]A;
  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp1_iter11;
  wire ap_enable_reg_pp1_iter12;
  wire icmp_ln636_reg_2741_pp1_iter10_reg;
  wire icmp_ln636_reg_2741_pp1_iter11_reg;
  wire icmp_ln696_reg_2745_pp1_iter10_reg;
  wire icmp_ln696_reg_2745_pp1_iter11_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5 bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U
       (.A(A),
        .CEA1(CEA1),
        .CEB1(CEB1),
        .DSP_ALU_INST(DSP_ALU_INST),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp1_iter11(ap_enable_reg_pp1_iter11),
        .ap_enable_reg_pp1_iter12(ap_enable_reg_pp1_iter12),
        .icmp_ln636_reg_2741_pp1_iter10_reg(icmp_ln636_reg_2741_pp1_iter10_reg),
        .icmp_ln636_reg_2741_pp1_iter11_reg(icmp_ln636_reg_2741_pp1_iter11_reg),
        .icmp_ln696_reg_2745_pp1_iter10_reg(icmp_ln696_reg_2745_pp1_iter10_reg),
        .icmp_ln696_reg_2745_pp1_iter11_reg(icmp_ln696_reg_2745_pp1_iter11_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5
   (CEB1,
    ap_clk_0,
    CEA1,
    ap_clk,
    DSP_ALU_INST,
    A,
    PCOUT,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp1_iter11,
    icmp_ln696_reg_2745_pp1_iter10_reg,
    icmp_ln636_reg_2741_pp1_iter10_reg,
    icmp_ln636_reg_2741_pp1_iter11_reg,
    icmp_ln696_reg_2745_pp1_iter11_reg,
    ap_enable_reg_pp1_iter12);
  output CEB1;
  output [7:0]ap_clk_0;
  input CEA1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]A;
  input [47:0]PCOUT;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter5;
  input ap_enable_reg_pp1_iter11;
  input icmp_ln696_reg_2745_pp1_iter10_reg;
  input icmp_ln636_reg_2741_pp1_iter10_reg;
  input icmp_ln636_reg_2741_pp1_iter11_reg;
  input icmp_ln696_reg_2745_pp1_iter11_reg;
  input ap_enable_reg_pp1_iter12;

  wire [7:0]A;
  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire \OutPix_5_reg_2994[7]_i_2_n_4 ;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp1_iter11;
  wire ap_enable_reg_pp1_iter12;
  wire [26:26]grp_fu_2345_p3;
  wire icmp_ln636_reg_2741_pp1_iter10_reg;
  wire icmp_ln636_reg_2741_pp1_iter11_reg;
  wire icmp_ln696_reg_2745_pp1_iter10_reg;
  wire icmp_ln696_reg_2745_pp1_iter11_reg;
  wire p_reg_reg_i_2__1_n_4;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [5:0]tmp_18_fu_1944_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_5_reg_2994[0]_i_1 
       (.I0(grp_fu_2345_p3),
        .I1(\OutPix_5_reg_2994[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_97),
        .O(ap_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_5_reg_2994[1]_i_1 
       (.I0(grp_fu_2345_p3),
        .I1(\OutPix_5_reg_2994[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_96),
        .O(ap_clk_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_5_reg_2994[2]_i_1 
       (.I0(grp_fu_2345_p3),
        .I1(\OutPix_5_reg_2994[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_95),
        .O(ap_clk_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_5_reg_2994[3]_i_1 
       (.I0(grp_fu_2345_p3),
        .I1(\OutPix_5_reg_2994[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_94),
        .O(ap_clk_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_5_reg_2994[4]_i_1 
       (.I0(grp_fu_2345_p3),
        .I1(\OutPix_5_reg_2994[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_93),
        .O(ap_clk_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_5_reg_2994[5]_i_1 
       (.I0(grp_fu_2345_p3),
        .I1(\OutPix_5_reg_2994[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_92),
        .O(ap_clk_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_5_reg_2994[6]_i_1 
       (.I0(grp_fu_2345_p3),
        .I1(\OutPix_5_reg_2994[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_91),
        .O(ap_clk_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_5_reg_2994[7]_i_1 
       (.I0(grp_fu_2345_p3),
        .I1(\OutPix_5_reg_2994[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_90),
        .O(ap_clk_0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \OutPix_5_reg_2994[7]_i_2 
       (.I0(tmp_18_fu_1944_p4[0]),
        .I1(tmp_18_fu_1944_p4[1]),
        .I2(tmp_18_fu_1944_p4[2]),
        .I3(tmp_18_fu_1944_p4[3]),
        .I4(tmp_18_fu_1944_p4[4]),
        .I5(tmp_18_fu_1944_p4[5]),
        .O(\OutPix_5_reg_2994[7]_i_2_n_4 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_2345_p3,tmp_18_fu_1944_p4,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT4 #(
    .INIT(16'hEAAA)) 
    p_reg_reg_i_1__1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter5),
        .I2(p_reg_reg_i_2__1_n_4),
        .I3(CEA1),
        .O(CEB1));
  LUT6 #(
    .INIT(64'h08FF080808080808)) 
    p_reg_reg_i_2__1
       (.I0(ap_enable_reg_pp1_iter11),
        .I1(icmp_ln696_reg_2745_pp1_iter10_reg),
        .I2(icmp_ln636_reg_2741_pp1_iter10_reg),
        .I3(icmp_ln636_reg_2741_pp1_iter11_reg),
        .I4(icmp_ln696_reg_2745_pp1_iter11_reg),
        .I5(ap_enable_reg_pp1_iter12),
        .O(p_reg_reg_i_2__1_n_4));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_69
   (ap_clk_0,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    A,
    PCOUT);
  output [7:0]ap_clk_0;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire \OutPix_4_reg_2985[7]_i_2_n_4 ;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire [26:26]grp_fu_2334_p3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [5:0]tmp_16_fu_1885_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_4_reg_2985[0]_i_1 
       (.I0(grp_fu_2334_p3),
        .I1(\OutPix_4_reg_2985[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_97),
        .O(ap_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_4_reg_2985[1]_i_1 
       (.I0(grp_fu_2334_p3),
        .I1(\OutPix_4_reg_2985[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_96),
        .O(ap_clk_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_4_reg_2985[2]_i_1 
       (.I0(grp_fu_2334_p3),
        .I1(\OutPix_4_reg_2985[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_95),
        .O(ap_clk_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_4_reg_2985[3]_i_1 
       (.I0(grp_fu_2334_p3),
        .I1(\OutPix_4_reg_2985[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_94),
        .O(ap_clk_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_4_reg_2985[4]_i_1 
       (.I0(grp_fu_2334_p3),
        .I1(\OutPix_4_reg_2985[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_93),
        .O(ap_clk_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_4_reg_2985[5]_i_1 
       (.I0(grp_fu_2334_p3),
        .I1(\OutPix_4_reg_2985[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_92),
        .O(ap_clk_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_4_reg_2985[6]_i_1 
       (.I0(grp_fu_2334_p3),
        .I1(\OutPix_4_reg_2985[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_91),
        .O(ap_clk_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_4_reg_2985[7]_i_1 
       (.I0(grp_fu_2334_p3),
        .I1(\OutPix_4_reg_2985[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_90),
        .O(ap_clk_0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \OutPix_4_reg_2985[7]_i_2 
       (.I0(tmp_16_fu_1885_p4[0]),
        .I1(tmp_16_fu_1885_p4[1]),
        .I2(tmp_16_fu_1885_p4[2]),
        .I3(tmp_16_fu_1885_p4[3]),
        .I4(tmp_16_fu_1885_p4[4]),
        .I5(tmp_16_fu_1885_p4[5]),
        .O(\OutPix_4_reg_2985[7]_i_2_n_4 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_2334_p3,tmp_16_fu_1885_p4,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_70
   (ap_clk_0,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    A,
    PCOUT);
  output [7:0]ap_clk_0;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire \OutPix_3_reg_2976[7]_i_3_n_4 ;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire [26:26]grp_fu_2323_p3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [5:0]tmp_14_fu_1826_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_3_reg_2976[0]_i_1 
       (.I0(grp_fu_2323_p3),
        .I1(\OutPix_3_reg_2976[7]_i_3_n_4 ),
        .I2(p_reg_reg_n_97),
        .O(ap_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_3_reg_2976[1]_i_1 
       (.I0(grp_fu_2323_p3),
        .I1(\OutPix_3_reg_2976[7]_i_3_n_4 ),
        .I2(p_reg_reg_n_96),
        .O(ap_clk_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_3_reg_2976[2]_i_1 
       (.I0(grp_fu_2323_p3),
        .I1(\OutPix_3_reg_2976[7]_i_3_n_4 ),
        .I2(p_reg_reg_n_95),
        .O(ap_clk_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_3_reg_2976[3]_i_1 
       (.I0(grp_fu_2323_p3),
        .I1(\OutPix_3_reg_2976[7]_i_3_n_4 ),
        .I2(p_reg_reg_n_94),
        .O(ap_clk_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_3_reg_2976[4]_i_1 
       (.I0(grp_fu_2323_p3),
        .I1(\OutPix_3_reg_2976[7]_i_3_n_4 ),
        .I2(p_reg_reg_n_93),
        .O(ap_clk_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_3_reg_2976[5]_i_1 
       (.I0(grp_fu_2323_p3),
        .I1(\OutPix_3_reg_2976[7]_i_3_n_4 ),
        .I2(p_reg_reg_n_92),
        .O(ap_clk_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_3_reg_2976[6]_i_1 
       (.I0(grp_fu_2323_p3),
        .I1(\OutPix_3_reg_2976[7]_i_3_n_4 ),
        .I2(p_reg_reg_n_91),
        .O(ap_clk_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_3_reg_2976[7]_i_2 
       (.I0(grp_fu_2323_p3),
        .I1(\OutPix_3_reg_2976[7]_i_3_n_4 ),
        .I2(p_reg_reg_n_90),
        .O(ap_clk_0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \OutPix_3_reg_2976[7]_i_3 
       (.I0(tmp_14_fu_1826_p4[0]),
        .I1(tmp_14_fu_1826_p4[1]),
        .I2(tmp_14_fu_1826_p4[2]),
        .I3(tmp_14_fu_1826_p4[3]),
        .I4(tmp_14_fu_1826_p4[4]),
        .I5(tmp_14_fu_1826_p4[5]),
        .O(\OutPix_3_reg_2976[7]_i_3_n_4 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_2323_p3,tmp_14_fu_1826_p4,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_71
   (ap_clk_0,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    A,
    PCOUT);
  output [7:0]ap_clk_0;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire \OutPix_2_reg_2967[7]_i_2_n_4 ;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire [26:26]grp_fu_2312_p3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [5:0]tmp_12_fu_1767_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_2_reg_2967[0]_i_1 
       (.I0(grp_fu_2312_p3),
        .I1(\OutPix_2_reg_2967[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_97),
        .O(ap_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_2_reg_2967[1]_i_1 
       (.I0(grp_fu_2312_p3),
        .I1(\OutPix_2_reg_2967[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_96),
        .O(ap_clk_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_2_reg_2967[2]_i_1 
       (.I0(grp_fu_2312_p3),
        .I1(\OutPix_2_reg_2967[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_95),
        .O(ap_clk_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_2_reg_2967[3]_i_1 
       (.I0(grp_fu_2312_p3),
        .I1(\OutPix_2_reg_2967[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_94),
        .O(ap_clk_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_2_reg_2967[4]_i_1 
       (.I0(grp_fu_2312_p3),
        .I1(\OutPix_2_reg_2967[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_93),
        .O(ap_clk_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_2_reg_2967[5]_i_1 
       (.I0(grp_fu_2312_p3),
        .I1(\OutPix_2_reg_2967[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_92),
        .O(ap_clk_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_2_reg_2967[6]_i_1 
       (.I0(grp_fu_2312_p3),
        .I1(\OutPix_2_reg_2967[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_91),
        .O(ap_clk_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_2_reg_2967[7]_i_1 
       (.I0(grp_fu_2312_p3),
        .I1(\OutPix_2_reg_2967[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_90),
        .O(ap_clk_0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \OutPix_2_reg_2967[7]_i_2 
       (.I0(tmp_12_fu_1767_p4[0]),
        .I1(tmp_12_fu_1767_p4[1]),
        .I2(tmp_12_fu_1767_p4[2]),
        .I3(tmp_12_fu_1767_p4[3]),
        .I4(tmp_12_fu_1767_p4[4]),
        .I5(tmp_12_fu_1767_p4[5]),
        .O(\OutPix_2_reg_2967[7]_i_2_n_4 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_2312_p3,tmp_12_fu_1767_p4,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_72
   (ap_clk_0,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    A,
    PCOUT);
  output [7:0]ap_clk_0;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire CEA1;
  wire CEB1;
  wire [15:0]DSP_ALU_INST;
  wire \OutPix_1_reg_2958[7]_i_2_n_4 ;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [7:0]ap_clk_0;
  wire [26:26]grp_fu_2301_p3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [5:0]tmp_10_fu_1708_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_1_reg_2958[0]_i_1 
       (.I0(grp_fu_2301_p3),
        .I1(\OutPix_1_reg_2958[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_97),
        .O(ap_clk_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_1_reg_2958[1]_i_1 
       (.I0(grp_fu_2301_p3),
        .I1(\OutPix_1_reg_2958[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_96),
        .O(ap_clk_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_1_reg_2958[2]_i_1 
       (.I0(grp_fu_2301_p3),
        .I1(\OutPix_1_reg_2958[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_95),
        .O(ap_clk_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_1_reg_2958[3]_i_1 
       (.I0(grp_fu_2301_p3),
        .I1(\OutPix_1_reg_2958[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_94),
        .O(ap_clk_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_1_reg_2958[4]_i_1 
       (.I0(grp_fu_2301_p3),
        .I1(\OutPix_1_reg_2958[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_93),
        .O(ap_clk_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_1_reg_2958[5]_i_1 
       (.I0(grp_fu_2301_p3),
        .I1(\OutPix_1_reg_2958[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_92),
        .O(ap_clk_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_1_reg_2958[6]_i_1 
       (.I0(grp_fu_2301_p3),
        .I1(\OutPix_1_reg_2958[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_91),
        .O(ap_clk_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_1_reg_2958[7]_i_1 
       (.I0(grp_fu_2301_p3),
        .I1(\OutPix_1_reg_2958[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_90),
        .O(ap_clk_0[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \OutPix_1_reg_2958[7]_i_2 
       (.I0(tmp_10_fu_1708_p4[0]),
        .I1(tmp_10_fu_1708_p4[1]),
        .I2(tmp_10_fu_1708_p4[2]),
        .I3(tmp_10_fu_1708_p4[3]),
        .I4(tmp_10_fu_1708_p4[4]),
        .I5(tmp_10_fu_1708_p4[5]),
        .O(\OutPix_1_reg_2958[7]_i_2_n_4 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_2301_p3,tmp_10_fu_1708_p4,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_73
   (D,
    CEA1,
    CEB1,
    ap_clk,
    DSP_ALU_INST,
    A,
    PCOUT);
  output [7:0]D;
  input CEA1;
  input CEB1;
  input ap_clk;
  input [15:0]DSP_ALU_INST;
  input [7:0]A;
  input [47:0]PCOUT;

  wire [7:0]A;
  wire CEA1;
  wire CEB1;
  wire [7:0]D;
  wire [15:0]DSP_ALU_INST;
  wire \OutPix_reg_2949[7]_i_2_n_4 ;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire [26:26]grp_fu_2290_p3;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [5:0]tmp_8_fu_1649_p4;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_reg_2949[0]_i_1 
       (.I0(grp_fu_2290_p3),
        .I1(\OutPix_reg_2949[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_97),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_reg_2949[1]_i_1 
       (.I0(grp_fu_2290_p3),
        .I1(\OutPix_reg_2949[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_96),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_reg_2949[2]_i_1 
       (.I0(grp_fu_2290_p3),
        .I1(\OutPix_reg_2949[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_95),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_reg_2949[3]_i_1 
       (.I0(grp_fu_2290_p3),
        .I1(\OutPix_reg_2949[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_94),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_reg_2949[4]_i_1 
       (.I0(grp_fu_2290_p3),
        .I1(\OutPix_reg_2949[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_93),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_reg_2949[5]_i_1 
       (.I0(grp_fu_2290_p3),
        .I1(\OutPix_reg_2949[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_92),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_reg_2949[6]_i_1 
       (.I0(grp_fu_2290_p3),
        .I1(\OutPix_reg_2949[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_91),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \OutPix_reg_2949[7]_i_1 
       (.I0(grp_fu_2290_p3),
        .I1(\OutPix_reg_2949[7]_i_2_n_4 ),
        .I2(p_reg_reg_n_90),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \OutPix_reg_2949[7]_i_2 
       (.I0(tmp_8_fu_1649_p4[0]),
        .I1(tmp_8_fu_1649_p4[1]),
        .I2(tmp_8_fu_1649_p4[2]),
        .I3(tmp_8_fu_1649_p4[3]),
        .I4(tmp_8_fu_1649_p4[4]),
        .I5(tmp_8_fu_1649_p4[5]),
        .O(\OutPix_reg_2949[7]_i_2_n_4 ));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[15],DSP_ALU_INST[15],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(CEA1),
        .CEA2(CEA1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEA1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEA1),
        .CEP(CEA1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],grp_fu_2290_p3,tmp_8_fu_1649_p4,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_8ns_17ns_17_4_1
   (P,
    E,
    ap_clk,
    stream_scaled_dout,
    ap_block_pp0_stage0_subdone);
  output [16:0]P;
  input [0:0]E;
  input ap_clk;
  input [15:0]stream_scaled_dout;
  input ap_block_pp0_stage0_subdone;

  wire [0:0]E;
  wire [16:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]stream_scaled_dout;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_8_21 bd_c2dc_hsc_0_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_8_U
       (.E(E),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .stream_scaled_dout(stream_scaled_dout));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_8ns_17ns_17_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_8ns_17ns_17_4_1_12
   (P,
    E,
    ap_clk,
    stream_scaled_dout,
    ap_block_pp0_stage0_subdone);
  output [16:0]P;
  input [0:0]E;
  input ap_clk;
  input [15:0]stream_scaled_dout;
  input ap_block_pp0_stage0_subdone;

  wire [0:0]E;
  wire [16:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire [15:0]stream_scaled_dout;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_8 bd_c2dc_hsc_0_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_8_U
       (.E(E),
        .P(P),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .stream_scaled_dout(stream_scaled_dout));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_8
   (P,
    E,
    ap_clk,
    stream_scaled_dout,
    ap_block_pp0_stage0_subdone);
  output [16:0]P;
  input [0:0]E;
  input ap_clk;
  input [15:0]stream_scaled_dout;
  input ap_block_pp0_stage0_subdone;

  wire [0:0]E;
  wire [16:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire [15:0]stream_scaled_dout;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_scaled_dout[15:8]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_scaled_dout[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_8ns_17ns_17_4_1_DSP48_8_21
   (P,
    E,
    ap_clk,
    stream_scaled_dout,
    ap_block_pp0_stage0_subdone);
  output [16:0]P;
  input [0:0]E;
  input ap_clk;
  input [15:0]stream_scaled_dout;
  input ap_block_pp0_stage0_subdone;

  wire [0:0]E;
  wire [16:0]P;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire [15:0]stream_scaled_dout;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:17]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_scaled_dout[15:8]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BMULTSEL("B"),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,stream_scaled_dout[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:17],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8s_10ns_18s_18_4_1
   (A,
    D,
    E,
    ap_clk,
    Q,
    DSP_ALU_INST,
    trunc_ln145_reg_1153_pp0_iter4_reg);
  output [0:0]A;
  output [9:0]D;
  input [0:0]E;
  input ap_clk;
  input [7:0]Q;
  input [7:0]DSP_ALU_INST;
  input [7:0]trunc_ln145_reg_1153_pp0_iter4_reg;

  wire [0:0]A;
  wire [9:0]D;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire [7:0]trunc_ln145_reg_1153_pp0_iter4_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8s_10ns_18s_18_4_1_DSP48_9_20 bd_c2dc_hsc_0_mac_muladd_8s_10ns_18s_18_4_1_DSP48_9_U
       (.A(A),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .trunc_ln145_reg_1153_pp0_iter4_reg(trunc_ln145_reg_1153_pp0_iter4_reg));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8s_10ns_18s_18_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8s_10ns_18s_18_4_1_13
   (E,
    A,
    ap_block_pp0_stage0_subdone,
    D,
    ap_clk,
    Q,
    DSP_ALU_INST,
    \trunc_ln145_reg_1153_reg[7] ,
    stream_scaled_empty_n,
    \select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0 ,
    stream_scaled_csc_full_n,
    \select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0_0 ,
    bPassThru_read_reg_1126,
    tmp_reg_1214_pp0_iter4_reg);
  output [0:0]E;
  output [0:0]A;
  output ap_block_pp0_stage0_subdone;
  output [9:0]D;
  input ap_clk;
  input [7:0]Q;
  input [7:0]DSP_ALU_INST;
  input [0:0]\trunc_ln145_reg_1153_reg[7] ;
  input stream_scaled_empty_n;
  input \select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0 ;
  input stream_scaled_csc_full_n;
  input \select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0_0 ;
  input bPassThru_read_reg_1126;
  input [7:0]tmp_reg_1214_pp0_iter4_reg;

  wire [0:0]A;
  wire [9:0]D;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire bPassThru_read_reg_1126;
  wire \select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0 ;
  wire \select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0_0 ;
  wire stream_scaled_csc_full_n;
  wire stream_scaled_empty_n;
  wire [7:0]tmp_reg_1214_pp0_iter4_reg;
  wire [0:0]\trunc_ln145_reg_1153_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8s_10ns_18s_18_4_1_DSP48_9 bd_c2dc_hsc_0_mac_muladd_8s_10ns_18s_18_4_1_DSP48_9_U
       (.A(A),
        .CEB1(E),
        .D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .bPassThru_read_reg_1126(bPassThru_read_reg_1126),
        .\select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0 (\select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0 ),
        .\select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0_0 (\select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0_0 ),
        .stream_scaled_csc_full_n(stream_scaled_csc_full_n),
        .stream_scaled_empty_n(stream_scaled_empty_n),
        .tmp_reg_1214_pp0_iter4_reg(tmp_reg_1214_pp0_iter4_reg),
        .\trunc_ln145_reg_1153_reg[7] (\trunc_ln145_reg_1153_reg[7] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8s_10ns_18s_18_4_1_DSP48_9
   (CEB1,
    A,
    ap_block_pp0_stage0_subdone,
    D,
    ap_clk,
    Q,
    DSP_ALU_INST,
    \trunc_ln145_reg_1153_reg[7] ,
    stream_scaled_empty_n,
    \select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0 ,
    stream_scaled_csc_full_n,
    \select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0_0 ,
    bPassThru_read_reg_1126,
    tmp_reg_1214_pp0_iter4_reg);
  output CEB1;
  output [0:0]A;
  output ap_block_pp0_stage0_subdone;
  output [9:0]D;
  input ap_clk;
  input [7:0]Q;
  input [7:0]DSP_ALU_INST;
  input [0:0]\trunc_ln145_reg_1153_reg[7] ;
  input stream_scaled_empty_n;
  input \select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0 ;
  input stream_scaled_csc_full_n;
  input \select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0_0 ;
  input bPassThru_read_reg_1126;
  input [7:0]tmp_reg_1214_pp0_iter4_reg;

  wire [0:0]A;
  wire CEB1;
  wire [9:0]D;
  wire [7:0]DSP_ALU_INST;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire bPassThru_read_reg_1126;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0 ;
  wire \select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0_0 ;
  wire stream_scaled_csc_full_n;
  wire stream_scaled_empty_n;
  wire \sub_ln1926_1_reg_1323[7]_i_2_n_4 ;
  wire \sub_ln1926_1_reg_1323[7]_i_3_n_4 ;
  wire \sub_ln1926_1_reg_1323[7]_i_4_n_4 ;
  wire \sub_ln1926_1_reg_1323[7]_i_5_n_4 ;
  wire \sub_ln1926_1_reg_1323[7]_i_6_n_4 ;
  wire \sub_ln1926_1_reg_1323[7]_i_7_n_4 ;
  wire \sub_ln1926_1_reg_1323[7]_i_8_n_4 ;
  wire \sub_ln1926_1_reg_1323[7]_i_9_n_4 ;
  wire \sub_ln1926_1_reg_1323[9]_i_2_n_4 ;
  wire \sub_ln1926_1_reg_1323_reg[7]_i_1_n_10 ;
  wire \sub_ln1926_1_reg_1323_reg[7]_i_1_n_11 ;
  wire \sub_ln1926_1_reg_1323_reg[7]_i_1_n_4 ;
  wire \sub_ln1926_1_reg_1323_reg[7]_i_1_n_5 ;
  wire \sub_ln1926_1_reg_1323_reg[7]_i_1_n_6 ;
  wire \sub_ln1926_1_reg_1323_reg[7]_i_1_n_7 ;
  wire \sub_ln1926_1_reg_1323_reg[7]_i_1_n_8 ;
  wire \sub_ln1926_1_reg_1323_reg[7]_i_1_n_9 ;
  wire \sub_ln1926_1_reg_1323_reg[9]_i_1_n_11 ;
  wire [7:0]tmp_reg_1214_pp0_iter4_reg;
  wire [0:0]\trunc_ln145_reg_1153_reg[7] ;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]\NLW_sub_ln1926_1_reg_1323_reg[9]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sub_ln1926_1_reg_1323_reg[9]_i_1_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hB3B3B0BB)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(stream_scaled_empty_n),
        .I1(\select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0 ),
        .I2(stream_scaled_csc_full_n),
        .I3(\select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0_0 ),
        .I4(bPassThru_read_reg_1126),
        .O(ap_block_pp0_stage0_subdone));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,Q[6:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(CEB1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(CEB1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT2 #(
    .INIT(4'h8)) 
    m_reg_reg_i_1
       (.I0(\trunc_ln145_reg_1153_reg[7] ),
        .I1(ap_block_pp0_stage0_subdone),
        .O(CEB1));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(CEB1),
        .CEB2(CEB1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(CEB1),
        .CEP(CEB1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__25
       (.I0(Q[7]),
        .O(A));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_1_reg_1323[7]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(tmp_reg_1214_pp0_iter4_reg[7]),
        .O(\sub_ln1926_1_reg_1323[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_1_reg_1323[7]_i_3 
       (.I0(tmp_reg_1214_pp0_iter4_reg[6]),
        .I1(p_reg_reg_n_93),
        .O(\sub_ln1926_1_reg_1323[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_1_reg_1323[7]_i_4 
       (.I0(tmp_reg_1214_pp0_iter4_reg[5]),
        .I1(p_reg_reg_n_94),
        .O(\sub_ln1926_1_reg_1323[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_1_reg_1323[7]_i_5 
       (.I0(tmp_reg_1214_pp0_iter4_reg[4]),
        .I1(p_reg_reg_n_95),
        .O(\sub_ln1926_1_reg_1323[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_1_reg_1323[7]_i_6 
       (.I0(tmp_reg_1214_pp0_iter4_reg[3]),
        .I1(p_reg_reg_n_96),
        .O(\sub_ln1926_1_reg_1323[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_1_reg_1323[7]_i_7 
       (.I0(tmp_reg_1214_pp0_iter4_reg[2]),
        .I1(p_reg_reg_n_97),
        .O(\sub_ln1926_1_reg_1323[7]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_1_reg_1323[7]_i_8 
       (.I0(tmp_reg_1214_pp0_iter4_reg[1]),
        .I1(p_reg_reg_n_98),
        .O(\sub_ln1926_1_reg_1323[7]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_1_reg_1323[7]_i_9 
       (.I0(tmp_reg_1214_pp0_iter4_reg[0]),
        .I1(p_reg_reg_n_99),
        .O(\sub_ln1926_1_reg_1323[7]_i_9_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1926_1_reg_1323[9]_i_2 
       (.I0(p_reg_reg_n_92),
        .O(\sub_ln1926_1_reg_1323[9]_i_2_n_4 ));
  CARRY8 \sub_ln1926_1_reg_1323_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln1926_1_reg_1323_reg[7]_i_1_n_4 ,\sub_ln1926_1_reg_1323_reg[7]_i_1_n_5 ,\sub_ln1926_1_reg_1323_reg[7]_i_1_n_6 ,\sub_ln1926_1_reg_1323_reg[7]_i_1_n_7 ,\sub_ln1926_1_reg_1323_reg[7]_i_1_n_8 ,\sub_ln1926_1_reg_1323_reg[7]_i_1_n_9 ,\sub_ln1926_1_reg_1323_reg[7]_i_1_n_10 ,\sub_ln1926_1_reg_1323_reg[7]_i_1_n_11 }),
        .DI(tmp_reg_1214_pp0_iter4_reg),
        .O(D[7:0]),
        .S({\sub_ln1926_1_reg_1323[7]_i_2_n_4 ,\sub_ln1926_1_reg_1323[7]_i_3_n_4 ,\sub_ln1926_1_reg_1323[7]_i_4_n_4 ,\sub_ln1926_1_reg_1323[7]_i_5_n_4 ,\sub_ln1926_1_reg_1323[7]_i_6_n_4 ,\sub_ln1926_1_reg_1323[7]_i_7_n_4 ,\sub_ln1926_1_reg_1323[7]_i_8_n_4 ,\sub_ln1926_1_reg_1323[7]_i_9_n_4 }));
  CARRY8 \sub_ln1926_1_reg_1323_reg[9]_i_1 
       (.CI(\sub_ln1926_1_reg_1323_reg[7]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sub_ln1926_1_reg_1323_reg[9]_i_1_CO_UNCONNECTED [7:1],\sub_ln1926_1_reg_1323_reg[9]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_92}),
        .O({\NLW_sub_ln1926_1_reg_1323_reg[9]_i_1_O_UNCONNECTED [7:2],D[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sub_ln1926_1_reg_1323[9]_i_2_n_4 }));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mac_muladd_8s_10ns_18s_18_4_1_DSP48_9" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8s_10ns_18s_18_4_1_DSP48_9_20
   (A,
    D,
    E,
    ap_clk,
    Q,
    DSP_ALU_INST,
    trunc_ln145_reg_1153_pp0_iter4_reg);
  output [0:0]A;
  output [9:0]D;
  input [0:0]E;
  input ap_clk;
  input [7:0]Q;
  input [7:0]DSP_ALU_INST;
  input [7:0]trunc_ln145_reg_1153_pp0_iter4_reg;

  wire [0:0]A;
  wire [9:0]D;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [7:0]Q;
  wire ap_clk;
  wire m_reg_reg_n_110;
  wire m_reg_reg_n_111;
  wire m_reg_reg_n_112;
  wire m_reg_reg_n_113;
  wire m_reg_reg_n_114;
  wire m_reg_reg_n_115;
  wire m_reg_reg_n_116;
  wire m_reg_reg_n_117;
  wire m_reg_reg_n_118;
  wire m_reg_reg_n_119;
  wire m_reg_reg_n_120;
  wire m_reg_reg_n_121;
  wire m_reg_reg_n_122;
  wire m_reg_reg_n_123;
  wire m_reg_reg_n_124;
  wire m_reg_reg_n_125;
  wire m_reg_reg_n_126;
  wire m_reg_reg_n_127;
  wire m_reg_reg_n_128;
  wire m_reg_reg_n_129;
  wire m_reg_reg_n_130;
  wire m_reg_reg_n_131;
  wire m_reg_reg_n_132;
  wire m_reg_reg_n_133;
  wire m_reg_reg_n_134;
  wire m_reg_reg_n_135;
  wire m_reg_reg_n_136;
  wire m_reg_reg_n_137;
  wire m_reg_reg_n_138;
  wire m_reg_reg_n_139;
  wire m_reg_reg_n_140;
  wire m_reg_reg_n_141;
  wire m_reg_reg_n_142;
  wire m_reg_reg_n_143;
  wire m_reg_reg_n_144;
  wire m_reg_reg_n_145;
  wire m_reg_reg_n_146;
  wire m_reg_reg_n_147;
  wire m_reg_reg_n_148;
  wire m_reg_reg_n_149;
  wire m_reg_reg_n_150;
  wire m_reg_reg_n_151;
  wire m_reg_reg_n_152;
  wire m_reg_reg_n_153;
  wire m_reg_reg_n_154;
  wire m_reg_reg_n_155;
  wire m_reg_reg_n_156;
  wire m_reg_reg_n_157;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire \sub_ln1926_reg_1293[7]_i_2_n_4 ;
  wire \sub_ln1926_reg_1293[7]_i_3_n_4 ;
  wire \sub_ln1926_reg_1293[7]_i_4_n_4 ;
  wire \sub_ln1926_reg_1293[7]_i_5_n_4 ;
  wire \sub_ln1926_reg_1293[7]_i_6_n_4 ;
  wire \sub_ln1926_reg_1293[7]_i_7_n_4 ;
  wire \sub_ln1926_reg_1293[7]_i_8_n_4 ;
  wire \sub_ln1926_reg_1293[7]_i_9_n_4 ;
  wire \sub_ln1926_reg_1293[9]_i_2_n_4 ;
  wire \sub_ln1926_reg_1293_reg[7]_i_1_n_10 ;
  wire \sub_ln1926_reg_1293_reg[7]_i_1_n_11 ;
  wire \sub_ln1926_reg_1293_reg[7]_i_1_n_4 ;
  wire \sub_ln1926_reg_1293_reg[7]_i_1_n_5 ;
  wire \sub_ln1926_reg_1293_reg[7]_i_1_n_6 ;
  wire \sub_ln1926_reg_1293_reg[7]_i_1_n_7 ;
  wire \sub_ln1926_reg_1293_reg[7]_i_1_n_8 ;
  wire \sub_ln1926_reg_1293_reg[7]_i_1_n_9 ;
  wire \sub_ln1926_reg_1293_reg[9]_i_1_n_11 ;
  wire [7:0]trunc_ln145_reg_1153_pp0_iter4_reg;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;
  wire [7:0]NLW_m_reg_reg_XOROUT_UNCONNECTED;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:18]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;
  wire [7:1]\NLW_sub_ln1926_reg_1293_reg[9]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sub_ln1926_reg_1293_reg[9]_i_1_O_UNCONNECTED ;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    m_reg_reg
       (.A({A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,A,Q[6:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_m_reg_reg_XOROUT_UNCONNECTED[7:0]));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BMULTSEL("B"),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(E),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:18],p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({m_reg_reg_n_110,m_reg_reg_n_111,m_reg_reg_n_112,m_reg_reg_n_113,m_reg_reg_n_114,m_reg_reg_n_115,m_reg_reg_n_116,m_reg_reg_n_117,m_reg_reg_n_118,m_reg_reg_n_119,m_reg_reg_n_120,m_reg_reg_n_121,m_reg_reg_n_122,m_reg_reg_n_123,m_reg_reg_n_124,m_reg_reg_n_125,m_reg_reg_n_126,m_reg_reg_n_127,m_reg_reg_n_128,m_reg_reg_n_129,m_reg_reg_n_130,m_reg_reg_n_131,m_reg_reg_n_132,m_reg_reg_n_133,m_reg_reg_n_134,m_reg_reg_n_135,m_reg_reg_n_136,m_reg_reg_n_137,m_reg_reg_n_138,m_reg_reg_n_139,m_reg_reg_n_140,m_reg_reg_n_141,m_reg_reg_n_142,m_reg_reg_n_143,m_reg_reg_n_144,m_reg_reg_n_145,m_reg_reg_n_146,m_reg_reg_n_147,m_reg_reg_n_148,m_reg_reg_n_149,m_reg_reg_n_150,m_reg_reg_n_151,m_reg_reg_n_152,m_reg_reg_n_153,m_reg_reg_n_154,m_reg_reg_n_155,m_reg_reg_n_156,m_reg_reg_n_157}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_1__24
       (.I0(Q[7]),
        .O(A));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_reg_1293[7]_i_2 
       (.I0(p_reg_reg_n_92),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[7]),
        .O(\sub_ln1926_reg_1293[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_reg_1293[7]_i_3 
       (.I0(trunc_ln145_reg_1153_pp0_iter4_reg[6]),
        .I1(p_reg_reg_n_93),
        .O(\sub_ln1926_reg_1293[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_reg_1293[7]_i_4 
       (.I0(trunc_ln145_reg_1153_pp0_iter4_reg[5]),
        .I1(p_reg_reg_n_94),
        .O(\sub_ln1926_reg_1293[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_reg_1293[7]_i_5 
       (.I0(trunc_ln145_reg_1153_pp0_iter4_reg[4]),
        .I1(p_reg_reg_n_95),
        .O(\sub_ln1926_reg_1293[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_reg_1293[7]_i_6 
       (.I0(trunc_ln145_reg_1153_pp0_iter4_reg[3]),
        .I1(p_reg_reg_n_96),
        .O(\sub_ln1926_reg_1293[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_reg_1293[7]_i_7 
       (.I0(trunc_ln145_reg_1153_pp0_iter4_reg[2]),
        .I1(p_reg_reg_n_97),
        .O(\sub_ln1926_reg_1293[7]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_reg_1293[7]_i_8 
       (.I0(trunc_ln145_reg_1153_pp0_iter4_reg[1]),
        .I1(p_reg_reg_n_98),
        .O(\sub_ln1926_reg_1293[7]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln1926_reg_1293[7]_i_9 
       (.I0(trunc_ln145_reg_1153_pp0_iter4_reg[0]),
        .I1(p_reg_reg_n_99),
        .O(\sub_ln1926_reg_1293[7]_i_9_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln1926_reg_1293[9]_i_2 
       (.I0(p_reg_reg_n_92),
        .O(\sub_ln1926_reg_1293[9]_i_2_n_4 ));
  CARRY8 \sub_ln1926_reg_1293_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\sub_ln1926_reg_1293_reg[7]_i_1_n_4 ,\sub_ln1926_reg_1293_reg[7]_i_1_n_5 ,\sub_ln1926_reg_1293_reg[7]_i_1_n_6 ,\sub_ln1926_reg_1293_reg[7]_i_1_n_7 ,\sub_ln1926_reg_1293_reg[7]_i_1_n_8 ,\sub_ln1926_reg_1293_reg[7]_i_1_n_9 ,\sub_ln1926_reg_1293_reg[7]_i_1_n_10 ,\sub_ln1926_reg_1293_reg[7]_i_1_n_11 }),
        .DI(trunc_ln145_reg_1153_pp0_iter4_reg),
        .O(D[7:0]),
        .S({\sub_ln1926_reg_1293[7]_i_2_n_4 ,\sub_ln1926_reg_1293[7]_i_3_n_4 ,\sub_ln1926_reg_1293[7]_i_4_n_4 ,\sub_ln1926_reg_1293[7]_i_5_n_4 ,\sub_ln1926_reg_1293[7]_i_6_n_4 ,\sub_ln1926_reg_1293[7]_i_7_n_4 ,\sub_ln1926_reg_1293[7]_i_8_n_4 ,\sub_ln1926_reg_1293[7]_i_9_n_4 }));
  CARRY8 \sub_ln1926_reg_1293_reg[9]_i_1 
       (.CI(\sub_ln1926_reg_1293_reg[7]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sub_ln1926_reg_1293_reg[9]_i_1_CO_UNCONNECTED [7:1],\sub_ln1926_reg_1293_reg[9]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_n_92}),
        .O({\NLW_sub_ln1926_reg_1293_reg[9]_i_1_O_UNCONNECTED [7:2],D[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\sub_ln1926_reg_1293[9]_i_2_n_4 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_12ns_20_4_1
   (D,
    E,
    ap_clk,
    DSP_ALU_INST);
  output [9:0]D;
  input [0:0]E;
  input ap_clk;
  input [7:0]DSP_ALU_INST;

  wire [9:0]D;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]E;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_12ns_20_4_1_DSP48_6_19 bd_c2dc_hsc_0_mul_mul_8s_12ns_20_4_1_DSP48_6_U
       (.D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .ap_clk(ap_clk));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mul_mul_8s_12ns_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_12ns_20_4_1_14
   (D,
    E,
    ap_clk,
    DSP_ALU_INST);
  output [9:0]D;
  input [0:0]E;
  input ap_clk;
  input [7:0]DSP_ALU_INST;

  wire [9:0]D;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]E;
  wire ap_clk;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_12ns_20_4_1_DSP48_6 bd_c2dc_hsc_0_mul_mul_8s_12ns_20_4_1_DSP48_6_U
       (.D(D),
        .DSP_ALU_INST(DSP_ALU_INST),
        .E(E),
        .ap_clk(ap_clk));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_12ns_20_4_1_DSP48_6
   (D,
    E,
    ap_clk,
    DSP_ALU_INST);
  output [9:0]D;
  input [0:0]E;
  input ap_clk;
  input [7:0]DSP_ALU_INST;

  wire [9:0]D;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]E;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],D,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mul_mul_8s_12ns_20_4_1_DSP48_6" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_12ns_20_4_1_DSP48_6_19
   (D,
    E,
    ap_clk,
    DSP_ALU_INST);
  output [9:0]D;
  input [0:0]E;
  input ap_clk;
  input [7:0]DSP_ALU_INST;

  wire [9:0]D;
  wire [7:0]DSP_ALU_INST;
  wire [0:0]E;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST[7],DSP_ALU_INST}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],D,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_13ns_21_4_1
   (D,
    E,
    ap_clk,
    A,
    trunc_ln145_reg_1153_pp0_iter4_reg);
  output [11:0]D;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [7:0]trunc_ln145_reg_1153_pp0_iter4_reg;

  wire [7:0]A;
  wire [11:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire [7:0]trunc_ln145_reg_1153_pp0_iter4_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_13ns_21_4_1_DSP48_10_18 bd_c2dc_hsc_0_mul_mul_8s_13ns_21_4_1_DSP48_10_U
       (.A(A),
        .D(D),
        .E(E),
        .ap_clk(ap_clk),
        .trunc_ln145_reg_1153_pp0_iter4_reg(trunc_ln145_reg_1153_pp0_iter4_reg));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mul_mul_8s_13ns_21_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_13ns_21_4_1_15
   (D,
    E,
    ap_clk,
    A,
    tmp_reg_1214_pp0_iter4_reg);
  output [11:0]D;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [7:0]tmp_reg_1214_pp0_iter4_reg;

  wire [7:0]A;
  wire [11:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire [7:0]tmp_reg_1214_pp0_iter4_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_13ns_21_4_1_DSP48_10 bd_c2dc_hsc_0_mul_mul_8s_13ns_21_4_1_DSP48_10_U
       (.A(A),
        .D(D),
        .E(E),
        .ap_clk(ap_clk),
        .tmp_reg_1214_pp0_iter4_reg(tmp_reg_1214_pp0_iter4_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_13ns_21_4_1_DSP48_10
   (D,
    E,
    ap_clk,
    A,
    tmp_reg_1214_pp0_iter4_reg);
  output [11:0]D;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [7:0]tmp_reg_1214_pp0_iter4_reg;

  wire [7:0]A;
  wire [11:0]D;
  wire [0:0]E;
  wire \add_ln1927_1_reg_1328[7]_i_2_n_4 ;
  wire \add_ln1927_1_reg_1328[7]_i_3_n_4 ;
  wire \add_ln1927_1_reg_1328[7]_i_4_n_4 ;
  wire \add_ln1927_1_reg_1328[7]_i_5_n_4 ;
  wire \add_ln1927_1_reg_1328[7]_i_6_n_4 ;
  wire \add_ln1927_1_reg_1328[7]_i_7_n_4 ;
  wire \add_ln1927_1_reg_1328[7]_i_8_n_4 ;
  wire \add_ln1927_1_reg_1328[7]_i_9_n_4 ;
  wire \add_ln1927_1_reg_1328_reg[11]_i_1_n_10 ;
  wire \add_ln1927_1_reg_1328_reg[11]_i_1_n_11 ;
  wire \add_ln1927_1_reg_1328_reg[11]_i_1_n_9 ;
  wire \add_ln1927_1_reg_1328_reg[7]_i_1_n_10 ;
  wire \add_ln1927_1_reg_1328_reg[7]_i_1_n_11 ;
  wire \add_ln1927_1_reg_1328_reg[7]_i_1_n_4 ;
  wire \add_ln1927_1_reg_1328_reg[7]_i_1_n_5 ;
  wire \add_ln1927_1_reg_1328_reg[7]_i_1_n_6 ;
  wire \add_ln1927_1_reg_1328_reg[7]_i_1_n_7 ;
  wire \add_ln1927_1_reg_1328_reg[7]_i_1_n_8 ;
  wire \add_ln1927_1_reg_1328_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire [10:0]sext_ln1927_1_fu_624_p1;
  wire [7:0]tmp_reg_1214_pp0_iter4_reg;
  wire [7:3]\NLW_add_ln1927_1_reg_1328_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln1927_1_reg_1328_reg[11]_i_1_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_1_reg_1328[7]_i_2 
       (.I0(tmp_reg_1214_pp0_iter4_reg[7]),
        .I1(sext_ln1927_1_fu_624_p1[7]),
        .O(\add_ln1927_1_reg_1328[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_1_reg_1328[7]_i_3 
       (.I0(tmp_reg_1214_pp0_iter4_reg[6]),
        .I1(sext_ln1927_1_fu_624_p1[6]),
        .O(\add_ln1927_1_reg_1328[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_1_reg_1328[7]_i_4 
       (.I0(tmp_reg_1214_pp0_iter4_reg[5]),
        .I1(sext_ln1927_1_fu_624_p1[5]),
        .O(\add_ln1927_1_reg_1328[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_1_reg_1328[7]_i_5 
       (.I0(tmp_reg_1214_pp0_iter4_reg[4]),
        .I1(sext_ln1927_1_fu_624_p1[4]),
        .O(\add_ln1927_1_reg_1328[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_1_reg_1328[7]_i_6 
       (.I0(tmp_reg_1214_pp0_iter4_reg[3]),
        .I1(sext_ln1927_1_fu_624_p1[3]),
        .O(\add_ln1927_1_reg_1328[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_1_reg_1328[7]_i_7 
       (.I0(tmp_reg_1214_pp0_iter4_reg[2]),
        .I1(sext_ln1927_1_fu_624_p1[2]),
        .O(\add_ln1927_1_reg_1328[7]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_1_reg_1328[7]_i_8 
       (.I0(tmp_reg_1214_pp0_iter4_reg[1]),
        .I1(sext_ln1927_1_fu_624_p1[1]),
        .O(\add_ln1927_1_reg_1328[7]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_1_reg_1328[7]_i_9 
       (.I0(tmp_reg_1214_pp0_iter4_reg[0]),
        .I1(sext_ln1927_1_fu_624_p1[0]),
        .O(\add_ln1927_1_reg_1328[7]_i_9_n_4 ));
  CARRY8 \add_ln1927_1_reg_1328_reg[11]_i_1 
       (.CI(\add_ln1927_1_reg_1328_reg[7]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln1927_1_reg_1328_reg[11]_i_1_CO_UNCONNECTED [7:3],\add_ln1927_1_reg_1328_reg[11]_i_1_n_9 ,\add_ln1927_1_reg_1328_reg[11]_i_1_n_10 ,\add_ln1927_1_reg_1328_reg[11]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_add_ln1927_1_reg_1328_reg[11]_i_1_O_UNCONNECTED [7:4],D[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,sext_ln1927_1_fu_624_p1[10:8]}));
  CARRY8 \add_ln1927_1_reg_1328_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln1927_1_reg_1328_reg[7]_i_1_n_4 ,\add_ln1927_1_reg_1328_reg[7]_i_1_n_5 ,\add_ln1927_1_reg_1328_reg[7]_i_1_n_6 ,\add_ln1927_1_reg_1328_reg[7]_i_1_n_7 ,\add_ln1927_1_reg_1328_reg[7]_i_1_n_8 ,\add_ln1927_1_reg_1328_reg[7]_i_1_n_9 ,\add_ln1927_1_reg_1328_reg[7]_i_1_n_10 ,\add_ln1927_1_reg_1328_reg[7]_i_1_n_11 }),
        .DI(tmp_reg_1214_pp0_iter4_reg),
        .O(D[7:0]),
        .S({\add_ln1927_1_reg_1328[7]_i_2_n_4 ,\add_ln1927_1_reg_1328[7]_i_3_n_4 ,\add_ln1927_1_reg_1328[7]_i_4_n_4 ,\add_ln1927_1_reg_1328[7]_i_5_n_4 ,\add_ln1927_1_reg_1328[7]_i_6_n_4 ,\add_ln1927_1_reg_1328[7]_i_7_n_4 ,\add_ln1927_1_reg_1328[7]_i_8_n_4 ,\add_ln1927_1_reg_1328[7]_i_9_n_4 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:21],sext_ln1927_1_fu_624_p1,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mul_mul_8s_13ns_21_4_1_DSP48_10" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_13ns_21_4_1_DSP48_10_18
   (D,
    E,
    ap_clk,
    A,
    trunc_ln145_reg_1153_pp0_iter4_reg);
  output [11:0]D;
  input [0:0]E;
  input ap_clk;
  input [7:0]A;
  input [7:0]trunc_ln145_reg_1153_pp0_iter4_reg;

  wire [7:0]A;
  wire [11:0]D;
  wire [0:0]E;
  wire \add_ln1927_reg_1298[7]_i_2_n_4 ;
  wire \add_ln1927_reg_1298[7]_i_3_n_4 ;
  wire \add_ln1927_reg_1298[7]_i_4_n_4 ;
  wire \add_ln1927_reg_1298[7]_i_5_n_4 ;
  wire \add_ln1927_reg_1298[7]_i_6_n_4 ;
  wire \add_ln1927_reg_1298[7]_i_7_n_4 ;
  wire \add_ln1927_reg_1298[7]_i_8_n_4 ;
  wire \add_ln1927_reg_1298[7]_i_9_n_4 ;
  wire \add_ln1927_reg_1298_reg[11]_i_2_n_10 ;
  wire \add_ln1927_reg_1298_reg[11]_i_2_n_11 ;
  wire \add_ln1927_reg_1298_reg[11]_i_2_n_9 ;
  wire \add_ln1927_reg_1298_reg[7]_i_1_n_10 ;
  wire \add_ln1927_reg_1298_reg[7]_i_1_n_11 ;
  wire \add_ln1927_reg_1298_reg[7]_i_1_n_4 ;
  wire \add_ln1927_reg_1298_reg[7]_i_1_n_5 ;
  wire \add_ln1927_reg_1298_reg[7]_i_1_n_6 ;
  wire \add_ln1927_reg_1298_reg[7]_i_1_n_7 ;
  wire \add_ln1927_reg_1298_reg[7]_i_1_n_8 ;
  wire \add_ln1927_reg_1298_reg[7]_i_1_n_9 ;
  wire ap_clk;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire [10:0]sext_ln1927_fu_472_p1;
  wire [7:0]trunc_ln145_reg_1153_pp0_iter4_reg;
  wire [7:3]\NLW_add_ln1927_reg_1298_reg[11]_i_2_CO_UNCONNECTED ;
  wire [7:4]\NLW_add_ln1927_reg_1298_reg[11]_i_2_O_UNCONNECTED ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:21]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_reg_1298[7]_i_2 
       (.I0(sext_ln1927_fu_472_p1[7]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[7]),
        .O(\add_ln1927_reg_1298[7]_i_2_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_reg_1298[7]_i_3 
       (.I0(sext_ln1927_fu_472_p1[6]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[6]),
        .O(\add_ln1927_reg_1298[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_reg_1298[7]_i_4 
       (.I0(sext_ln1927_fu_472_p1[5]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[5]),
        .O(\add_ln1927_reg_1298[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_reg_1298[7]_i_5 
       (.I0(sext_ln1927_fu_472_p1[4]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[4]),
        .O(\add_ln1927_reg_1298[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_reg_1298[7]_i_6 
       (.I0(sext_ln1927_fu_472_p1[3]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[3]),
        .O(\add_ln1927_reg_1298[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_reg_1298[7]_i_7 
       (.I0(sext_ln1927_fu_472_p1[2]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[2]),
        .O(\add_ln1927_reg_1298[7]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_reg_1298[7]_i_8 
       (.I0(sext_ln1927_fu_472_p1[1]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[1]),
        .O(\add_ln1927_reg_1298[7]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln1927_reg_1298[7]_i_9 
       (.I0(sext_ln1927_fu_472_p1[0]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[0]),
        .O(\add_ln1927_reg_1298[7]_i_9_n_4 ));
  CARRY8 \add_ln1927_reg_1298_reg[11]_i_2 
       (.CI(\add_ln1927_reg_1298_reg[7]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln1927_reg_1298_reg[11]_i_2_CO_UNCONNECTED [7:3],\add_ln1927_reg_1298_reg[11]_i_2_n_9 ,\add_ln1927_reg_1298_reg[11]_i_2_n_10 ,\add_ln1927_reg_1298_reg[11]_i_2_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_add_ln1927_reg_1298_reg[11]_i_2_O_UNCONNECTED [7:4],D[11:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,sext_ln1927_fu_472_p1[10:8]}));
  CARRY8 \add_ln1927_reg_1298_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\add_ln1927_reg_1298_reg[7]_i_1_n_4 ,\add_ln1927_reg_1298_reg[7]_i_1_n_5 ,\add_ln1927_reg_1298_reg[7]_i_1_n_6 ,\add_ln1927_reg_1298_reg[7]_i_1_n_7 ,\add_ln1927_reg_1298_reg[7]_i_1_n_8 ,\add_ln1927_reg_1298_reg[7]_i_1_n_9 ,\add_ln1927_reg_1298_reg[7]_i_1_n_10 ,\add_ln1927_reg_1298_reg[7]_i_1_n_11 }),
        .DI(sext_ln1927_fu_472_p1[7:0]),
        .O(D[7:0]),
        .S({\add_ln1927_reg_1298[7]_i_2_n_4 ,\add_ln1927_reg_1298[7]_i_3_n_4 ,\add_ln1927_reg_1298[7]_i_4_n_4 ,\add_ln1927_reg_1298[7]_i_5_n_4 ,\add_ln1927_reg_1298[7]_i_6_n_4 ,\add_ln1927_reg_1298[7]_i_7_n_4 ,\add_ln1927_reg_1298[7]_i_8_n_4 ,\add_ln1927_reg_1298[7]_i_9_n_4 }));
  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A[7],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:21],sext_ln1927_fu_472_p1,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_9s_11ns_20_4_1
   (\add_ln1927_reg_1298_pp0_iter7_reg_reg[9] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[10] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[11] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[8] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[7] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[6] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[5] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[4] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[3] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[2] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[1] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[0] ,
    E,
    ap_clk,
    A,
    Q,
    cmp69_i_reg_1116);
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[9] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[10] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[11] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[8] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[7] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[6] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[5] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[4] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[3] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[2] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[1] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[0] ;
  input [0:0]E;
  input ap_clk;
  input [8:0]A;
  input [11:0]Q;
  input cmp69_i_reg_1116;

  wire [8:0]A;
  wire [0:0]E;
  wire [11:0]Q;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[0] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[10] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[11] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[1] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[2] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[3] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[4] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[5] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[6] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[7] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[8] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[9] ;
  wire ap_clk;
  wire cmp69_i_reg_1116;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_9s_11ns_20_4_1_DSP48_12_17 bd_c2dc_hsc_0_mul_mul_9s_11ns_20_4_1_DSP48_12_U
       (.A(A),
        .E(E),
        .Q(Q),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[0] (\add_ln1927_reg_1298_pp0_iter7_reg_reg[0] ),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[10] (\add_ln1927_reg_1298_pp0_iter7_reg_reg[10] ),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[11] (\add_ln1927_reg_1298_pp0_iter7_reg_reg[11] ),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[1] (\add_ln1927_reg_1298_pp0_iter7_reg_reg[1] ),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[2] (\add_ln1927_reg_1298_pp0_iter7_reg_reg[2] ),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[3] (\add_ln1927_reg_1298_pp0_iter7_reg_reg[3] ),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[4] (\add_ln1927_reg_1298_pp0_iter7_reg_reg[4] ),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[5] (\add_ln1927_reg_1298_pp0_iter7_reg_reg[5] ),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[6] (\add_ln1927_reg_1298_pp0_iter7_reg_reg[6] ),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[7] (\add_ln1927_reg_1298_pp0_iter7_reg_reg[7] ),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[8] (\add_ln1927_reg_1298_pp0_iter7_reg_reg[8] ),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[9] (\add_ln1927_reg_1298_pp0_iter7_reg_reg[9] ),
        .ap_clk(ap_clk),
        .cmp69_i_reg_1116(cmp69_i_reg_1116));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mul_mul_9s_11ns_20_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_9s_11ns_20_4_1_16
   (\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[9] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[10] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[11] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[8] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[7] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[6] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[5] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[4] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[3] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[2] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[1] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[0] ,
    E,
    ap_clk,
    A,
    Q,
    cmp69_i_reg_1116);
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[9] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[10] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[11] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[8] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[7] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[6] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[5] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[4] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[3] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[2] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[1] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[0] ;
  input [0:0]E;
  input ap_clk;
  input [8:0]A;
  input [11:0]Q;
  input cmp69_i_reg_1116;

  wire [8:0]A;
  wire [0:0]E;
  wire [11:0]Q;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[0] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[10] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[11] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[1] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[2] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[3] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[4] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[5] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[6] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[7] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[8] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[9] ;
  wire ap_clk;
  wire cmp69_i_reg_1116;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_9s_11ns_20_4_1_DSP48_12 bd_c2dc_hsc_0_mul_mul_9s_11ns_20_4_1_DSP48_12_U
       (.A(A),
        .E(E),
        .Q(Q),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[0] (\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[0] ),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[10] (\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[10] ),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[11] (\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[11] ),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[1] (\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[1] ),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[2] (\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[2] ),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[3] (\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[3] ),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[4] (\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[4] ),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[5] (\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[5] ),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[6] (\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[6] ),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[7] (\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[7] ),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[8] (\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[8] ),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[9] (\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[9] ),
        .ap_clk(ap_clk),
        .cmp69_i_reg_1116(cmp69_i_reg_1116));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_9s_11ns_20_4_1_DSP48_12
   (\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[9] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[10] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[11] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[8] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[7] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[6] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[5] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[4] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[3] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[2] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[1] ,
    \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[0] ,
    E,
    ap_clk,
    A,
    Q,
    cmp69_i_reg_1116);
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[9] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[10] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[11] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[8] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[7] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[6] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[5] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[4] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[3] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[2] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[1] ;
  output \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[0] ;
  input [0:0]E;
  input ap_clk;
  input [8:0]A;
  input [11:0]Q;
  input cmp69_i_reg_1116;

  wire [8:0]A;
  wire [0:0]E;
  wire [11:0]Q;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[0] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[10] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[11] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[1] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[2] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[3] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[4] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[5] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[6] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[7] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[8] ;
  wire \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[9] ;
  wire ap_clk;
  wire cmp69_i_reg_1116;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire [9:0]sext_ln1932_3_fu_912_p1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],sext_ln1932_3_fu_912_p1,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1936_2_reg_1403[0]_i_1 
       (.I0(Q[0]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_3_fu_912_p1[0]),
        .O(\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \select_ln1936_2_reg_1403[10]_i_1 
       (.I0(Q[10]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_3_fu_912_p1[9]),
        .I3(sext_ln1932_3_fu_912_p1[8]),
        .I4(sext_ln1932_3_fu_912_p1[7]),
        .O(\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[10] ));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \select_ln1936_2_reg_1403[11]_i_1 
       (.I0(Q[11]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_3_fu_912_p1[9]),
        .I3(sext_ln1932_3_fu_912_p1[8]),
        .I4(sext_ln1932_3_fu_912_p1[7]),
        .O(\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1936_2_reg_1403[1]_i_1 
       (.I0(Q[1]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_3_fu_912_p1[1]),
        .O(\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1936_2_reg_1403[2]_i_1 
       (.I0(Q[2]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_3_fu_912_p1[2]),
        .O(\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1936_2_reg_1403[3]_i_1 
       (.I0(Q[3]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_3_fu_912_p1[3]),
        .O(\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1936_2_reg_1403[4]_i_1 
       (.I0(Q[4]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_3_fu_912_p1[4]),
        .O(\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1936_2_reg_1403[5]_i_1 
       (.I0(Q[5]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_3_fu_912_p1[5]),
        .O(\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1936_2_reg_1403[6]_i_1 
       (.I0(Q[6]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_3_fu_912_p1[6]),
        .O(\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \select_ln1936_2_reg_1403[7]_i_1 
       (.I0(Q[7]),
        .I1(sext_ln1932_3_fu_912_p1[7]),
        .I2(cmp69_i_reg_1116),
        .O(\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \select_ln1936_2_reg_1403[8]_i_1 
       (.I0(Q[8]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_3_fu_912_p1[7]),
        .I3(sext_ln1932_3_fu_912_p1[8]),
        .O(\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[8] ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \select_ln1936_2_reg_1403[9]_i_1 
       (.I0(Q[9]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_3_fu_912_p1[9]),
        .I3(sext_ln1932_3_fu_912_p1[8]),
        .I4(sext_ln1932_3_fu_912_p1[7]),
        .O(\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[9] ));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_mul_mul_9s_11ns_20_4_1_DSP48_12" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_9s_11ns_20_4_1_DSP48_12_17
   (\add_ln1927_reg_1298_pp0_iter7_reg_reg[9] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[10] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[11] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[8] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[7] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[6] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[5] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[4] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[3] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[2] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[1] ,
    \add_ln1927_reg_1298_pp0_iter7_reg_reg[0] ,
    E,
    ap_clk,
    A,
    Q,
    cmp69_i_reg_1116);
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[9] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[10] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[11] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[8] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[7] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[6] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[5] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[4] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[3] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[2] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[1] ;
  output \add_ln1927_reg_1298_pp0_iter7_reg_reg[0] ;
  input [0:0]E;
  input ap_clk;
  input [8:0]A;
  input [11:0]Q;
  input cmp69_i_reg_1116;

  wire [8:0]A;
  wire [0:0]E;
  wire [11:0]Q;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[0] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[10] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[11] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[1] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[2] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[3] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[4] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[5] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[6] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[7] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[8] ;
  wire \add_ln1927_reg_1298_pp0_iter7_reg_reg[9] ;
  wire ap_clk;
  wire cmp69_i_reg_1116;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire [9:0]sext_ln1932_1_fu_879_p1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:20]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;
  wire [7:0]NLW_p_reg_reg_XOROUT_UNCONNECTED;

  (* KEEP_HIERARCHY = "yes" *) 
  DSP48E2 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AMULTSEL("A"),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .AUTORESET_PRIORITY("RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BMULTSEL("B"),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREADDINSEL("A"),
    .PREG(1),
    .RND(48'h000000000000),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48"),
    .USE_WIDEXOR("FALSE"),
    .XORSIMD("XOR24_48_96")) 
    p_reg_reg
       (.A({A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(E),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(E),
        .CEP(E),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:20],sext_ln1932_1_fu_879_p1,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED),
        .XOROUT(NLW_p_reg_reg_XOROUT_UNCONNECTED[7:0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1936_reg_1393[0]_i_1 
       (.I0(Q[0]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_1_fu_879_p1[0]),
        .O(\add_ln1927_reg_1298_pp0_iter7_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \select_ln1936_reg_1393[10]_i_1 
       (.I0(Q[10]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_1_fu_879_p1[9]),
        .I3(sext_ln1932_1_fu_879_p1[8]),
        .I4(sext_ln1932_1_fu_879_p1[7]),
        .O(\add_ln1927_reg_1298_pp0_iter7_reg_reg[10] ));
  LUT5 #(
    .INIT(32'h88B8B8B8)) 
    \select_ln1936_reg_1393[11]_i_1 
       (.I0(Q[11]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_1_fu_879_p1[9]),
        .I3(sext_ln1932_1_fu_879_p1[8]),
        .I4(sext_ln1932_1_fu_879_p1[7]),
        .O(\add_ln1927_reg_1298_pp0_iter7_reg_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1936_reg_1393[1]_i_1 
       (.I0(Q[1]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_1_fu_879_p1[1]),
        .O(\add_ln1927_reg_1298_pp0_iter7_reg_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1936_reg_1393[2]_i_1 
       (.I0(Q[2]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_1_fu_879_p1[2]),
        .O(\add_ln1927_reg_1298_pp0_iter7_reg_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1936_reg_1393[3]_i_1 
       (.I0(Q[3]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_1_fu_879_p1[3]),
        .O(\add_ln1927_reg_1298_pp0_iter7_reg_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1936_reg_1393[4]_i_1 
       (.I0(Q[4]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_1_fu_879_p1[4]),
        .O(\add_ln1927_reg_1298_pp0_iter7_reg_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1936_reg_1393[5]_i_1 
       (.I0(Q[5]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_1_fu_879_p1[5]),
        .O(\add_ln1927_reg_1298_pp0_iter7_reg_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1936_reg_1393[6]_i_1 
       (.I0(Q[6]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_1_fu_879_p1[6]),
        .O(\add_ln1927_reg_1298_pp0_iter7_reg_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT3 #(
    .INIT(8'hA3)) 
    \select_ln1936_reg_1393[7]_i_1 
       (.I0(Q[7]),
        .I1(sext_ln1932_1_fu_879_p1[7]),
        .I2(cmp69_i_reg_1116),
        .O(\add_ln1927_reg_1298_pp0_iter7_reg_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \select_ln1936_reg_1393[8]_i_1 
       (.I0(Q[8]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_1_fu_879_p1[7]),
        .I3(sext_ln1932_1_fu_879_p1[8]),
        .O(\add_ln1927_reg_1298_pp0_iter7_reg_reg[8] ));
  LUT5 #(
    .INIT(32'h8BB8B8B8)) 
    \select_ln1936_reg_1393[9]_i_1 
       (.I0(Q[9]),
        .I1(cmp69_i_reg_1116),
        .I2(sext_ln1932_1_fu_879_p1[9]),
        .I3(sext_ln1932_1_fu_879_p1[8]),
        .I4(sext_ln1932_1_fu_879_p1[7]),
        .O(\add_ln1927_reg_1298_pp0_iter7_reg_reg[9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mux_83_8_1_1
   (D,
    Q,
    \tmp_1_reg_1053_reg[0] ,
    \tmp_1_reg_1053_reg[7] );
  output [7:0]D;
  input [7:0]Q;
  input \tmp_1_reg_1053_reg[0] ;
  input [7:0]\tmp_1_reg_1053_reg[7] ;

  wire [7:0]D;
  wire [7:0]Q;
  wire \tmp_1_reg_1053_reg[0] ;
  wire [7:0]\tmp_1_reg_1053_reg[7] ;

  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_reg_1053[0]_i_1 
       (.I0(Q[0]),
        .I1(\tmp_1_reg_1053_reg[0] ),
        .I2(\tmp_1_reg_1053_reg[7] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_reg_1053[1]_i_1 
       (.I0(Q[1]),
        .I1(\tmp_1_reg_1053_reg[0] ),
        .I2(\tmp_1_reg_1053_reg[7] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_reg_1053[2]_i_1 
       (.I0(Q[2]),
        .I1(\tmp_1_reg_1053_reg[0] ),
        .I2(\tmp_1_reg_1053_reg[7] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_reg_1053[3]_i_1 
       (.I0(Q[3]),
        .I1(\tmp_1_reg_1053_reg[0] ),
        .I2(\tmp_1_reg_1053_reg[7] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_reg_1053[4]_i_1 
       (.I0(Q[4]),
        .I1(\tmp_1_reg_1053_reg[0] ),
        .I2(\tmp_1_reg_1053_reg[7] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_reg_1053[5]_i_1 
       (.I0(Q[5]),
        .I1(\tmp_1_reg_1053_reg[0] ),
        .I2(\tmp_1_reg_1053_reg[7] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_reg_1053[6]_i_1 
       (.I0(Q[6]),
        .I1(\tmp_1_reg_1053_reg[0] ),
        .I2(\tmp_1_reg_1053_reg[7] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_reg_1053[7]_i_1 
       (.I0(Q[7]),
        .I1(\tmp_1_reg_1053_reg[0] ),
        .I2(\tmp_1_reg_1053_reg[7] [7]),
        .O(D[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_reg_ap_uint_18_s
   (\ap_return_int_reg_reg[8]_0 ,
    \d_read_reg_22_reg[5]_0 ,
    \d_read_reg_22_reg[7]_0 ,
    grp_reg_ap_uint_18_s_fu_1119_ap_return,
    \d_read_reg_22_reg[14]_0 ,
    \d_read_reg_22_reg[15]_0 ,
    \d_read_reg_22_reg[16]_0 ,
    icmp_ln636_reg_27410,
    ap_clk,
    D);
  output [1:0]\ap_return_int_reg_reg[8]_0 ;
  output [5:0]\d_read_reg_22_reg[5]_0 ;
  output [1:0]\d_read_reg_22_reg[7]_0 ;
  output [1:0]grp_reg_ap_uint_18_s_fu_1119_ap_return;
  output [5:0]\d_read_reg_22_reg[14]_0 ;
  output \d_read_reg_22_reg[15]_0 ;
  output \d_read_reg_22_reg[16]_0 ;
  input icmp_ln636_reg_27410;
  input ap_clk;
  input [17:0]D;

  wire [17:0]D;
  wire ap_ce_reg;
  wire ap_clk;
  wire [17:0]ap_return_int_reg;
  wire [1:0]\ap_return_int_reg_reg[8]_0 ;
  wire [17:0]d_read_reg_22;
  wire [5:0]\d_read_reg_22_reg[14]_0 ;
  wire \d_read_reg_22_reg[15]_0 ;
  wire \d_read_reg_22_reg[16]_0 ;
  wire [5:0]\d_read_reg_22_reg[5]_0 ;
  wire [1:0]\d_read_reg_22_reg[7]_0 ;
  wire [1:0]grp_reg_ap_uint_18_s_fu_1119_ap_return;
  wire icmp_ln636_reg_27410;

  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ArrayLoc_0_reg_2764[0]_i_1 
       (.I0(d_read_reg_22[6]),
        .I1(ap_return_int_reg[6]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ArrayLoc_0_reg_2764[1]_i_1 
       (.I0(d_read_reg_22[7]),
        .I1(ap_return_int_reg[7]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ArrayLoc_1_reg_2783[0]_i_1 
       (.I0(d_read_reg_22[15]),
        .I1(ap_return_int_reg[15]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PhaseH_0_reg_2759[0]_i_1 
       (.I0(d_read_reg_22[0]),
        .I1(ap_return_int_reg[0]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[5]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PhaseH_0_reg_2759[1]_i_1 
       (.I0(d_read_reg_22[1]),
        .I1(ap_return_int_reg[1]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[5]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PhaseH_0_reg_2759[2]_i_1 
       (.I0(d_read_reg_22[2]),
        .I1(ap_return_int_reg[2]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[5]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PhaseH_0_reg_2759[3]_i_1 
       (.I0(d_read_reg_22[3]),
        .I1(ap_return_int_reg[3]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[5]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PhaseH_0_reg_2759[4]_i_1 
       (.I0(d_read_reg_22[4]),
        .I1(ap_return_int_reg[4]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[5]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PhaseH_0_reg_2759[5]_i_1 
       (.I0(d_read_reg_22[5]),
        .I1(ap_return_int_reg[5]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[5]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PhaseH_1_reg_2778[0]_i_1 
       (.I0(d_read_reg_22[9]),
        .I1(ap_return_int_reg[9]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[14]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PhaseH_1_reg_2778[1]_i_1 
       (.I0(d_read_reg_22[10]),
        .I1(ap_return_int_reg[10]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[14]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PhaseH_1_reg_2778[2]_i_1 
       (.I0(d_read_reg_22[11]),
        .I1(ap_return_int_reg[11]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[14]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PhaseH_1_reg_2778[3]_i_1 
       (.I0(d_read_reg_22[12]),
        .I1(ap_return_int_reg[12]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[14]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PhaseH_1_reg_2778[4]_i_1 
       (.I0(d_read_reg_22[13]),
        .I1(ap_return_int_reg[13]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[14]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \PhaseH_1_reg_2778[5]_i_1 
       (.I0(d_read_reg_22[14]),
        .I1(ap_return_int_reg[14]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[14]_0 [5]));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(icmp_ln636_reg_27410),
        .Q(ap_ce_reg),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[12]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[13]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[14]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[15]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[16]),
        .Q(ap_return_int_reg[16]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[17]),
        .Q(ap_return_int_reg[17]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(d_read_reg_22[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(d_read_reg_22[0]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(d_read_reg_22[10]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(d_read_reg_22[11]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(d_read_reg_22[12]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(d_read_reg_22[13]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(d_read_reg_22[14]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(d_read_reg_22[15]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(d_read_reg_22[16]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(d_read_reg_22[17]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(d_read_reg_22[1]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(d_read_reg_22[2]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(d_read_reg_22[3]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(d_read_reg_22[4]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(d_read_reg_22[5]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(d_read_reg_22[6]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(d_read_reg_22[7]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(d_read_reg_22[8]),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(d_read_reg_22[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Result_7_1_reg_2788[0]_i_1 
       (.I0(d_read_reg_22[17]),
        .I1(ap_return_int_reg[17]),
        .I2(ap_ce_reg),
        .O(grp_reg_ap_uint_18_s_fu_1119_ap_return[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \p_Result_7_reg_2769[0]_i_1 
       (.I0(d_read_reg_22[8]),
        .I1(ap_return_int_reg[8]),
        .I2(ap_ce_reg),
        .O(grp_reg_ap_uint_18_s_fu_1119_ap_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h353AC5CA)) 
    \q0[0]_i_1 
       (.I0(ap_return_int_reg[8]),
        .I1(d_read_reg_22[8]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[17]),
        .I4(d_read_reg_22[17]),
        .O(\ap_return_int_reg_reg[8]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'hCAC00A00)) 
    \q0[1]_i_2 
       (.I0(ap_return_int_reg[8]),
        .I1(d_read_reg_22[8]),
        .I2(ap_ce_reg),
        .I3(ap_return_int_reg[17]),
        .I4(d_read_reg_22[17]),
        .O(\ap_return_int_reg_reg[8]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_19_reg_2797[0]_i_2 
       (.I0(d_read_reg_22[16]),
        .I1(ap_return_int_reg[16]),
        .I2(ap_ce_reg),
        .O(\d_read_reg_22_reg[16]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_regslice_both
   (\B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp1_iter0_reg,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp1_iter2_reg,
    \sof_2_reg_276_reg[0] ,
    D,
    m_axis_video_TREADY_0,
    ap_enable_reg_pp1_iter0_reg_0,
    E,
    p_13_in,
    ap_enable_reg_pp1_iter1_reg,
    mOutPtr110_out,
    \ap_CS_fsm_reg[3]_0 ,
    \ap_CS_fsm_reg[4] ,
    m_axis_video_TDATA,
    SS,
    ap_clk,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1,
    ap_rst_n,
    ap_enable_reg_pp1_iter2_reg_0,
    sof_2_reg_276,
    sof_reg_251,
    \sof_2_reg_276_reg[0]_0 ,
    Q,
    MultiPixStream2AXIvideo_U0_ap_start,
    m_axis_video_TREADY,
    icmp_ln1348_fu_448_p225_in,
    icmp_ln1351_fu_459_p2,
    \B_V_data_1_state_reg[1]_0 ,
    stream_out_420_empty_n,
    \mOutPtr_reg[4] ,
    \B_V_data_1_payload_B_reg[47]_0 );
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp1_iter0_reg;
  output \ap_CS_fsm_reg[3] ;
  output ap_enable_reg_pp1_iter2_reg;
  output \sof_2_reg_276_reg[0] ;
  output [3:0]D;
  output m_axis_video_TREADY_0;
  output ap_enable_reg_pp1_iter0_reg_0;
  output [0:0]E;
  output p_13_in;
  output ap_enable_reg_pp1_iter1_reg;
  output mOutPtr110_out;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output \ap_CS_fsm_reg[4] ;
  output [47:0]m_axis_video_TDATA;
  input [0:0]SS;
  input ap_clk;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter1;
  input ap_rst_n;
  input ap_enable_reg_pp1_iter2_reg_0;
  input sof_2_reg_276;
  input sof_reg_251;
  input \sof_2_reg_276_reg[0]_0 ;
  input [4:0]Q;
  input MultiPixStream2AXIvideo_U0_ap_start;
  input m_axis_video_TREADY;
  input icmp_ln1348_fu_448_p225_in;
  input icmp_ln1351_fu_459_p2;
  input \B_V_data_1_state_reg[1]_0 ;
  input stream_out_420_empty_n;
  input \mOutPtr_reg[4] ;
  input [47:0]\B_V_data_1_payload_B_reg[47]_0 ;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[47]_i_1__0_n_4 ;
  wire \B_V_data_1_payload_A_reg_n_4_[0] ;
  wire \B_V_data_1_payload_A_reg_n_4_[10] ;
  wire \B_V_data_1_payload_A_reg_n_4_[11] ;
  wire \B_V_data_1_payload_A_reg_n_4_[12] ;
  wire \B_V_data_1_payload_A_reg_n_4_[13] ;
  wire \B_V_data_1_payload_A_reg_n_4_[14] ;
  wire \B_V_data_1_payload_A_reg_n_4_[15] ;
  wire \B_V_data_1_payload_A_reg_n_4_[16] ;
  wire \B_V_data_1_payload_A_reg_n_4_[17] ;
  wire \B_V_data_1_payload_A_reg_n_4_[18] ;
  wire \B_V_data_1_payload_A_reg_n_4_[19] ;
  wire \B_V_data_1_payload_A_reg_n_4_[1] ;
  wire \B_V_data_1_payload_A_reg_n_4_[20] ;
  wire \B_V_data_1_payload_A_reg_n_4_[21] ;
  wire \B_V_data_1_payload_A_reg_n_4_[22] ;
  wire \B_V_data_1_payload_A_reg_n_4_[23] ;
  wire \B_V_data_1_payload_A_reg_n_4_[24] ;
  wire \B_V_data_1_payload_A_reg_n_4_[25] ;
  wire \B_V_data_1_payload_A_reg_n_4_[26] ;
  wire \B_V_data_1_payload_A_reg_n_4_[27] ;
  wire \B_V_data_1_payload_A_reg_n_4_[28] ;
  wire \B_V_data_1_payload_A_reg_n_4_[29] ;
  wire \B_V_data_1_payload_A_reg_n_4_[2] ;
  wire \B_V_data_1_payload_A_reg_n_4_[30] ;
  wire \B_V_data_1_payload_A_reg_n_4_[31] ;
  wire \B_V_data_1_payload_A_reg_n_4_[32] ;
  wire \B_V_data_1_payload_A_reg_n_4_[33] ;
  wire \B_V_data_1_payload_A_reg_n_4_[34] ;
  wire \B_V_data_1_payload_A_reg_n_4_[35] ;
  wire \B_V_data_1_payload_A_reg_n_4_[36] ;
  wire \B_V_data_1_payload_A_reg_n_4_[37] ;
  wire \B_V_data_1_payload_A_reg_n_4_[38] ;
  wire \B_V_data_1_payload_A_reg_n_4_[39] ;
  wire \B_V_data_1_payload_A_reg_n_4_[3] ;
  wire \B_V_data_1_payload_A_reg_n_4_[40] ;
  wire \B_V_data_1_payload_A_reg_n_4_[41] ;
  wire \B_V_data_1_payload_A_reg_n_4_[42] ;
  wire \B_V_data_1_payload_A_reg_n_4_[43] ;
  wire \B_V_data_1_payload_A_reg_n_4_[44] ;
  wire \B_V_data_1_payload_A_reg_n_4_[45] ;
  wire \B_V_data_1_payload_A_reg_n_4_[46] ;
  wire \B_V_data_1_payload_A_reg_n_4_[47] ;
  wire \B_V_data_1_payload_A_reg_n_4_[4] ;
  wire \B_V_data_1_payload_A_reg_n_4_[5] ;
  wire \B_V_data_1_payload_A_reg_n_4_[6] ;
  wire \B_V_data_1_payload_A_reg_n_4_[7] ;
  wire \B_V_data_1_payload_A_reg_n_4_[8] ;
  wire \B_V_data_1_payload_A_reg_n_4_[9] ;
  wire [47:0]\B_V_data_1_payload_B_reg[47]_0 ;
  wire \B_V_data_1_payload_B_reg_n_4_[0] ;
  wire \B_V_data_1_payload_B_reg_n_4_[10] ;
  wire \B_V_data_1_payload_B_reg_n_4_[11] ;
  wire \B_V_data_1_payload_B_reg_n_4_[12] ;
  wire \B_V_data_1_payload_B_reg_n_4_[13] ;
  wire \B_V_data_1_payload_B_reg_n_4_[14] ;
  wire \B_V_data_1_payload_B_reg_n_4_[15] ;
  wire \B_V_data_1_payload_B_reg_n_4_[16] ;
  wire \B_V_data_1_payload_B_reg_n_4_[17] ;
  wire \B_V_data_1_payload_B_reg_n_4_[18] ;
  wire \B_V_data_1_payload_B_reg_n_4_[19] ;
  wire \B_V_data_1_payload_B_reg_n_4_[1] ;
  wire \B_V_data_1_payload_B_reg_n_4_[20] ;
  wire \B_V_data_1_payload_B_reg_n_4_[21] ;
  wire \B_V_data_1_payload_B_reg_n_4_[22] ;
  wire \B_V_data_1_payload_B_reg_n_4_[23] ;
  wire \B_V_data_1_payload_B_reg_n_4_[24] ;
  wire \B_V_data_1_payload_B_reg_n_4_[25] ;
  wire \B_V_data_1_payload_B_reg_n_4_[26] ;
  wire \B_V_data_1_payload_B_reg_n_4_[27] ;
  wire \B_V_data_1_payload_B_reg_n_4_[28] ;
  wire \B_V_data_1_payload_B_reg_n_4_[29] ;
  wire \B_V_data_1_payload_B_reg_n_4_[2] ;
  wire \B_V_data_1_payload_B_reg_n_4_[30] ;
  wire \B_V_data_1_payload_B_reg_n_4_[31] ;
  wire \B_V_data_1_payload_B_reg_n_4_[32] ;
  wire \B_V_data_1_payload_B_reg_n_4_[33] ;
  wire \B_V_data_1_payload_B_reg_n_4_[34] ;
  wire \B_V_data_1_payload_B_reg_n_4_[35] ;
  wire \B_V_data_1_payload_B_reg_n_4_[36] ;
  wire \B_V_data_1_payload_B_reg_n_4_[37] ;
  wire \B_V_data_1_payload_B_reg_n_4_[38] ;
  wire \B_V_data_1_payload_B_reg_n_4_[39] ;
  wire \B_V_data_1_payload_B_reg_n_4_[3] ;
  wire \B_V_data_1_payload_B_reg_n_4_[40] ;
  wire \B_V_data_1_payload_B_reg_n_4_[41] ;
  wire \B_V_data_1_payload_B_reg_n_4_[42] ;
  wire \B_V_data_1_payload_B_reg_n_4_[43] ;
  wire \B_V_data_1_payload_B_reg_n_4_[44] ;
  wire \B_V_data_1_payload_B_reg_n_4_[45] ;
  wire \B_V_data_1_payload_B_reg_n_4_[46] ;
  wire \B_V_data_1_payload_B_reg_n_4_[47] ;
  wire \B_V_data_1_payload_B_reg_n_4_[4] ;
  wire \B_V_data_1_payload_B_reg_n_4_[5] ;
  wire \B_V_data_1_payload_B_reg_n_4_[6] ;
  wire \B_V_data_1_payload_B_reg_n_4_[7] ;
  wire \B_V_data_1_payload_B_reg_n_4_[8] ;
  wire \B_V_data_1_payload_B_reg_n_4_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_4;
  wire \B_V_data_1_state[0]_i_1__2_n_4 ;
  wire \B_V_data_1_state[1]_i_1__4_n_4 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [3:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [4:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[4]_i_2__0_n_4 ;
  wire \ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4] ;
  wire ap_block_pp1_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter0_reg_0;
  wire ap_enable_reg_pp1_iter1;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter2_reg;
  wire ap_enable_reg_pp1_iter2_reg_0;
  wire ap_rst_n;
  wire icmp_ln1348_fu_448_p225_in;
  wire icmp_ln1351_fu_459_p2;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire [47:0]m_axis_video_TDATA;
  wire m_axis_video_TREADY;
  wire m_axis_video_TREADY_0;
  wire p_13_in;
  wire sof_2_reg_276;
  wire \sof_2_reg_276_reg[0] ;
  wire \sof_2_reg_276_reg[0]_0 ;
  wire sof_reg_251;
  wire stream_out_420_empty_n;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[47]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[47]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [24]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [25]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [26]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [27]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [28]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [29]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [30]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [31]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [32]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [33]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [34]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [35]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [36]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [37]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [38]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [39]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [40]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [41]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [42]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [43]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [44]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [45]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [46]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [47]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[47]_i_1__0_n_4 ),
        .D(\B_V_data_1_payload_B_reg[47]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[47]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [24]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [25]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [26]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [27]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [28]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [29]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [30]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [31]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [32]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [33]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [34]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [35]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [36]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [37]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [38]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [39]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [40]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [41]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [42]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [43]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [44]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [45]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [46]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [47]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[47]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_4),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(ap_enable_reg_pp1_iter1_reg),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(ap_rst_n),
        .I1(m_axis_video_TREADY),
        .I2(ap_enable_reg_pp1_iter1_reg),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(Q[3]),
        .O(ap_enable_reg_pp1_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__4 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(ap_enable_reg_pp1_iter1_reg),
        .O(\B_V_data_1_state[1]_i_1__4_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_4 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__4_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(SS));
  LUT4 #(
    .INIT(16'hF222)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Q[0]),
        .I1(MultiPixStream2AXIvideo_U0_ap_start),
        .I2(m_axis_video_TREADY_0),
        .I3(Q[2]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hEEEEEEFE)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(m_axis_video_TREADY_0),
        .I4(\ap_CS_fsm_reg[3] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF20FF202020FF20)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(\ap_CS_fsm_reg[3] ),
        .I1(m_axis_video_TREADY_0),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\ap_CS_fsm[4]_i_2__0_n_4 ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hA888A888A800A888)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(ap_enable_reg_pp1_iter1),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(stream_out_420_empty_n),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(ap_enable_reg_pp1_iter2_reg_0),
        .I5(\sof_2_reg_276_reg[0]_0 ),
        .O(\ap_CS_fsm[4]_i_2__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_CS_fsm[5]_i_1__0 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_block_pp1_stage0_11001),
        .I2(ap_enable_reg_pp1_iter1),
        .I3(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h04040FFF04040404)) 
    \ap_CS_fsm[5]_i_2__1 
       (.I0(\sof_2_reg_276_reg[0]_0 ),
        .I1(ap_enable_reg_pp1_iter2_reg_0),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(stream_out_420_empty_n),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(ap_enable_reg_pp1_iter1),
        .O(ap_block_pp1_stage0_11001));
  LUT6 #(
    .INIT(64'hE0E000E0E0E0E0E0)) 
    ap_enable_reg_pp1_iter0_i_1__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(\ap_CS_fsm_reg[3] ),
        .I2(ap_rst_n),
        .I3(icmp_ln1351_fu_459_p2),
        .I4(ap_block_pp1_stage0_11001),
        .I5(Q[3]),
        .O(ap_enable_reg_pp1_iter0_reg_0));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp1_iter1_i_1__0
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_enable_reg_pp1_iter1),
        .I2(ap_rst_n),
        .I3(\ap_CS_fsm_reg[3] ),
        .I4(ap_block_pp1_stage0_11001),
        .O(ap_enable_reg_pp1_iter0_reg));
  LUT6 #(
    .INIT(64'h08080808CC000000)) 
    ap_enable_reg_pp1_iter2_i_1
       (.I0(ap_enable_reg_pp1_iter2_reg_0),
        .I1(ap_rst_n),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_enable_reg_pp1_iter1),
        .I5(ap_block_pp1_stage0_11001),
        .O(ap_enable_reg_pp1_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \i_2_reg_747[11]_i_1 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(m_axis_video_TREADY),
        .O(\ap_CS_fsm_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1351_reg_761[0]_i_1 
       (.I0(Q[3]),
        .I1(ap_block_pp1_stage0_11001),
        .O(\ap_CS_fsm_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h8F000000)) 
    \int_isr[0]_i_3 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[2]),
        .I4(icmp_ln1348_fu_448_p225_in),
        .O(m_axis_video_TREADY_0));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h44040404)) 
    \j_reg_265[10]_i_1 
       (.I0(icmp_ln1348_fu_448_p225_in),
        .I1(Q[2]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(m_axis_video_TREADY),
        .O(\ap_CS_fsm_reg[3] ));
  LUT2 #(
    .INIT(4'h8)) 
    \j_reg_265[10]_i_2 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(p_13_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \j_reg_265[10]_i_5 
       (.I0(ap_block_pp1_stage0_11001),
        .I1(Q[3]),
        .I2(icmp_ln1351_fu_459_p2),
        .O(p_13_in));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[4]_i_3__4 
       (.I0(ap_enable_reg_pp1_iter1_reg),
        .I1(stream_out_420_empty_n),
        .I2(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[24]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[24] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[24] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[25]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[25] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[25] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[26]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[26] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[26] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[27]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[27] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[27] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[28]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[28] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[28] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[29]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[29] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[29] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[30]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[30] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[30] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[31]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[31] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[31] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[32]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[32] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[32] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[32]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[33]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[33] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[33] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[33]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[34]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[34] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[34] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[34]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[35]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[35] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[35] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[35]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[36]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[36] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[36] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[36]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[37]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[37] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[37] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[37]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[38]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[38] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[38] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[38]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[39]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[39] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[39] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[39]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[40]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[40] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[40] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[40]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[41]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[41] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[41] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[41]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[42]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[42] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[42] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[42]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[43]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[43] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[43] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[43]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[44]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[44] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[44] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[44]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[45]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[45] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[45] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[45]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[46]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[46] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[46] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[46]));
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[47]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[47] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[47] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[47]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \m_axis_video_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .I2(B_V_data_1_sel),
        .O(m_axis_video_TDATA[9]));
  LUT6 #(
    .INIT(64'hCACACACACAC0CACA)) 
    \sof_2_reg_276[0]_i_1 
       (.I0(sof_2_reg_276),
        .I1(sof_reg_251),
        .I2(\ap_CS_fsm_reg[3] ),
        .I3(ap_block_pp1_stage0_11001),
        .I4(ap_enable_reg_pp1_iter2_reg_0),
        .I5(\sof_2_reg_276_reg[0]_0 ),
        .O(\sof_2_reg_276_reg[0] ));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_regslice_both_113
   (\B_V_data_1_state_reg[1]_0 ,
    \sof_5_reg_274_reg[0] ,
    AXIvideo2MultiPixStream_U0_stream_in_write,
    B_V_data_1_sel0,
    \sof_reg_191_reg[0] ,
    \icmp_ln1219_reg_614_reg[0] ,
    E,
    \ap_CS_fsm_reg[4] ,
    \ap_CS_fsm_reg[4]_0 ,
    D,
    \icmp_ln1244_1_reg_590_reg[0] ,
    \ap_CS_fsm_reg[4]_1 ,
    \B_V_data_1_payload_B_reg[47]_0 ,
    \axi_data_V_8_reg_306_reg[47] ,
    \icmp_ln1244_1_reg_590_reg[0]_0 ,
    \icmp_ln1244_1_reg_590_reg[0]_1 ,
    \icmp_ln1244_reg_583_reg[0] ,
    \icmp_ln1244_reg_583_reg[0]_0 ,
    \ap_CS_fsm_reg[5] ,
    \axi_data_V_3_reg_295_reg[47] ,
    \icmp_ln1219_reg_614_reg[0]_0 ,
    \eol_reg_262_reg[0] ,
    ap_enable_reg_pp1_iter0_reg,
    \ap_CS_fsm_reg[4]_2 ,
    ap_enable_reg_pp1_iter1_reg,
    shiftReg_ce,
    \icmp_ln1219_reg_614_reg[0]_1 ,
    SS,
    ap_clk,
    sof_5_reg_274,
    sof_4_reg_213,
    p_0_in6_in,
    s_axis_video_TVALID,
    ap_rst_n,
    Q,
    ap_enable_reg_pp1_iter0,
    ap_enable_reg_pp1_iter1_reg_0,
    \icmp_ln1219_reg_614_reg[0]_2 ,
    ap_enable_reg_pp1_iter1_reg_1,
    stream_in_full_n,
    \pix_val_V_1_2_reg_627_reg[0] ,
    \axi_data_V_8_reg_306_reg[47]_0 ,
    \axi_data_V_8_reg_306_reg[47]_1 ,
    \pix_val_V_0_2_reg_622_reg[0] ,
    \axi_data_V_8_reg_306_reg[0] ,
    \pix_val_V_3_4_reg_637_reg[0] ,
    \eol_reg_262_reg[0]_0 ,
    eol_reg_262,
    axi_last_V_9_reg_343,
    sof_reg_191,
    s_axis_video_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output \sof_5_reg_274_reg[0] ;
  output AXIvideo2MultiPixStream_U0_stream_in_write;
  output B_V_data_1_sel0;
  output \sof_reg_191_reg[0] ;
  output \icmp_ln1219_reg_614_reg[0] ;
  output [0:0]E;
  output \ap_CS_fsm_reg[4] ;
  output [0:0]\ap_CS_fsm_reg[4]_0 ;
  output [7:0]D;
  output [7:0]\icmp_ln1244_1_reg_590_reg[0] ;
  output \ap_CS_fsm_reg[4]_1 ;
  output [47:0]\B_V_data_1_payload_B_reg[47]_0 ;
  output [47:0]\axi_data_V_8_reg_306_reg[47] ;
  output [7:0]\icmp_ln1244_1_reg_590_reg[0]_0 ;
  output [7:0]\icmp_ln1244_1_reg_590_reg[0]_1 ;
  output [7:0]\icmp_ln1244_reg_583_reg[0] ;
  output [7:0]\icmp_ln1244_reg_583_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[5] ;
  output [47:0]\axi_data_V_3_reg_295_reg[47] ;
  output \icmp_ln1219_reg_614_reg[0]_0 ;
  output \eol_reg_262_reg[0] ;
  output [1:0]ap_enable_reg_pp1_iter0_reg;
  output \ap_CS_fsm_reg[4]_2 ;
  output ap_enable_reg_pp1_iter1_reg;
  output shiftReg_ce;
  output [0:0]\icmp_ln1219_reg_614_reg[0]_1 ;
  input [0:0]SS;
  input ap_clk;
  input sof_5_reg_274;
  input sof_4_reg_213;
  input p_0_in6_in;
  input s_axis_video_TVALID;
  input ap_rst_n;
  input [3:0]Q;
  input ap_enable_reg_pp1_iter0;
  input ap_enable_reg_pp1_iter1_reg_0;
  input \icmp_ln1219_reg_614_reg[0]_2 ;
  input ap_enable_reg_pp1_iter1_reg_1;
  input stream_in_full_n;
  input \pix_val_V_1_2_reg_627_reg[0] ;
  input [47:0]\axi_data_V_8_reg_306_reg[47]_0 ;
  input [47:0]\axi_data_V_8_reg_306_reg[47]_1 ;
  input \pix_val_V_0_2_reg_622_reg[0] ;
  input \axi_data_V_8_reg_306_reg[0] ;
  input \pix_val_V_3_4_reg_637_reg[0] ;
  input \eol_reg_262_reg[0]_0 ;
  input eol_reg_262;
  input axi_last_V_9_reg_343;
  input sof_reg_191;
  input [47:0]s_axis_video_TDATA;

  wire AXIvideo2MultiPixStream_U0_stream_in_write;
  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_4_[0] ;
  wire \B_V_data_1_payload_A_reg_n_4_[10] ;
  wire \B_V_data_1_payload_A_reg_n_4_[11] ;
  wire \B_V_data_1_payload_A_reg_n_4_[12] ;
  wire \B_V_data_1_payload_A_reg_n_4_[13] ;
  wire \B_V_data_1_payload_A_reg_n_4_[14] ;
  wire \B_V_data_1_payload_A_reg_n_4_[15] ;
  wire \B_V_data_1_payload_A_reg_n_4_[16] ;
  wire \B_V_data_1_payload_A_reg_n_4_[17] ;
  wire \B_V_data_1_payload_A_reg_n_4_[18] ;
  wire \B_V_data_1_payload_A_reg_n_4_[19] ;
  wire \B_V_data_1_payload_A_reg_n_4_[1] ;
  wire \B_V_data_1_payload_A_reg_n_4_[20] ;
  wire \B_V_data_1_payload_A_reg_n_4_[21] ;
  wire \B_V_data_1_payload_A_reg_n_4_[22] ;
  wire \B_V_data_1_payload_A_reg_n_4_[23] ;
  wire \B_V_data_1_payload_A_reg_n_4_[24] ;
  wire \B_V_data_1_payload_A_reg_n_4_[25] ;
  wire \B_V_data_1_payload_A_reg_n_4_[26] ;
  wire \B_V_data_1_payload_A_reg_n_4_[27] ;
  wire \B_V_data_1_payload_A_reg_n_4_[28] ;
  wire \B_V_data_1_payload_A_reg_n_4_[29] ;
  wire \B_V_data_1_payload_A_reg_n_4_[2] ;
  wire \B_V_data_1_payload_A_reg_n_4_[30] ;
  wire \B_V_data_1_payload_A_reg_n_4_[31] ;
  wire \B_V_data_1_payload_A_reg_n_4_[32] ;
  wire \B_V_data_1_payload_A_reg_n_4_[33] ;
  wire \B_V_data_1_payload_A_reg_n_4_[34] ;
  wire \B_V_data_1_payload_A_reg_n_4_[35] ;
  wire \B_V_data_1_payload_A_reg_n_4_[36] ;
  wire \B_V_data_1_payload_A_reg_n_4_[37] ;
  wire \B_V_data_1_payload_A_reg_n_4_[38] ;
  wire \B_V_data_1_payload_A_reg_n_4_[39] ;
  wire \B_V_data_1_payload_A_reg_n_4_[3] ;
  wire \B_V_data_1_payload_A_reg_n_4_[40] ;
  wire \B_V_data_1_payload_A_reg_n_4_[41] ;
  wire \B_V_data_1_payload_A_reg_n_4_[42] ;
  wire \B_V_data_1_payload_A_reg_n_4_[43] ;
  wire \B_V_data_1_payload_A_reg_n_4_[44] ;
  wire \B_V_data_1_payload_A_reg_n_4_[45] ;
  wire \B_V_data_1_payload_A_reg_n_4_[46] ;
  wire \B_V_data_1_payload_A_reg_n_4_[47] ;
  wire \B_V_data_1_payload_A_reg_n_4_[4] ;
  wire \B_V_data_1_payload_A_reg_n_4_[5] ;
  wire \B_V_data_1_payload_A_reg_n_4_[6] ;
  wire \B_V_data_1_payload_A_reg_n_4_[7] ;
  wire \B_V_data_1_payload_A_reg_n_4_[8] ;
  wire \B_V_data_1_payload_A_reg_n_4_[9] ;
  wire [47:0]\B_V_data_1_payload_B_reg[47]_0 ;
  wire \B_V_data_1_payload_B_reg_n_4_[0] ;
  wire \B_V_data_1_payload_B_reg_n_4_[10] ;
  wire \B_V_data_1_payload_B_reg_n_4_[11] ;
  wire \B_V_data_1_payload_B_reg_n_4_[12] ;
  wire \B_V_data_1_payload_B_reg_n_4_[13] ;
  wire \B_V_data_1_payload_B_reg_n_4_[14] ;
  wire \B_V_data_1_payload_B_reg_n_4_[15] ;
  wire \B_V_data_1_payload_B_reg_n_4_[16] ;
  wire \B_V_data_1_payload_B_reg_n_4_[17] ;
  wire \B_V_data_1_payload_B_reg_n_4_[18] ;
  wire \B_V_data_1_payload_B_reg_n_4_[19] ;
  wire \B_V_data_1_payload_B_reg_n_4_[1] ;
  wire \B_V_data_1_payload_B_reg_n_4_[20] ;
  wire \B_V_data_1_payload_B_reg_n_4_[21] ;
  wire \B_V_data_1_payload_B_reg_n_4_[22] ;
  wire \B_V_data_1_payload_B_reg_n_4_[23] ;
  wire \B_V_data_1_payload_B_reg_n_4_[24] ;
  wire \B_V_data_1_payload_B_reg_n_4_[25] ;
  wire \B_V_data_1_payload_B_reg_n_4_[26] ;
  wire \B_V_data_1_payload_B_reg_n_4_[27] ;
  wire \B_V_data_1_payload_B_reg_n_4_[28] ;
  wire \B_V_data_1_payload_B_reg_n_4_[29] ;
  wire \B_V_data_1_payload_B_reg_n_4_[2] ;
  wire \B_V_data_1_payload_B_reg_n_4_[30] ;
  wire \B_V_data_1_payload_B_reg_n_4_[31] ;
  wire \B_V_data_1_payload_B_reg_n_4_[32] ;
  wire \B_V_data_1_payload_B_reg_n_4_[33] ;
  wire \B_V_data_1_payload_B_reg_n_4_[34] ;
  wire \B_V_data_1_payload_B_reg_n_4_[35] ;
  wire \B_V_data_1_payload_B_reg_n_4_[36] ;
  wire \B_V_data_1_payload_B_reg_n_4_[37] ;
  wire \B_V_data_1_payload_B_reg_n_4_[38] ;
  wire \B_V_data_1_payload_B_reg_n_4_[39] ;
  wire \B_V_data_1_payload_B_reg_n_4_[3] ;
  wire \B_V_data_1_payload_B_reg_n_4_[40] ;
  wire \B_V_data_1_payload_B_reg_n_4_[41] ;
  wire \B_V_data_1_payload_B_reg_n_4_[42] ;
  wire \B_V_data_1_payload_B_reg_n_4_[43] ;
  wire \B_V_data_1_payload_B_reg_n_4_[44] ;
  wire \B_V_data_1_payload_B_reg_n_4_[45] ;
  wire \B_V_data_1_payload_B_reg_n_4_[46] ;
  wire \B_V_data_1_payload_B_reg_n_4_[47] ;
  wire \B_V_data_1_payload_B_reg_n_4_[4] ;
  wire \B_V_data_1_payload_B_reg_n_4_[5] ;
  wire \B_V_data_1_payload_B_reg_n_4_[6] ;
  wire \B_V_data_1_payload_B_reg_n_4_[7] ;
  wire \B_V_data_1_payload_B_reg_n_4_[8] ;
  wire \B_V_data_1_payload_B_reg_n_4_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1__1_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1_n_4 ;
  wire \B_V_data_1_state[1]_i_4_n_4 ;
  wire \B_V_data_1_state[1]_i_5_n_4 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire [7:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[4] ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[4]_1 ;
  wire \ap_CS_fsm_reg[4]_2 ;
  wire [0:0]\ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire [1:0]ap_enable_reg_pp1_iter0_reg;
  wire ap_enable_reg_pp1_iter1_reg;
  wire ap_enable_reg_pp1_iter1_reg_0;
  wire ap_enable_reg_pp1_iter1_reg_1;
  wire ap_rst_n;
  wire [47:0]\axi_data_V_3_reg_295_reg[47] ;
  wire \axi_data_V_8_reg_306_reg[0] ;
  wire [47:0]\axi_data_V_8_reg_306_reg[47] ;
  wire [47:0]\axi_data_V_8_reg_306_reg[47]_0 ;
  wire [47:0]\axi_data_V_8_reg_306_reg[47]_1 ;
  wire axi_last_V_9_reg_343;
  wire eol_reg_262;
  wire \eol_reg_262_reg[0] ;
  wire \eol_reg_262_reg[0]_0 ;
  wire \icmp_ln1219_reg_614_reg[0] ;
  wire \icmp_ln1219_reg_614_reg[0]_0 ;
  wire [0:0]\icmp_ln1219_reg_614_reg[0]_1 ;
  wire \icmp_ln1219_reg_614_reg[0]_2 ;
  wire [7:0]\icmp_ln1244_1_reg_590_reg[0] ;
  wire [7:0]\icmp_ln1244_1_reg_590_reg[0]_0 ;
  wire [7:0]\icmp_ln1244_1_reg_590_reg[0]_1 ;
  wire [7:0]\icmp_ln1244_reg_583_reg[0] ;
  wire [7:0]\icmp_ln1244_reg_583_reg[0]_0 ;
  wire p_0_in6_in;
  wire \pix_val_V_0_2_reg_622[0]_i_2_n_4 ;
  wire \pix_val_V_0_2_reg_622[0]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_622[1]_i_2_n_4 ;
  wire \pix_val_V_0_2_reg_622[1]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_622[2]_i_2_n_4 ;
  wire \pix_val_V_0_2_reg_622[2]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_622[3]_i_2_n_4 ;
  wire \pix_val_V_0_2_reg_622[3]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_622[4]_i_2_n_4 ;
  wire \pix_val_V_0_2_reg_622[4]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_622[5]_i_2_n_4 ;
  wire \pix_val_V_0_2_reg_622[5]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_622[6]_i_2_n_4 ;
  wire \pix_val_V_0_2_reg_622[6]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_622[7]_i_3_n_4 ;
  wire \pix_val_V_0_2_reg_622[7]_i_4_n_4 ;
  wire \pix_val_V_0_2_reg_622_reg[0] ;
  wire \pix_val_V_1_2_reg_627[0]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_627[1]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_627[2]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_627[3]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_627[4]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_627[5]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_627[6]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_627[7]_i_2_n_4 ;
  wire \pix_val_V_1_2_reg_627_reg[0] ;
  wire \pix_val_V_3_4_reg_637[0]_i_2_n_4 ;
  wire \pix_val_V_3_4_reg_637[0]_i_3_n_4 ;
  wire \pix_val_V_3_4_reg_637[1]_i_2_n_4 ;
  wire \pix_val_V_3_4_reg_637[1]_i_3_n_4 ;
  wire \pix_val_V_3_4_reg_637[2]_i_2_n_4 ;
  wire \pix_val_V_3_4_reg_637[2]_i_3_n_4 ;
  wire \pix_val_V_3_4_reg_637[3]_i_2_n_4 ;
  wire \pix_val_V_3_4_reg_637[3]_i_3_n_4 ;
  wire \pix_val_V_3_4_reg_637[4]_i_2_n_4 ;
  wire \pix_val_V_3_4_reg_637[4]_i_3_n_4 ;
  wire \pix_val_V_3_4_reg_637[5]_i_2_n_4 ;
  wire \pix_val_V_3_4_reg_637[5]_i_3_n_4 ;
  wire \pix_val_V_3_4_reg_637[6]_i_2_n_4 ;
  wire \pix_val_V_3_4_reg_637[6]_i_3_n_4 ;
  wire \pix_val_V_3_4_reg_637[7]_i_2_n_4 ;
  wire \pix_val_V_3_4_reg_637[7]_i_3_n_4 ;
  wire \pix_val_V_3_4_reg_637_reg[0] ;
  wire \pix_val_V_4_3_reg_642[0]_i_2_n_4 ;
  wire \pix_val_V_4_3_reg_642[1]_i_2_n_4 ;
  wire \pix_val_V_4_3_reg_642[2]_i_2_n_4 ;
  wire \pix_val_V_4_3_reg_642[3]_i_2_n_4 ;
  wire \pix_val_V_4_3_reg_642[4]_i_2_n_4 ;
  wire \pix_val_V_4_3_reg_642[5]_i_2_n_4 ;
  wire \pix_val_V_4_3_reg_642[6]_i_2_n_4 ;
  wire \pix_val_V_4_3_reg_642[7]_i_2_n_4 ;
  wire [47:0]s_axis_video_TDATA;
  wire s_axis_video_TVALID;
  wire shiftReg_ce;
  wire sof_4_reg_213;
  wire sof_5_reg_274;
  wire \sof_5_reg_274_reg[0] ;
  wire sof_reg_191;
  wire \sof_reg_191_reg[0] ;
  wire stream_in_full_n;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[47]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[24]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[25]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[26]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[27]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[28]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[29]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[30]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[31]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[32]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[33]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[34]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[35]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[36]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[37]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[38]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[39]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[40]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[41]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[42]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[43]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[44]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[45]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[46]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[47]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[47]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[24]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[24] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[25]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[25] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[26]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[26] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[27]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[27] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[28]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[28] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[29]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[29] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[30]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[30] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[31]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[31] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[32] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[32]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[32] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[33] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[33]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[33] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[34] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[34]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[34] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[35] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[35]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[35] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[36] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[36]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[36] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[37] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[37]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[37] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[38] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[38]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[38] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[39] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[39]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[39] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[40] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[40]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[40] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[41] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[41]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[41] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[42] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[42]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[42] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[43] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[43]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[43] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[44] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[44]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[44] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[45] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[45]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[45] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[46] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[46]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[46] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[47] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[47]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[47] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(s_axis_video_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(B_V_data_1_sel0),
        .I1(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_4),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hC4CCC000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(B_V_data_1_sel0),
        .I1(ap_rst_n),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel0),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .O(B_V_data_1_state));
  LUT6 #(
    .INIT(64'hEEEEFEEEEEEEEEEE)) 
    \B_V_data_1_state[1]_i_3 
       (.I0(\sof_reg_191_reg[0] ),
        .I1(\B_V_data_1_state[1]_i_4_n_4 ),
        .I2(\B_V_data_1_state[1]_i_5_n_4 ),
        .I3(Q[1]),
        .I4(\icmp_ln1219_reg_614_reg[0] ),
        .I5(ap_enable_reg_pp1_iter0),
        .O(B_V_data_1_sel0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \B_V_data_1_state[1]_i_4 
       (.I0(axi_last_V_9_reg_343),
        .I1(Q[3]),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[1]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'h0808082A)) 
    \B_V_data_1_state[1]_i_5 
       (.I0(ap_enable_reg_pp1_iter1_reg_0),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\eol_reg_262_reg[0]_0 ),
        .I3(sof_5_reg_274),
        .I4(eol_reg_262),
        .O(\B_V_data_1_state[1]_i_5_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__4 
       (.I0(\icmp_ln1219_reg_614_reg[0]_2 ),
        .I1(ap_enable_reg_pp1_iter1_reg_1),
        .I2(Q[1]),
        .I3(\icmp_ln1219_reg_614_reg[0] ),
        .I4(stream_in_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_enable_reg_pp1_iter1_reg_0),
        .I1(\icmp_ln1219_reg_614_reg[0] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(Q[1]),
        .I4(p_0_in6_in),
        .O(ap_enable_reg_pp1_iter0_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \ap_CS_fsm[5]_i_1__1 
       (.I0(ap_enable_reg_pp1_iter1_reg_0),
        .I1(\icmp_ln1219_reg_614_reg[0] ),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(Q[1]),
        .O(ap_enable_reg_pp1_iter0_reg[1]));
  LUT6 #(
    .INIT(64'h04FF040404040404)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(\icmp_ln1219_reg_614_reg[0]_2 ),
        .I1(ap_enable_reg_pp1_iter1_reg_1),
        .I2(stream_in_full_n),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(\B_V_data_1_state[1]_i_5_n_4 ),
        .O(\icmp_ln1219_reg_614_reg[0] ));
  LUT6 #(
    .INIT(64'hEFEFEF0000000000)) 
    ap_enable_reg_pp1_iter0_i_1__1
       (.I0(ap_enable_reg_pp1_iter1_reg_0),
        .I1(\icmp_ln1219_reg_614_reg[0] ),
        .I2(Q[1]),
        .I3(p_0_in6_in),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[4]_2 ));
  LUT6 #(
    .INIT(64'h2E220C0000000000)) 
    ap_enable_reg_pp1_iter1_i_1__1
       (.I0(ap_enable_reg_pp1_iter1_reg_0),
        .I1(\icmp_ln1219_reg_614_reg[0] ),
        .I2(p_0_in6_in),
        .I3(ap_enable_reg_pp1_iter1_reg_1),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_reg));
  LUT5 #(
    .INIT(32'hFFFF0040)) 
    \axi_data_V_3_reg_295[47]_i_1 
       (.I0(\icmp_ln1219_reg_614_reg[0]_2 ),
        .I1(ap_enable_reg_pp1_iter1_reg_1),
        .I2(Q[1]),
        .I3(\icmp_ln1219_reg_614_reg[0] ),
        .I4(p_0_in6_in),
        .O(\icmp_ln1219_reg_614_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[0]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [0]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .O(\axi_data_V_3_reg_295_reg[47] [0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[10]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [10]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .O(\axi_data_V_3_reg_295_reg[47] [10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[11]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [11]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .O(\axi_data_V_3_reg_295_reg[47] [11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[12]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [12]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .O(\axi_data_V_3_reg_295_reg[47] [12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[13]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [13]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .O(\axi_data_V_3_reg_295_reg[47] [13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[14]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [14]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .O(\axi_data_V_3_reg_295_reg[47] [14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[15]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [15]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .O(\axi_data_V_3_reg_295_reg[47] [15]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[16]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [16]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .O(\axi_data_V_3_reg_295_reg[47] [16]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[17]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [17]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .O(\axi_data_V_3_reg_295_reg[47] [17]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[18]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [18]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .O(\axi_data_V_3_reg_295_reg[47] [18]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[19]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [19]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .O(\axi_data_V_3_reg_295_reg[47] [19]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[1]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [1]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .O(\axi_data_V_3_reg_295_reg[47] [1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[20]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [20]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .O(\axi_data_V_3_reg_295_reg[47] [20]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[21]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [21]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .O(\axi_data_V_3_reg_295_reg[47] [21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[22]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [22]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .O(\axi_data_V_3_reg_295_reg[47] [22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[23]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [23]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .O(\axi_data_V_3_reg_295_reg[47] [23]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[24]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [24]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[24] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[24] ),
        .O(\axi_data_V_3_reg_295_reg[47] [24]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[25]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [25]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[25] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[25] ),
        .O(\axi_data_V_3_reg_295_reg[47] [25]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[26]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [26]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[26] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[26] ),
        .O(\axi_data_V_3_reg_295_reg[47] [26]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[27]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [27]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[27] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[27] ),
        .O(\axi_data_V_3_reg_295_reg[47] [27]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[28]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [28]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[28] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[28] ),
        .O(\axi_data_V_3_reg_295_reg[47] [28]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[29]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [29]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[29] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[29] ),
        .O(\axi_data_V_3_reg_295_reg[47] [29]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[2]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [2]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .O(\axi_data_V_3_reg_295_reg[47] [2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[30]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [30]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[30] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[30] ),
        .O(\axi_data_V_3_reg_295_reg[47] [30]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[31]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [31]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[31] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[31] ),
        .O(\axi_data_V_3_reg_295_reg[47] [31]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[32]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [32]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[32] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[32] ),
        .O(\axi_data_V_3_reg_295_reg[47] [32]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[33]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [33]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[33] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[33] ),
        .O(\axi_data_V_3_reg_295_reg[47] [33]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[34]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [34]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[34] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[34] ),
        .O(\axi_data_V_3_reg_295_reg[47] [34]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[35]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [35]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[35] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[35] ),
        .O(\axi_data_V_3_reg_295_reg[47] [35]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[36]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [36]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[36] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[36] ),
        .O(\axi_data_V_3_reg_295_reg[47] [36]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[37]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [37]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[37] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[37] ),
        .O(\axi_data_V_3_reg_295_reg[47] [37]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[38]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [38]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[38] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[38] ),
        .O(\axi_data_V_3_reg_295_reg[47] [38]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[39]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [39]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[39] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[39] ),
        .O(\axi_data_V_3_reg_295_reg[47] [39]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[3]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [3]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .O(\axi_data_V_3_reg_295_reg[47] [3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[40]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [40]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[40] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[40] ),
        .O(\axi_data_V_3_reg_295_reg[47] [40]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[41]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [41]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[41] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[41] ),
        .O(\axi_data_V_3_reg_295_reg[47] [41]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[42]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [42]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[42] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[42] ),
        .O(\axi_data_V_3_reg_295_reg[47] [42]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[43]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [43]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[43] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[43] ),
        .O(\axi_data_V_3_reg_295_reg[47] [43]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[44]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [44]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[44] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[44] ),
        .O(\axi_data_V_3_reg_295_reg[47] [44]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[45]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [45]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[45] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[45] ),
        .O(\axi_data_V_3_reg_295_reg[47] [45]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[46]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [46]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[46] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[46] ),
        .O(\axi_data_V_3_reg_295_reg[47] [46]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    \axi_data_V_4_reg_331[47]_i_1 
       (.I0(Q[2]),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(Q[3]),
        .I3(axi_last_V_9_reg_343),
        .O(\ap_CS_fsm_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[47]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [47]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[47] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[47] ),
        .O(\axi_data_V_3_reg_295_reg[47] [47]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[4]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [4]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .O(\axi_data_V_3_reg_295_reg[47] [4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[5]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [5]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .O(\axi_data_V_3_reg_295_reg[47] [5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[6]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [6]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .O(\axi_data_V_3_reg_295_reg[47] [6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[7]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [7]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .O(\axi_data_V_3_reg_295_reg[47] [7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[8]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [8]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .O(\axi_data_V_3_reg_295_reg[47] [8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_4_reg_331[9]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_1 [9]),
        .I1(Q[2]),
        .I2(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .I3(B_V_data_1_sel),
        .I4(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .O(\axi_data_V_3_reg_295_reg[47] [9]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[0]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [0]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [0]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [0]),
        .O(\axi_data_V_8_reg_306_reg[47] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[10]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [10]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [10]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [10]),
        .O(\axi_data_V_8_reg_306_reg[47] [10]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[11]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [11]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [11]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [11]),
        .O(\axi_data_V_8_reg_306_reg[47] [11]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[12]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [12]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [12]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [12]),
        .O(\axi_data_V_8_reg_306_reg[47] [12]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[13]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [13]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [13]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [13]),
        .O(\axi_data_V_8_reg_306_reg[47] [13]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[14]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [14]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [14]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [14]),
        .O(\axi_data_V_8_reg_306_reg[47] [14]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[15]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [15]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [15]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [15]),
        .O(\axi_data_V_8_reg_306_reg[47] [15]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[16]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [16]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [16]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [16]),
        .O(\axi_data_V_8_reg_306_reg[47] [16]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[17]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [17]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [17]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [17]),
        .O(\axi_data_V_8_reg_306_reg[47] [17]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[18]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [18]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [18]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [18]),
        .O(\axi_data_V_8_reg_306_reg[47] [18]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[19]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [19]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [19]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [19]),
        .O(\axi_data_V_8_reg_306_reg[47] [19]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[1]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [1]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [1]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [1]),
        .O(\axi_data_V_8_reg_306_reg[47] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[20]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [20]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [20]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [20]),
        .O(\axi_data_V_8_reg_306_reg[47] [20]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[21]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [21]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [21]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [21]),
        .O(\axi_data_V_8_reg_306_reg[47] [21]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[22]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [22]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [22]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [22]),
        .O(\axi_data_V_8_reg_306_reg[47] [22]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[23]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [23]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [23]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [23]),
        .O(\axi_data_V_8_reg_306_reg[47] [23]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[24]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [24]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [24]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [24]),
        .O(\axi_data_V_8_reg_306_reg[47] [24]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[25]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [25]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [25]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [25]),
        .O(\axi_data_V_8_reg_306_reg[47] [25]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[26]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [26]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [26]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [26]),
        .O(\axi_data_V_8_reg_306_reg[47] [26]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[27]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [27]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [27]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [27]),
        .O(\axi_data_V_8_reg_306_reg[47] [27]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[28]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [28]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [28]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [28]),
        .O(\axi_data_V_8_reg_306_reg[47] [28]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[29]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [29]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [29]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [29]),
        .O(\axi_data_V_8_reg_306_reg[47] [29]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[2]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [2]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [2]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [2]),
        .O(\axi_data_V_8_reg_306_reg[47] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[30]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [30]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [30]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [30]),
        .O(\axi_data_V_8_reg_306_reg[47] [30]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[31]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [31]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [31]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [31]),
        .O(\axi_data_V_8_reg_306_reg[47] [31]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[32]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [32]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [32]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [32]),
        .O(\axi_data_V_8_reg_306_reg[47] [32]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[33]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [33]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [33]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [33]),
        .O(\axi_data_V_8_reg_306_reg[47] [33]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[34]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [34]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [34]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [34]),
        .O(\axi_data_V_8_reg_306_reg[47] [34]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[35]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [35]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [35]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [35]),
        .O(\axi_data_V_8_reg_306_reg[47] [35]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[36]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [36]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [36]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [36]),
        .O(\axi_data_V_8_reg_306_reg[47] [36]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[37]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [37]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [37]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [37]),
        .O(\axi_data_V_8_reg_306_reg[47] [37]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[38]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [38]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [38]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [38]),
        .O(\axi_data_V_8_reg_306_reg[47] [38]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[39]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [39]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [39]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [39]),
        .O(\axi_data_V_8_reg_306_reg[47] [39]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[3]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [3]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [3]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [3]),
        .O(\axi_data_V_8_reg_306_reg[47] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[40]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [40]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [40]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [40]),
        .O(\axi_data_V_8_reg_306_reg[47] [40]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[41]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [41]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [41]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [41]),
        .O(\axi_data_V_8_reg_306_reg[47] [41]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[42]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [42]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [42]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [42]),
        .O(\axi_data_V_8_reg_306_reg[47] [42]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[43]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [43]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [43]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [43]),
        .O(\axi_data_V_8_reg_306_reg[47] [43]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[44]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [44]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [44]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [44]),
        .O(\axi_data_V_8_reg_306_reg[47] [44]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[45]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [45]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [45]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [45]),
        .O(\axi_data_V_8_reg_306_reg[47] [45]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[46]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [46]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [46]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [46]),
        .O(\axi_data_V_8_reg_306_reg[47] [46]));
  LUT1 #(
    .INIT(2'h1)) 
    \axi_data_V_8_reg_306[47]_i_1 
       (.I0(\ap_CS_fsm_reg[4] ),
        .O(E));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[47]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [47]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [47]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [47]),
        .O(\axi_data_V_8_reg_306_reg[47] [47]));
  LUT3 #(
    .INIT(8'hDF)) 
    \axi_data_V_8_reg_306[47]_i_3 
       (.I0(Q[1]),
        .I1(\icmp_ln1219_reg_614_reg[0] ),
        .I2(ap_enable_reg_pp1_iter0),
        .O(\ap_CS_fsm_reg[4] ));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_data_V_8_reg_306[47]_i_4 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp1_iter1_reg_1),
        .I2(\icmp_ln1219_reg_614_reg[0]_2 ),
        .O(\ap_CS_fsm_reg[4]_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[4]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [4]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [4]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [4]),
        .O(\axi_data_V_8_reg_306_reg[47] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[5]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [5]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [5]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [5]),
        .O(\axi_data_V_8_reg_306_reg[47] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[6]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [6]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [6]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [6]),
        .O(\axi_data_V_8_reg_306_reg[47] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[7]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [7]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [7]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [7]),
        .O(\axi_data_V_8_reg_306_reg[47] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[8]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [8]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [8]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [8]),
        .O(\axi_data_V_8_reg_306_reg[47] [8]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_data_V_8_reg_306[9]_i_1 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [9]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [9]),
        .I3(\axi_data_V_8_reg_306_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [9]),
        .O(\axi_data_V_8_reg_306_reg[47] [9]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[0] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[0] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[10] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[10] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[11] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[11] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[12] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[12] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[13] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[13] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[14] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[14] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[15] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[15] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[16] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[16] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[17] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[17] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[18] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[18] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[19] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[19] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[1] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[1] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[20] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[20] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[21] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[21] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[22] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[22] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[23]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[23] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[23] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[24]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[24] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[24] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[25]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[25] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[25] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[26]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[26] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[26] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[27]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[27] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[27] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[28]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[28] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[28] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[29]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[29] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[29] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[2] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[2] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[30]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[30] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[30] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[31]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[31] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[31] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[32]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[32] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[32] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [32]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[33]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[33] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[33] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [33]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[34]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[34] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[34] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [34]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[35]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[35] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[35] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [35]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[36]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[36] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[36] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [36]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[37]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[37] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[37] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [37]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[38]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[38] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[38] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [38]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[39]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[39] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[39] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [39]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[3] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[3] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[40]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[40] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[40] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [40]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[41]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[41] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[41] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [41]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[42]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[42] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[42] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [42]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[43]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[43] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[43] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [43]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[44]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[44] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[44] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [44]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[45]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[45] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[45] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [45]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[46]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[46] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[46] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [46]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[47]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[47] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[47] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [47]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[4] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[4] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[5] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[5] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[6] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[6] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[7] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[7] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[8] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[8] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_reg_167[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_4_[9] ),
        .I1(B_V_data_1_sel),
        .I2(\B_V_data_1_payload_A_reg_n_4_[9] ),
        .O(\B_V_data_1_payload_B_reg[47]_0 [9]));
  LUT3 #(
    .INIT(8'h40)) 
    \axi_last_V_reg_179[0]_i_1 
       (.I0(sof_reg_191),
        .I1(Q[0]),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\sof_reg_191_reg[0] ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \eol_reg_262[0]_i_1 
       (.I0(eol_reg_262),
        .I1(AXIvideo2MultiPixStream_U0_stream_in_write),
        .I2(\eol_reg_262_reg[0]_0 ),
        .I3(p_0_in6_in),
        .O(\eol_reg_262_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h8ABA)) 
    \icmp_ln1219_reg_614[0]_i_1 
       (.I0(\icmp_ln1219_reg_614_reg[0]_2 ),
        .I1(\icmp_ln1219_reg_614_reg[0] ),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp1_iter1_reg_0),
        .O(\icmp_ln1219_reg_614_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_622[0]_i_1 
       (.I0(\pix_val_V_0_2_reg_622[0]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[0]_i_3_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[0]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [16]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [16]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [16]),
        .O(\pix_val_V_0_2_reg_622[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[0]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [0]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [0]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [0]),
        .O(\pix_val_V_0_2_reg_622[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_622[1]_i_1 
       (.I0(\pix_val_V_0_2_reg_622[1]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[1]_i_3_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[1]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [17]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [17]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [17]),
        .O(\pix_val_V_0_2_reg_622[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[1]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [1]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [1]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [1]),
        .O(\pix_val_V_0_2_reg_622[1]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_622[2]_i_1 
       (.I0(\pix_val_V_0_2_reg_622[2]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[2]_i_3_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[2]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [18]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [18]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [18]),
        .O(\pix_val_V_0_2_reg_622[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[2]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [2]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [2]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [2]),
        .O(\pix_val_V_0_2_reg_622[2]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_622[3]_i_1 
       (.I0(\pix_val_V_0_2_reg_622[3]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[3]_i_3_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[3]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [19]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [19]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [19]),
        .O(\pix_val_V_0_2_reg_622[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[3]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [3]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [3]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [3]),
        .O(\pix_val_V_0_2_reg_622[3]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_622[4]_i_1 
       (.I0(\pix_val_V_0_2_reg_622[4]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[4]_i_3_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[4]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [20]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [20]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [20]),
        .O(\pix_val_V_0_2_reg_622[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[4]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [4]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [4]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [4]),
        .O(\pix_val_V_0_2_reg_622[4]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_622[5]_i_1 
       (.I0(\pix_val_V_0_2_reg_622[5]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[5]_i_3_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[5]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [21]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [21]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [21]),
        .O(\pix_val_V_0_2_reg_622[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[5]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [5]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [5]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [5]),
        .O(\pix_val_V_0_2_reg_622[5]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_622[6]_i_1 
       (.I0(\pix_val_V_0_2_reg_622[6]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[6]_i_3_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[6]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [22]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [22]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [22]),
        .O(\pix_val_V_0_2_reg_622[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[6]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [6]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [6]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [6]),
        .O(\pix_val_V_0_2_reg_622[6]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \pix_val_V_0_2_reg_622[7]_i_1 
       (.I0(ap_enable_reg_pp1_iter1_reg_0),
        .I1(Q[1]),
        .I2(\icmp_ln1219_reg_614_reg[0] ),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_0_2_reg_622[7]_i_2 
       (.I0(\pix_val_V_0_2_reg_622[7]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[7]_i_4_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[7]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [23]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [23]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [23]),
        .O(\pix_val_V_0_2_reg_622[7]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_0_2_reg_622[7]_i_4 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [7]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [7]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [7]),
        .O(\pix_val_V_0_2_reg_622[7]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_627[0]_i_1 
       (.I0(\pix_val_V_0_2_reg_622[0]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627[0]_i_2_n_4 ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_627[0]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [8]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [8]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [8]),
        .O(\pix_val_V_1_2_reg_627[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_627[1]_i_1 
       (.I0(\pix_val_V_0_2_reg_622[1]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627[1]_i_2_n_4 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_627[1]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [9]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [9]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [9]),
        .O(\pix_val_V_1_2_reg_627[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_627[2]_i_1 
       (.I0(\pix_val_V_0_2_reg_622[2]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627[2]_i_2_n_4 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_627[2]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [10]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [10]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [10]),
        .O(\pix_val_V_1_2_reg_627[2]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_627[3]_i_1 
       (.I0(\pix_val_V_0_2_reg_622[3]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627[3]_i_2_n_4 ),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_627[3]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [11]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [11]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [11]),
        .O(\pix_val_V_1_2_reg_627[3]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_627[4]_i_1 
       (.I0(\pix_val_V_0_2_reg_622[4]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627[4]_i_2_n_4 ),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_627[4]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [12]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [12]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [12]),
        .O(\pix_val_V_1_2_reg_627[4]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_627[5]_i_1 
       (.I0(\pix_val_V_0_2_reg_622[5]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627[5]_i_2_n_4 ),
        .O(D[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_627[5]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [13]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [13]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [13]),
        .O(\pix_val_V_1_2_reg_627[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_627[6]_i_1 
       (.I0(\pix_val_V_0_2_reg_622[6]_i_3_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627[6]_i_2_n_4 ),
        .O(D[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_627[6]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [14]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [14]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [14]),
        .O(\pix_val_V_1_2_reg_627[6]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_1_2_reg_627[7]_i_1 
       (.I0(\pix_val_V_0_2_reg_622[7]_i_4_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627[7]_i_2_n_4 ),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_1_2_reg_627[7]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [15]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [15]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [15]),
        .O(\pix_val_V_1_2_reg_627[7]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_632[0]_i_1 
       (.I0(\pix_val_V_1_2_reg_627[0]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[0]_i_2_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_632[1]_i_1 
       (.I0(\pix_val_V_1_2_reg_627[1]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[1]_i_2_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_632[2]_i_1 
       (.I0(\pix_val_V_1_2_reg_627[2]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[2]_i_2_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_632[3]_i_1 
       (.I0(\pix_val_V_1_2_reg_627[3]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[3]_i_2_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_632[4]_i_1 
       (.I0(\pix_val_V_1_2_reg_627[4]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[4]_i_2_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_632[5]_i_1 
       (.I0(\pix_val_V_1_2_reg_627[5]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[5]_i_2_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_632[6]_i_1 
       (.I0(\pix_val_V_1_2_reg_627[6]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[6]_i_2_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pix_val_V_2_4_reg_632[7]_i_1 
       (.I0(\pix_val_V_1_2_reg_627[7]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_0_2_reg_622[7]_i_3_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_0 [7]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_637[0]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[0]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_3_4_reg_637[0]_i_3_n_4 ),
        .I3(\pix_val_V_3_4_reg_637_reg[0] ),
        .I4(\pix_val_V_0_2_reg_622[0]_i_2_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_1 [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[0]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [40]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [40]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [40]),
        .O(\pix_val_V_3_4_reg_637[0]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[0]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [24]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [24]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [24]),
        .O(\pix_val_V_3_4_reg_637[0]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_637[1]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[1]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_3_4_reg_637[1]_i_3_n_4 ),
        .I3(\pix_val_V_3_4_reg_637_reg[0] ),
        .I4(\pix_val_V_0_2_reg_622[1]_i_2_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_1 [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[1]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [41]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [41]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [41]),
        .O(\pix_val_V_3_4_reg_637[1]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[1]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [25]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [25]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [25]),
        .O(\pix_val_V_3_4_reg_637[1]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_637[2]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[2]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_3_4_reg_637[2]_i_3_n_4 ),
        .I3(\pix_val_V_3_4_reg_637_reg[0] ),
        .I4(\pix_val_V_0_2_reg_622[2]_i_2_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_1 [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[2]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [42]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [42]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [42]),
        .O(\pix_val_V_3_4_reg_637[2]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[2]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [26]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [26]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [26]),
        .O(\pix_val_V_3_4_reg_637[2]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_637[3]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[3]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_3_4_reg_637[3]_i_3_n_4 ),
        .I3(\pix_val_V_3_4_reg_637_reg[0] ),
        .I4(\pix_val_V_0_2_reg_622[3]_i_2_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_1 [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[3]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [43]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [43]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [43]),
        .O(\pix_val_V_3_4_reg_637[3]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[3]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [27]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [27]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [27]),
        .O(\pix_val_V_3_4_reg_637[3]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_637[4]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[4]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_3_4_reg_637[4]_i_3_n_4 ),
        .I3(\pix_val_V_3_4_reg_637_reg[0] ),
        .I4(\pix_val_V_0_2_reg_622[4]_i_2_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_1 [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[4]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [44]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [44]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [44]),
        .O(\pix_val_V_3_4_reg_637[4]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[4]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [28]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [28]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [28]),
        .O(\pix_val_V_3_4_reg_637[4]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_637[5]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[5]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_3_4_reg_637[5]_i_3_n_4 ),
        .I3(\pix_val_V_3_4_reg_637_reg[0] ),
        .I4(\pix_val_V_0_2_reg_622[5]_i_2_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_1 [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[5]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [45]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [45]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [45]),
        .O(\pix_val_V_3_4_reg_637[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[5]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [29]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [29]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [29]),
        .O(\pix_val_V_3_4_reg_637[5]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_637[6]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[6]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_3_4_reg_637[6]_i_3_n_4 ),
        .I3(\pix_val_V_3_4_reg_637_reg[0] ),
        .I4(\pix_val_V_0_2_reg_622[6]_i_2_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_1 [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[6]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [46]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [46]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [46]),
        .O(\pix_val_V_3_4_reg_637[6]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[6]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [30]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [30]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [30]),
        .O(\pix_val_V_3_4_reg_637[6]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pix_val_V_3_4_reg_637[7]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[7]_i_2_n_4 ),
        .I1(\pix_val_V_1_2_reg_627_reg[0] ),
        .I2(\pix_val_V_3_4_reg_637[7]_i_3_n_4 ),
        .I3(\pix_val_V_3_4_reg_637_reg[0] ),
        .I4(\pix_val_V_0_2_reg_622[7]_i_3_n_4 ),
        .O(\icmp_ln1244_1_reg_590_reg[0]_1 [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[7]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [47]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [47]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [47]),
        .O(\pix_val_V_3_4_reg_637[7]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_3_4_reg_637[7]_i_3 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [31]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [31]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [31]),
        .O(\pix_val_V_3_4_reg_637[7]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_642[0]_i_1 
       (.I0(\pix_val_V_4_3_reg_642[0]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_3_4_reg_637[0]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0] [0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_642[0]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [32]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [32]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [32]),
        .O(\pix_val_V_4_3_reg_642[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_642[1]_i_1 
       (.I0(\pix_val_V_4_3_reg_642[1]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_3_4_reg_637[1]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0] [1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_642[1]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [33]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [33]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [33]),
        .O(\pix_val_V_4_3_reg_642[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_642[2]_i_1 
       (.I0(\pix_val_V_4_3_reg_642[2]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_3_4_reg_637[2]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0] [2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_642[2]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [34]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [34]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [34]),
        .O(\pix_val_V_4_3_reg_642[2]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_642[3]_i_1 
       (.I0(\pix_val_V_4_3_reg_642[3]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_3_4_reg_637[3]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0] [3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_642[3]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [35]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [35]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [35]),
        .O(\pix_val_V_4_3_reg_642[3]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_642[4]_i_1 
       (.I0(\pix_val_V_4_3_reg_642[4]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_3_4_reg_637[4]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0] [4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_642[4]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [36]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [36]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [36]),
        .O(\pix_val_V_4_3_reg_642[4]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_642[5]_i_1 
       (.I0(\pix_val_V_4_3_reg_642[5]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_3_4_reg_637[5]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0] [5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_642[5]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [37]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [37]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [37]),
        .O(\pix_val_V_4_3_reg_642[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_642[6]_i_1 
       (.I0(\pix_val_V_4_3_reg_642[6]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_3_4_reg_637[6]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0] [6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_642[6]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [38]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [38]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [38]),
        .O(\pix_val_V_4_3_reg_642[6]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_4_3_reg_642[7]_i_1 
       (.I0(\pix_val_V_4_3_reg_642[7]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_3_4_reg_637[7]_i_3_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0] [7]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \pix_val_V_4_3_reg_642[7]_i_2 
       (.I0(\axi_data_V_8_reg_306_reg[47]_0 [39]),
        .I1(\ap_CS_fsm_reg[4]_1 ),
        .I2(\axi_data_V_8_reg_306_reg[47]_1 [39]),
        .I3(\pix_val_V_0_2_reg_622_reg[0] ),
        .I4(\B_V_data_1_payload_B_reg[47]_0 [39]),
        .O(\pix_val_V_4_3_reg_642[7]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_647[0]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[0]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_4_3_reg_642[0]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_647[1]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[1]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_4_3_reg_642[1]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_647[2]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[2]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_4_3_reg_642[2]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_647[3]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[3]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_4_3_reg_642[3]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_647[4]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[4]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_4_3_reg_642[4]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_647[5]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[5]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_4_3_reg_642[5]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_647[6]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[6]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_4_3_reg_642[6]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \pix_val_V_5_6_reg_647[7]_i_1 
       (.I0(\pix_val_V_3_4_reg_637[7]_i_2_n_4 ),
        .I1(\pix_val_V_3_4_reg_637_reg[0] ),
        .I2(\pix_val_V_1_2_reg_627_reg[0] ),
        .I3(\pix_val_V_4_3_reg_642[7]_i_2_n_4 ),
        .O(\icmp_ln1244_reg_583_reg[0]_0 [7]));
  LUT4 #(
    .INIT(16'hC0CA)) 
    \sof_5_reg_274[0]_i_1 
       (.I0(sof_5_reg_274),
        .I1(sof_4_reg_213),
        .I2(p_0_in6_in),
        .I3(AXIvideo2MultiPixStream_U0_stream_in_write),
        .O(\sof_5_reg_274_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \sof_5_reg_274[0]_i_2 
       (.I0(\icmp_ln1219_reg_614_reg[0]_2 ),
        .I1(ap_enable_reg_pp1_iter1_reg_1),
        .I2(Q[1]),
        .I3(\icmp_ln1219_reg_614_reg[0] ),
        .O(AXIvideo2MultiPixStream_U0_stream_in_write));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_regslice_both__parameterized1
   (m_axis_video_TLAST,
    SS,
    ap_clk,
    ap_rst_n,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    axi_last_V_reg_765);
  output [0:0]m_axis_video_TLAST;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input axi_last_V_reg_765;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__3_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__2_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__4_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__4_n_4;
  wire \B_V_data_1_state[0]_i_1__4_n_4 ;
  wire \B_V_data_1_state[1]_i_1__3_n_4 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire axi_last_V_reg_765;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1__3 
       (.I0(axi_last_V_reg_765),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__3_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__3_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBFB8808)) 
    \B_V_data_1_payload_B[0]_i_1__2 
       (.I0(axi_last_V_reg_765),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[0] ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__2_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__2_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__4
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__4_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__4_n_4),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__4
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__4_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__4_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__4 
       (.I0(ap_rst_n),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__3 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[1]_i_1__3_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__4_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__3_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TLAST));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_regslice_both__parameterized1_111
   (m_axis_video_TUSER,
    SS,
    ap_clk,
    ap_rst_n,
    m_axis_video_TREADY,
    \B_V_data_1_state_reg[1]_0 ,
    sof_2_reg_276,
    \B_V_data_1_payload_A_reg[0]_0 ,
    \B_V_data_1_payload_A_reg[0]_1 );
  output [0:0]m_axis_video_TUSER;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input m_axis_video_TREADY;
  input \B_V_data_1_state_reg[1]_0 ;
  input sof_2_reg_276;
  input \B_V_data_1_payload_A_reg[0]_0 ;
  input \B_V_data_1_payload_A_reg[0]_1 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__2_n_4 ;
  wire \B_V_data_1_payload_A_reg[0]_0 ;
  wire \B_V_data_1_payload_A_reg[0]_1 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__1_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__3_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__3_n_4;
  wire \B_V_data_1_state[0]_i_1__3_n_4 ;
  wire \B_V_data_1_state[1]_i_1__2_n_4 ;
  wire B_V_data_1_state_cmp_full__0;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire sof_2_reg_276;

  LUT6 #(
    .INIT(64'hFFFF8AFF00008A00)) 
    \B_V_data_1_payload_A[0]_i_1__2 
       (.I0(sof_2_reg_276),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_state_cmp_full__0),
        .I4(B_V_data_1_sel_wr),
        .I5(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \B_V_data_1_payload_A[0]_i_2 
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .O(B_V_data_1_state_cmp_full__0));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__2_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8AFFFFFF8A000000)) 
    \B_V_data_1_payload_B[0]_i_1__1 
       (.I0(sof_2_reg_276),
        .I1(\B_V_data_1_payload_A_reg[0]_0 ),
        .I2(\B_V_data_1_payload_A_reg[0]_1 ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_state_cmp_full__0),
        .I5(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__1_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__1_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__3
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__3_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__3_n_4),
        .Q(B_V_data_1_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__3
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__3_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__3_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__3 
       (.I0(ap_rst_n),
        .I1(m_axis_video_TREADY),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(m_axis_video_TREADY),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[1]_i_1__2_n_4 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__3_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__2_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(SS));
  LUT3 #(
    .INIT(8'hB8)) 
    \m_axis_video_TUSER[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(m_axis_video_TUSER));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_regslice_both__parameterized1_114
   (\eol_reg_262_reg[0] ,
    s_axis_video_TLAST_int_regslice,
    \axi_last_V_3_reg_285_reg[0] ,
    SS,
    ap_clk,
    s_axis_video_TVALID,
    B_V_data_1_sel0,
    ap_rst_n,
    eol_reg_262,
    Q,
    s_axis_video_TLAST,
    axi_last_V_3_reg_285,
    \axi_last_V_8_reg_318_reg[0] ,
    \axi_last_V_8_reg_318_reg[0]_0 ,
    \axi_last_V_8_reg_318_reg[0]_1 ,
    \axi_last_V_8_reg_318_reg[0]_2 );
  output \eol_reg_262_reg[0] ;
  output s_axis_video_TLAST_int_regslice;
  output \axi_last_V_3_reg_285_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input s_axis_video_TVALID;
  input B_V_data_1_sel0;
  input ap_rst_n;
  input eol_reg_262;
  input [0:0]Q;
  input [0:0]s_axis_video_TLAST;
  input axi_last_V_3_reg_285;
  input \axi_last_V_8_reg_318_reg[0] ;
  input \axi_last_V_8_reg_318_reg[0]_0 ;
  input \axi_last_V_8_reg_318_reg[0]_1 ;
  input \axi_last_V_8_reg_318_reg[0]_2 ;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1__0_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1__0_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1__0_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire axi_last_V_3_reg_285;
  wire \axi_last_V_3_reg_285_reg[0] ;
  wire \axi_last_V_8_reg_318_reg[0] ;
  wire \axi_last_V_8_reg_318_reg[0]_0 ;
  wire \axi_last_V_8_reg_318_reg[0]_1 ;
  wire \axi_last_V_8_reg_318_reg[0]_2 ;
  wire eol_reg_262;
  wire \eol_reg_262_reg[0] ;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TLAST_int_regslice;
  wire s_axis_video_TVALID;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1__0_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1__0 
       (.I0(s_axis_video_TLAST),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1__0_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1__0_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(B_V_data_1_sel0),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_4),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hC4CCC000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(B_V_data_1_sel0),
        .I1(ap_rst_n),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel0),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFCFAFC000C0A0C)) 
    \axi_last_V_8_reg_318[0]_i_1 
       (.I0(axi_last_V_3_reg_285),
        .I1(s_axis_video_TLAST_int_regslice),
        .I2(\axi_last_V_8_reg_318_reg[0] ),
        .I3(\axi_last_V_8_reg_318_reg[0]_0 ),
        .I4(\axi_last_V_8_reg_318_reg[0]_1 ),
        .I5(\axi_last_V_8_reg_318_reg[0]_2 ),
        .O(\axi_last_V_3_reg_285_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_9_reg_343[0]_i_1 
       (.I0(eol_reg_262),
        .I1(Q),
        .I2(B_V_data_1_payload_B),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_A),
        .O(\eol_reg_262_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V_reg_179[0]_i_2 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(s_axis_video_TLAST_int_regslice));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_regslice_both__parameterized1_115
   (\sof_reg_191_reg[0] ,
    SS,
    ap_clk,
    sof_reg_191,
    E,
    AXIvideo2MultiPixStream_U0_ColorMode_read,
    s_axis_video_TVALID,
    B_V_data_1_sel0,
    ap_rst_n,
    s_axis_video_TUSER);
  output \sof_reg_191_reg[0] ;
  input [0:0]SS;
  input ap_clk;
  input sof_reg_191;
  input [0:0]E;
  input AXIvideo2MultiPixStream_U0_ColorMode_read;
  input s_axis_video_TVALID;
  input B_V_data_1_sel0;
  input ap_rst_n;
  input [0:0]s_axis_video_TUSER;

  wire AXIvideo2MultiPixStream_U0_ColorMode_read;
  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_4 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_4 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1_n_4;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_4;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_4 ;
  wire \B_V_data_1_state_reg_n_4_[0] ;
  wire \B_V_data_1_state_reg_n_4_[1] ;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire sof_reg_191;
  wire \sof_reg_191_reg[0] ;

  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_4 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_4 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(s_axis_video_TUSER),
        .I1(B_V_data_1_sel_wr),
        .I2(\B_V_data_1_state_reg_n_4_[1] ),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_4 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_4 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1
       (.I0(B_V_data_1_sel0),
        .I1(\B_V_data_1_state_reg_n_4_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_4));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_4),
        .Q(B_V_data_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg_n_4_[1] ),
        .I1(s_axis_video_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_4));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_4),
        .Q(B_V_data_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hC4CCC000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(B_V_data_1_sel0),
        .I1(ap_rst_n),
        .I2(s_axis_video_TVALID),
        .I3(\B_V_data_1_state_reg_n_4_[1] ),
        .I4(\B_V_data_1_state_reg_n_4_[0] ),
        .O(\B_V_data_1_state[0]_i_1__0_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hF4FF)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(s_axis_video_TVALID),
        .I1(\B_V_data_1_state_reg_n_4_[1] ),
        .I2(B_V_data_1_sel0),
        .I3(\B_V_data_1_state_reg_n_4_[0] ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_4 ),
        .Q(\B_V_data_1_state_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_4_[1] ),
        .R(SS));
  LUT6 #(
    .INIT(64'h00000000EEE222E2)) 
    \sof_reg_191[0]_i_1 
       (.I0(sof_reg_191),
        .I1(E),
        .I2(B_V_data_1_payload_A),
        .I3(B_V_data_1_sel),
        .I4(B_V_data_1_payload_B),
        .I5(AXIvideo2MultiPixStream_U0_ColorMode_read),
        .O(\sof_reg_191_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_start_for_AXIvideo2MultiPixStream_U0
   (start_for_AXIvideo2MultiPixStream_U0_full_n,
    AXIvideo2MultiPixStream_U0_ap_start,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    \mOutPtr_reg[1]_0 ,
    SS,
    E);
  output start_for_AXIvideo2MultiPixStream_U0_full_n;
  output AXIvideo2MultiPixStream_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input internal_empty_n_reg_1;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]SS;
  input [0:0]E;

  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__11_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__12_n_4;
  wire \mOutPtr[0]_i_1__15_n_4 ;
  wire \mOutPtr[1]_i_2__1_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;

  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(AXIvideo2MultiPixStream_U0_ap_start),
        .I2(internal_empty_n_reg_0),
        .I3(internal_empty_n_reg_1),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(internal_empty_n_i_1__11_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_4),
        .Q(AXIvideo2MultiPixStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDDDD5FFFFDDDD)) 
    internal_full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(\mOutPtr_reg_n_4_[0] ),
        .I4(internal_empty_n_reg_1),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__12_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_4),
        .Q(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__1 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .O(\mOutPtr[1]_i_2__1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__15_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__1_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_start_for_Block_split12_proc_U0
   (start_for_Block_split12_proc_U0_full_n,
    Block_split12_proc_U0_ap_start,
    E,
    internal_empty_n_reg_0,
    internal_full_n_reg_0,
    ap_clk,
    start_for_AXIvideo2MultiPixStream_U0_full_n,
    \mOutPtr_reg[1]_0 ,
    ap_start,
    start_once_reg,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n,
    ColorMode_c_empty_n,
    ColorMode_c21_full_n,
    ap_done_reg,
    SS);
  output start_for_Block_split12_proc_U0_full_n;
  output Block_split12_proc_U0_ap_start;
  output [0:0]E;
  output internal_empty_n_reg_0;
  output internal_full_n_reg_0;
  input ap_clk;
  input start_for_AXIvideo2MultiPixStream_U0_full_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_start;
  input start_once_reg;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n;
  input ColorMode_c_empty_n;
  input ColorMode_c21_full_n;
  input ap_done_reg;
  input [0:0]SS;

  wire Block_split12_proc_U0_ap_start;
  wire ColorMode_c21_full_n;
  wire ColorMode_c_empty_n;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_start;
  wire internal_empty_n_i_1__17_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__18_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__14_n_4 ;
  wire \mOutPtr[1]_i_1__10_n_4 ;
  wire \mOutPtr[1]_i_2__6_n_4 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_Block_split12_proc_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'h88A888A888A880A8)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(Block_split12_proc_U0_ap_start),
        .I2(internal_empty_n_reg_0),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(internal_empty_n_i_1__17_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_4),
        .Q(Block_split12_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFF55FF5555)) 
    internal_full_n_i_1__18
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr_reg_n_4_[1] ),
        .I3(internal_empty_n_reg_0),
        .I4(internal_full_n_reg_0),
        .I5(start_for_Block_split12_proc_U0_full_n),
        .O(internal_full_n_i_1__18_n_4));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_4),
        .Q(start_for_Block_split12_proc_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_4 ));
  LUT6 #(
    .INIT(64'h00000800FFFFF7FF)) 
    \mOutPtr[1]_i_1__10 
       (.I0(start_for_Block_split12_proc_U0_full_n),
        .I1(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_start),
        .I4(start_once_reg),
        .I5(internal_empty_n_reg_0),
        .O(\mOutPtr[1]_i_1__10_n_4 ));
  LUT6 #(
    .INIT(64'h00000800FFFFF7FF)) 
    \mOutPtr[1]_i_1__4 
       (.I0(start_for_Block_split12_proc_U0_full_n),
        .I1(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_start),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg[1]_1 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h6696)) 
    \mOutPtr[1]_i_2__6 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(internal_full_n_reg_0),
        .I3(internal_empty_n_reg_0),
        .O(\mOutPtr[1]_i_2__6_n_4 ));
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    \mOutPtr[1]_i_3__3 
       (.I0(start_for_Block_split12_proc_U0_full_n),
        .I1(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(ap_start),
        .I4(start_once_reg),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \mOutPtr[1]_i_4__0 
       (.I0(Block_split12_proc_U0_ap_start),
        .I1(ColorMode_c_empty_n),
        .I2(ColorMode_c21_full_n),
        .I3(ap_done_reg),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__10_n_4 ),
        .D(\mOutPtr[0]_i_1__14_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__10_n_4 ),
        .D(\mOutPtr[1]_i_2__6_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_start_for_MultiPixStream2AXIvideo_U0
   (start_for_MultiPixStream2AXIvideo_U0_full_n,
    MultiPixStream2AXIvideo_U0_ap_start,
    internal_full_n_reg_0,
    \ap_CS_fsm_reg[0] ,
    ap_clk,
    start_once_reg,
    v_vcresampler_core_U0_ap_start,
    Q,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    int_ap_idle_reg_1,
    ap_rst_n,
    MultiPixStream2AXIvideo_U0_ap_done,
    SS);
  output start_for_MultiPixStream2AXIvideo_U0_full_n;
  output MultiPixStream2AXIvideo_U0_ap_start;
  output internal_full_n_reg_0;
  output \ap_CS_fsm_reg[0] ;
  input ap_clk;
  input start_once_reg;
  input v_vcresampler_core_U0_ap_start;
  input [0:0]Q;
  input [0:0]int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input [0:0]int_ap_idle_reg_1;
  input ap_rst_n;
  input MultiPixStream2AXIvideo_U0_ap_done;
  input [0:0]SS;

  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire [0:0]int_ap_idle_reg_1;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__16_n_4;
  wire internal_full_n_i_1__17_n_4;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__18_n_4 ;
  wire \mOutPtr[1]_i_1__9_n_4 ;
  wire \mOutPtr[1]_i_2__5_n_4 ;
  wire \mOutPtr[1]_i_3__2_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_once_reg;
  wire v_vcresampler_core_U0_ap_start;

  LUT3 #(
    .INIT(8'hE0)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I1(start_once_reg),
        .I2(v_vcresampler_core_U0_ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    int_ap_idle_i_3
       (.I0(Q),
        .I1(internal_full_n_reg_0),
        .I2(int_ap_idle_reg),
        .I3(int_ap_idle_reg_0),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .I5(int_ap_idle_reg_1),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(MultiPixStream2AXIvideo_U0_ap_start),
        .I3(\mOutPtr[1]_i_3__2_n_4 ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(internal_empty_n_i_1__16_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_4),
        .Q(MultiPixStream2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDFFFFFFFF)) 
    internal_full_n_i_1__17
       (.I0(ap_rst_n),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(internal_empty_n4_out),
        .I5(\mOutPtr[1]_i_3__2_n_4 ),
        .O(internal_full_n_i_1__17_n_4));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h00007000)) 
    internal_full_n_i_2__9
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(MultiPixStream2AXIvideo_U0_ap_done),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(v_vcresampler_core_U0_ap_start),
        .I4(start_once_reg),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_4),
        .Q(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__18 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_4 ));
  LUT5 #(
    .INIT(32'hBF404040)) 
    \mOutPtr[1]_i_1__9 
       (.I0(start_once_reg),
        .I1(v_vcresampler_core_U0_ap_start),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(MultiPixStream2AXIvideo_U0_ap_done),
        .I4(MultiPixStream2AXIvideo_U0_ap_start),
        .O(\mOutPtr[1]_i_1__9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__5 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr[1]_i_3__2_n_4 ),
        .O(\mOutPtr[1]_i_2__5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h7777F777)) 
    \mOutPtr[1]_i_3__2 
       (.I0(MultiPixStream2AXIvideo_U0_ap_start),
        .I1(MultiPixStream2AXIvideo_U0_ap_done),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(v_vcresampler_core_U0_ap_start),
        .I4(start_once_reg),
        .O(\mOutPtr[1]_i_3__2_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__9_n_4 ),
        .D(\mOutPtr[0]_i_1__18_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__9_n_4 ),
        .D(\mOutPtr[1]_i_2__5_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_start_for_v_csc_core_U0
   (start_for_v_csc_core_U0_full_n,
    v_csc_core_U0_ap_start,
    ap_clk,
    ap_rst_n,
    v_csc_core_U0_ap_ready,
    start_once_reg,
    ap_start,
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready,
    SS,
    E);
  output start_for_v_csc_core_U0_full_n;
  output v_csc_core_U0_ap_start;
  input ap_clk;
  input ap_rst_n;
  input v_csc_core_U0_ap_ready;
  input start_once_reg;
  input ap_start;
  input ap_sync_reg_hscale_core_polyphase_U0_ap_ready;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_reg_hscale_core_polyphase_U0_ap_ready;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__13_n_4;
  wire internal_full_n_i_1__14_n_4;
  wire \mOutPtr[0]_i_1__16_n_4 ;
  wire \mOutPtr[1]_i_2__3_n_4 ;
  wire \mOutPtr[1]_i_3__0_n_4 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_v_csc_core_U0_full_n;
  wire start_once_reg;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;

  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(v_csc_core_U0_ap_start),
        .I3(\mOutPtr[1]_i_3__0_n_4 ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(internal_empty_n_i_1__13_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_4),
        .Q(v_csc_core_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDFFFFFFFF)) 
    internal_full_n_i_1__14
       (.I0(ap_rst_n),
        .I1(start_for_v_csc_core_U0_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(internal_empty_n4_out),
        .I5(\mOutPtr[1]_i_3__0_n_4 ),
        .O(internal_full_n_i_1__14_n_4));
  LUT6 #(
    .INIT(64'h0000000000700000)) 
    internal_full_n_i_2__7
       (.I0(v_csc_core_U0_ap_start),
        .I1(v_csc_core_U0_ap_ready),
        .I2(start_for_v_csc_core_U0_full_n),
        .I3(start_once_reg),
        .I4(ap_start),
        .I5(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_4),
        .Q(start_for_v_csc_core_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr[1]_i_3__0_n_4 ),
        .O(\mOutPtr[1]_i_2__3_n_4 ));
  LUT6 #(
    .INIT(64'h7777777777F77777)) 
    \mOutPtr[1]_i_3__0 
       (.I0(v_csc_core_U0_ap_start),
        .I1(v_csc_core_U0_ap_ready),
        .I2(start_for_v_csc_core_U0_full_n),
        .I3(start_once_reg),
        .I4(ap_start),
        .I5(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .O(\mOutPtr[1]_i_3__0_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__16_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__3_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_start_for_v_hcresampler_core_U0
   (start_for_v_hcresampler_core_U0_full_n,
    v_hcresampler_core_U0_ap_start,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    Q,
    Block_split13_proc_U0_ap_start,
    int_ap_idle_reg,
    Block_split12_proc_U0_ap_start,
    v_hcresampler_core15_U0_ap_start,
    ap_rst_n,
    start_once_reg,
    v_csc_core_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    bPassThruHcr2_c_empty_n,
    SS);
  output start_for_v_hcresampler_core_U0_full_n;
  output v_hcresampler_core_U0_ap_start;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input [1:0]Q;
  input Block_split13_proc_U0_ap_start;
  input int_ap_idle_reg;
  input Block_split12_proc_U0_ap_start;
  input v_hcresampler_core15_U0_ap_start;
  input ap_rst_n;
  input start_once_reg;
  input v_csc_core_U0_ap_start;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input bPassThruHcr2_c_empty_n;
  input [0:0]SS;

  wire Block_split12_proc_U0_ap_start;
  wire Block_split13_proc_U0_ap_start;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire bPassThruHcr2_c_empty_n;
  wire int_ap_idle_reg;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__14_n_4;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__15_n_4;
  wire \mOutPtr[0]_i_1__17_n_4 ;
  wire \mOutPtr[1]_i_1__7_n_4 ;
  wire \mOutPtr[1]_i_2__4_n_4 ;
  wire \mOutPtr[1]_i_3__1_n_4 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_4_[0] ;
  wire \mOutPtr_reg_n_4_[1] ;
  wire start_for_v_hcresampler_core_U0_full_n;
  wire start_once_reg;
  wire v_csc_core_U0_ap_start;
  wire v_hcresampler_core15_U0_ap_start;
  wire v_hcresampler_core_U0_ap_start;

  LUT6 #(
    .INIT(64'h0000000000000400)) 
    int_ap_idle_i_5
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(Q[0]),
        .I2(Block_split13_proc_U0_ap_start),
        .I3(int_ap_idle_reg),
        .I4(Block_split12_proc_U0_ap_start),
        .I5(v_hcresampler_core15_U0_ap_start),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A800)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(internal_empty_n4_out),
        .I2(v_hcresampler_core_U0_ap_start),
        .I3(\mOutPtr[1]_i_3__1_n_4 ),
        .I4(\mOutPtr_reg_n_4_[0] ),
        .I5(\mOutPtr_reg_n_4_[1] ),
        .O(internal_empty_n_i_1__14_n_4));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_4),
        .Q(v_hcresampler_core_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDD5DDDDFFFFFFFF)) 
    internal_full_n_i_1__15
       (.I0(ap_rst_n),
        .I1(start_for_v_hcresampler_core_U0_full_n),
        .I2(\mOutPtr_reg_n_4_[0] ),
        .I3(\mOutPtr_reg_n_4_[1] ),
        .I4(internal_empty_n4_out),
        .I5(\mOutPtr[1]_i_3__1_n_4 ),
        .O(internal_full_n_i_1__15_n_4));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    internal_full_n_i_2__8
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(Q[1]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(start_for_v_hcresampler_core_U0_full_n),
        .I4(v_csc_core_U0_ap_start),
        .I5(start_once_reg),
        .O(internal_empty_n4_out));
  LUT3 #(
    .INIT(8'h7F)) 
    internal_full_n_i_3__2
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(Q[0]),
        .I2(bPassThruHcr2_c_empty_n),
        .O(internal_empty_n_reg_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_4),
        .Q(start_for_v_hcresampler_core_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__17 
       (.I0(\mOutPtr_reg_n_4_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_4 ));
  LUT6 #(
    .INIT(64'h40BF404040404040)) 
    \mOutPtr[1]_i_1__7 
       (.I0(start_once_reg),
        .I1(v_csc_core_U0_ap_start),
        .I2(start_for_v_hcresampler_core_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(Q[1]),
        .I5(v_hcresampler_core_U0_ap_start),
        .O(\mOutPtr[1]_i_1__7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__4 
       (.I0(\mOutPtr_reg_n_4_[1] ),
        .I1(\mOutPtr_reg_n_4_[0] ),
        .I2(\mOutPtr[1]_i_3__1_n_4 ),
        .O(\mOutPtr[1]_i_2__4_n_4 ));
  LUT6 #(
    .INIT(64'hF7F7F7F7FFF7F7F7)) 
    \mOutPtr[1]_i_3__1 
       (.I0(v_hcresampler_core_U0_ap_start),
        .I1(Q[1]),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(start_for_v_hcresampler_core_U0_full_n),
        .I4(v_csc_core_U0_ap_start),
        .I5(start_once_reg),
        .O(\mOutPtr[1]_i_3__1_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__7_n_4 ),
        .D(\mOutPtr[0]_i_1__17_n_4 ),
        .Q(\mOutPtr_reg_n_4_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[1]_i_1__7_n_4 ),
        .D(\mOutPtr[1]_i_2__4_n_4 ),
        .Q(\mOutPtr_reg_n_4_[1] ),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_start_for_v_vcresampler_core_U0
   (start_for_v_vcresampler_core_U0_full_n,
    v_vcresampler_core_U0_ap_start,
    internal_full_n,
    internal_full_n_reg_0,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    SS,
    E);
  output start_for_v_vcresampler_core_U0_full_n;
  output v_vcresampler_core_U0_ap_start;
  output internal_full_n;
  input internal_full_n_reg_0;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input [0:0]SS;
  input [0:0]E;

  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__8_n_4;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__8_n_4 ;
  wire \mOutPtr[1]_i_1__11_n_4 ;
  wire \mOutPtr[2]_i_1__6_n_4 ;
  wire \mOutPtr[3]_i_2__0_n_4 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire v_vcresampler_core_U0_ap_start;

  LUT5 #(
    .INIT(32'h00E0A0E0)) 
    internal_empty_n_i_1__8
       (.I0(v_vcresampler_core_U0_ap_start),
        .I1(internal_empty_n_reg_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(internal_empty_n),
        .O(internal_empty_n_i_1__8_n_4));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_4),
        .Q(v_vcresampler_core_U0_ap_start),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__5
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_reg_0),
        .Q(start_for_v_vcresampler_core_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__11 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__11_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__0_n_4 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_4 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__11_n_4 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__6_n_4 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__0_n_4 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_csc_core
   (ap_enable_reg_pp0_iter1_reg_0,
    CEB1,
    start_once_reg,
    v_csc_core_U0_colorMode_read,
    \y_reg_192_reg[4]_0 ,
    Q,
    in,
    \x_reg_203_reg[10]_0 ,
    E,
    internal_full_n_reg,
    mOutPtr110_out,
    internal_empty_n_reg,
    \bPassThru_read_reg_1126_reg[0]_0 ,
    shiftReg_ce,
    internal_empty_n_reg_0,
    \ap_CS_fsm_reg[0]_0 ,
    \ap_CS_fsm_reg[0]_1 ,
    \ap_CS_fsm_reg[1]_0 ,
    v_csc_core_U0_bPassThru_dout,
    ap_clk,
    SS,
    stream_scaled_dout,
    B,
    DSP_ALU_INST,
    start_once_reg_reg_0,
    ap_enable_reg_pp0_iter00,
    ap_rst_n,
    ap_enable_reg_pp0_iter0_reg_0,
    v_csc_core_U0_ap_ready,
    \ap_CS_fsm[2]_i_2__0 ,
    start_for_v_hcresampler_core_U0_full_n,
    v_csc_core_U0_ap_start,
    ColorMode_c21_empty_n,
    bPassThruCsc_c_empty_n,
    stream_scaled_empty_n,
    stream_scaled_csc_full_n,
    \mOutPtr_reg[4] ,
    internal_full_n,
    stream_scaled_full_n,
    v_hcresampler_core_U0_srcImg_read,
    stream_scaled_csc_empty_n,
    v_hcresampler_core15_U0_ap_start,
    int_ap_idle_i_5,
    out);
  output ap_enable_reg_pp0_iter1_reg_0;
  output CEB1;
  output start_once_reg;
  output v_csc_core_U0_colorMode_read;
  output \y_reg_192_reg[4]_0 ;
  output [8:0]Q;
  output [47:0]in;
  output [10:0]\x_reg_203_reg[10]_0 ;
  output [0:0]E;
  output internal_full_n_reg;
  output mOutPtr110_out;
  output [0:0]internal_empty_n_reg;
  output \bPassThru_read_reg_1126_reg[0]_0 ;
  output shiftReg_ce;
  output internal_empty_n_reg_0;
  output \ap_CS_fsm_reg[0]_0 ;
  output \ap_CS_fsm_reg[0]_1 ;
  output [0:0]\ap_CS_fsm_reg[1]_0 ;
  input v_csc_core_U0_bPassThru_dout;
  input ap_clk;
  input [0:0]SS;
  input [47:0]stream_scaled_dout;
  input [0:0]B;
  input [0:0]DSP_ALU_INST;
  input start_once_reg_reg_0;
  input ap_enable_reg_pp0_iter00;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter0_reg_0;
  input v_csc_core_U0_ap_ready;
  input [2:0]\ap_CS_fsm[2]_i_2__0 ;
  input start_for_v_hcresampler_core_U0_full_n;
  input v_csc_core_U0_ap_start;
  input ColorMode_c21_empty_n;
  input bPassThruCsc_c_empty_n;
  input stream_scaled_empty_n;
  input stream_scaled_csc_full_n;
  input \mOutPtr_reg[4] ;
  input internal_full_n;
  input stream_scaled_full_n;
  input v_hcresampler_core_U0_srcImg_read;
  input stream_scaled_csc_empty_n;
  input v_hcresampler_core15_U0_ap_start;
  input [0:0]int_ap_idle_i_5;
  input [7:0]out;

  wire [0:0]B;
  wire CEB1;
  wire ColorMode_c21_empty_n;
  wire [0:0]DSP_ALU_INST;
  wire [0:0]E;
  wire [8:0]Q;
  wire [0:0]SS;
  wire [9:0]add_ln1925_1_fu_590_p2;
  wire [9:0]add_ln1925_fu_438_p2;
  wire [11:0]add_ln1927_1_fu_628_p2;
  wire [11:0]add_ln1927_1_reg_1328;
  wire add_ln1927_1_reg_13280;
  wire [11:0]add_ln1927_1_reg_1328_pp0_iter6_reg;
  wire [11:0]add_ln1927_1_reg_1328_pp0_iter7_reg;
  wire [11:0]add_ln1927_fu_476_p2;
  wire [11:0]add_ln1927_reg_1298;
  wire [11:0]add_ln1927_reg_1298_pp0_iter6_reg;
  wire [11:0]add_ln1927_reg_1298_pp0_iter7_reg;
  wire [2:0]\ap_CS_fsm[2]_i_2__0 ;
  wire \ap_CS_fsm[3]_i_2__1_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_4_[0] ;
  wire ap_CS_fsm_state14;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter0_reg_0;
  wire ap_enable_reg_pp0_iter10_i_1_n_4;
  wire ap_enable_reg_pp0_iter10_reg_n_4;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_4;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire bPassThruCsc_c_empty_n;
  wire bPassThru_read_reg_1126;
  wire \bPassThru_read_reg_1126_reg[0]_0 ;
  wire cmp69_i_fu_218_p2;
  wire cmp69_i_reg_1116;
  wire \cmp69_i_reg_1116[0]_i_2_n_4 ;
  wire icmp_ln1934_2_fu_718_p2;
  wire icmp_ln1934_2_reg_1348;
  wire \icmp_ln1934_2_reg_1348_reg[0]_i_2_n_11 ;
  wire \icmp_ln1934_2_reg_1348_reg[0]_i_2_n_9 ;
  wire icmp_ln1934_fu_566_p2;
  wire icmp_ln1934_reg_1318;
  wire \icmp_ln1934_reg_1318_reg[0]_i_2_n_11 ;
  wire \icmp_ln1934_reg_1318_reg[0]_i_2_n_9 ;
  wire icmp_ln1935_2_fu_816_p2;
  wire icmp_ln1935_2_reg_1378;
  wire \icmp_ln1935_2_reg_1378[0]_i_2_n_4 ;
  wire \icmp_ln1935_2_reg_1378[0]_i_3_n_4 ;
  wire \icmp_ln1935_2_reg_1378[0]_i_4_n_4 ;
  wire \icmp_ln1935_2_reg_1378[0]_i_5_n_4 ;
  wire icmp_ln1935_fu_767_p2;
  wire icmp_ln1935_reg_1363;
  wire \icmp_ln1935_reg_1363[0]_i_2_n_4 ;
  wire \icmp_ln1935_reg_1363[0]_i_3_n_4 ;
  wire \icmp_ln1935_reg_1363[0]_i_4_n_4 ;
  wire \icmp_ln1935_reg_1363[0]_i_5_n_4 ;
  wire icmp_ln1936_1_fu_948_p2;
  wire icmp_ln1936_1_reg_1413;
  wire \icmp_ln1936_1_reg_1413[0]_i_2_n_4 ;
  wire \icmp_ln1936_1_reg_1413[0]_i_3_n_4 ;
  wire icmp_ln1936_3_fu_970_p2;
  wire icmp_ln1936_3_reg_1423;
  wire \icmp_ln1936_3_reg_1423[0]_i_2_n_4 ;
  wire \icmp_ln1936_3_reg_1423[0]_i_3_n_4 ;
  wire [47:0]in;
  wire [0:0]int_ap_idle_i_5;
  wire [0:0]internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_2__15_n_4;
  wire internal_full_n_reg;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_10;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_11;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_12;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_5;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_6;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_7;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_8;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_9;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_10;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_11;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_12;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_5;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_6;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_7;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_8;
  wire mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_9;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_10;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_11;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_12;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_13;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_14;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_15;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_16;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_17;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_18;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_19;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_20;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_4;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_5;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_6;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_7;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_8;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_9;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_10;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_11;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_12;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_13;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_14;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_15;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_16;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_17;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_18;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_19;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_20;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_4;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_5;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_6;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_7;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_8;
  wire mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_9;
  wire mac_muladd_8s_10ns_18s_18_4_1_U148_n_4;
  wire mac_muladd_8s_10ns_18s_18_4_1_U151_n_5;
  wire mul_mul_8s_12ns_20_4_1_U145_n_10;
  wire mul_mul_8s_12ns_20_4_1_U145_n_11;
  wire mul_mul_8s_12ns_20_4_1_U145_n_12;
  wire mul_mul_8s_12ns_20_4_1_U145_n_13;
  wire mul_mul_8s_12ns_20_4_1_U145_n_4;
  wire mul_mul_8s_12ns_20_4_1_U145_n_5;
  wire mul_mul_8s_12ns_20_4_1_U145_n_6;
  wire mul_mul_8s_12ns_20_4_1_U145_n_7;
  wire mul_mul_8s_12ns_20_4_1_U145_n_8;
  wire mul_mul_8s_12ns_20_4_1_U145_n_9;
  wire mul_mul_9s_11ns_20_4_1_U154_n_10;
  wire mul_mul_9s_11ns_20_4_1_U154_n_11;
  wire mul_mul_9s_11ns_20_4_1_U154_n_12;
  wire mul_mul_9s_11ns_20_4_1_U154_n_13;
  wire mul_mul_9s_11ns_20_4_1_U154_n_14;
  wire mul_mul_9s_11ns_20_4_1_U154_n_15;
  wire mul_mul_9s_11ns_20_4_1_U154_n_4;
  wire mul_mul_9s_11ns_20_4_1_U154_n_5;
  wire mul_mul_9s_11ns_20_4_1_U154_n_6;
  wire mul_mul_9s_11ns_20_4_1_U154_n_7;
  wire mul_mul_9s_11ns_20_4_1_U154_n_8;
  wire mul_mul_9s_11ns_20_4_1_U154_n_9;
  wire mul_mul_9s_11ns_20_4_1_U155_n_10;
  wire mul_mul_9s_11ns_20_4_1_U155_n_11;
  wire mul_mul_9s_11ns_20_4_1_U155_n_12;
  wire mul_mul_9s_11ns_20_4_1_U155_n_13;
  wire mul_mul_9s_11ns_20_4_1_U155_n_14;
  wire mul_mul_9s_11ns_20_4_1_U155_n_15;
  wire mul_mul_9s_11ns_20_4_1_U155_n_4;
  wire mul_mul_9s_11ns_20_4_1_U155_n_5;
  wire mul_mul_9s_11ns_20_4_1_U155_n_6;
  wire mul_mul_9s_11ns_20_4_1_U155_n_7;
  wire mul_mul_9s_11ns_20_4_1_U155_n_8;
  wire mul_mul_9s_11ns_20_4_1_U155_n_9;
  wire [7:0]out;
  wire [9:0]p_0_in;
  wire [11:0]select_ln1936_2_reg_1403;
  wire [11:0]select_ln1936_reg_1393;
  wire [7:0]select_ln301_1_fu_838_p3;
  wire \select_ln301_1_reg_1383_pp0_iter8_reg_reg[0]_srl2_n_4 ;
  wire \select_ln301_1_reg_1383_pp0_iter8_reg_reg[1]_srl2_n_4 ;
  wire \select_ln301_1_reg_1383_pp0_iter8_reg_reg[2]_srl2_n_4 ;
  wire \select_ln301_1_reg_1383_pp0_iter8_reg_reg[3]_srl2_n_4 ;
  wire \select_ln301_1_reg_1383_pp0_iter8_reg_reg[4]_srl2_n_4 ;
  wire \select_ln301_1_reg_1383_pp0_iter8_reg_reg[5]_srl2_n_4 ;
  wire \select_ln301_1_reg_1383_pp0_iter8_reg_reg[6]_srl2_n_4 ;
  wire \select_ln301_1_reg_1383_pp0_iter8_reg_reg[7]_srl2_n_4 ;
  wire [7:0]select_ln301_1_reg_1383_pp0_iter9_reg;
  wire [7:0]select_ln301_3_fu_798_p3;
  wire \select_ln301_3_reg_1368_pp0_iter8_reg_reg[0]_srl3_n_4 ;
  wire \select_ln301_3_reg_1368_pp0_iter8_reg_reg[1]_srl3_n_4 ;
  wire \select_ln301_3_reg_1368_pp0_iter8_reg_reg[2]_srl3_n_4 ;
  wire \select_ln301_3_reg_1368_pp0_iter8_reg_reg[3]_srl3_n_4 ;
  wire \select_ln301_3_reg_1368_pp0_iter8_reg_reg[4]_srl3_n_4 ;
  wire \select_ln301_3_reg_1368_pp0_iter8_reg_reg[5]_srl3_n_4 ;
  wire \select_ln301_3_reg_1368_pp0_iter8_reg_reg[6]_srl3_n_4 ;
  wire \select_ln301_3_reg_1368_pp0_iter8_reg_reg[7]_srl3_n_4 ;
  wire [7:0]select_ln301_3_reg_1368_pp0_iter9_reg;
  wire [7:0]select_ln301_4_fu_862_p3;
  wire \select_ln301_4_reg_1388_pp0_iter8_reg_reg[0]_srl2_n_4 ;
  wire \select_ln301_4_reg_1388_pp0_iter8_reg_reg[1]_srl2_n_4 ;
  wire \select_ln301_4_reg_1388_pp0_iter8_reg_reg[2]_srl2_n_4 ;
  wire \select_ln301_4_reg_1388_pp0_iter8_reg_reg[3]_srl2_n_4 ;
  wire \select_ln301_4_reg_1388_pp0_iter8_reg_reg[4]_srl2_n_4 ;
  wire \select_ln301_4_reg_1388_pp0_iter8_reg_reg[5]_srl2_n_4 ;
  wire \select_ln301_4_reg_1388_pp0_iter8_reg_reg[6]_srl2_n_4 ;
  wire \select_ln301_4_reg_1388_pp0_iter8_reg_reg[7]_srl2_n_4 ;
  wire [7:0]select_ln301_4_reg_1388_pp0_iter9_reg;
  wire [7:0]select_ln301_fu_749_p3;
  wire \select_ln301_reg_1353_pp0_iter8_reg_reg[0]_srl3_n_4 ;
  wire \select_ln301_reg_1353_pp0_iter8_reg_reg[1]_srl3_n_4 ;
  wire \select_ln301_reg_1353_pp0_iter8_reg_reg[2]_srl3_n_4 ;
  wire \select_ln301_reg_1353_pp0_iter8_reg_reg[3]_srl3_n_4 ;
  wire \select_ln301_reg_1353_pp0_iter8_reg_reg[4]_srl3_n_4 ;
  wire \select_ln301_reg_1353_pp0_iter8_reg_reg[5]_srl3_n_4 ;
  wire \select_ln301_reg_1353_pp0_iter8_reg_reg[6]_srl3_n_4 ;
  wire \select_ln301_reg_1353_pp0_iter8_reg_reg[7]_srl3_n_4 ;
  wire [7:0]select_ln301_reg_1353_pp0_iter9_reg;
  wire shiftReg_ce;
  wire start_for_v_hcresampler_core_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire stream_scaled_csc_empty_n;
  wire stream_scaled_csc_full_n;
  wire [47:0]stream_scaled_dout;
  wire stream_scaled_empty_n;
  wire stream_scaled_full_n;
  wire [9:0]sub_ln1926_1_fu_609_p2;
  wire [9:0]sub_ln1926_1_reg_1323;
  wire [9:0]sub_ln1926_fu_457_p2;
  wire [9:0]sub_ln1926_reg_1293;
  wire [18:10]sub_ln1931_1_fu_529_p2;
  wire [18:10]sub_ln1931_3_fu_681_p2;
  wire [8:0]sub_ln1932_1_fu_697_p2;
  wire [8:0]sub_ln1932_fu_545_p2;
  wire [7:0]tmp_reg_1214;
  wire \tmp_reg_1214_pp0_iter3_reg_reg[0]_srl2_n_4 ;
  wire \tmp_reg_1214_pp0_iter3_reg_reg[1]_srl2_n_4 ;
  wire \tmp_reg_1214_pp0_iter3_reg_reg[2]_srl2_n_4 ;
  wire \tmp_reg_1214_pp0_iter3_reg_reg[3]_srl2_n_4 ;
  wire \tmp_reg_1214_pp0_iter3_reg_reg[4]_srl2_n_4 ;
  wire \tmp_reg_1214_pp0_iter3_reg_reg[5]_srl2_n_4 ;
  wire \tmp_reg_1214_pp0_iter3_reg_reg[6]_srl2_n_4 ;
  wire \tmp_reg_1214_pp0_iter3_reg_reg[7]_srl2_n_4 ;
  wire [7:0]tmp_reg_1214_pp0_iter4_reg;
  wire [7:0]trunc_ln145_1_reg_1162;
  wire [7:0]trunc_ln145_2_reg_1168;
  wire \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[0]_srl2_n_4 ;
  wire \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[1]_srl2_n_4 ;
  wire \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[2]_srl2_n_4 ;
  wire \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[3]_srl2_n_4 ;
  wire \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[4]_srl2_n_4 ;
  wire \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[5]_srl2_n_4 ;
  wire \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[6]_srl2_n_4 ;
  wire \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[7]_srl2_n_4 ;
  wire [7:0]trunc_ln145_2_reg_1168_pp0_iter4_reg;
  wire [7:0]trunc_ln145_3_reg_1173;
  wire [7:0]trunc_ln145_reg_1153;
  wire \trunc_ln145_reg_1153_pp0_iter3_reg_reg[0]_srl2_n_4 ;
  wire \trunc_ln145_reg_1153_pp0_iter3_reg_reg[1]_srl2_n_4 ;
  wire \trunc_ln145_reg_1153_pp0_iter3_reg_reg[2]_srl2_n_4 ;
  wire \trunc_ln145_reg_1153_pp0_iter3_reg_reg[3]_srl2_n_4 ;
  wire \trunc_ln145_reg_1153_pp0_iter3_reg_reg[4]_srl2_n_4 ;
  wire \trunc_ln145_reg_1153_pp0_iter3_reg_reg[5]_srl2_n_4 ;
  wire \trunc_ln145_reg_1153_pp0_iter3_reg_reg[6]_srl2_n_4 ;
  wire \trunc_ln145_reg_1153_pp0_iter3_reg_reg[7]_srl2_n_4 ;
  wire [7:0]trunc_ln145_reg_1153_pp0_iter4_reg;
  wire [9:0]trunc_ln1925_6_reg_1278;
  wire [8:0]trunc_ln1931_2_reg_1303;
  wire trunc_ln1931_2_reg_13030;
  wire [8:0]trunc_ln1931_5_reg_1333;
  wire [9:0]trunc_ln1934_1_reg_1343;
  wire \trunc_ln1934_1_reg_1343[7]_i_10_n_4 ;
  wire \trunc_ln1934_1_reg_1343[7]_i_3_n_4 ;
  wire \trunc_ln1934_1_reg_1343[7]_i_4_n_4 ;
  wire \trunc_ln1934_1_reg_1343[7]_i_5_n_4 ;
  wire \trunc_ln1934_1_reg_1343[7]_i_6_n_4 ;
  wire \trunc_ln1934_1_reg_1343[7]_i_7_n_4 ;
  wire \trunc_ln1934_1_reg_1343[7]_i_8_n_4 ;
  wire \trunc_ln1934_1_reg_1343[7]_i_9_n_4 ;
  wire \trunc_ln1934_1_reg_1343[9]_i_1_n_4 ;
  wire \trunc_ln1934_1_reg_1343_reg[7]_i_2_n_10 ;
  wire \trunc_ln1934_1_reg_1343_reg[7]_i_2_n_11 ;
  wire \trunc_ln1934_1_reg_1343_reg[7]_i_2_n_4 ;
  wire \trunc_ln1934_1_reg_1343_reg[7]_i_2_n_5 ;
  wire \trunc_ln1934_1_reg_1343_reg[7]_i_2_n_6 ;
  wire \trunc_ln1934_1_reg_1343_reg[7]_i_2_n_7 ;
  wire \trunc_ln1934_1_reg_1343_reg[7]_i_2_n_8 ;
  wire \trunc_ln1934_1_reg_1343_reg[7]_i_2_n_9 ;
  wire [9:0]trunc_ln1934_reg_1313;
  wire \trunc_ln1934_reg_1313[7]_i_10_n_4 ;
  wire \trunc_ln1934_reg_1313[7]_i_3_n_4 ;
  wire \trunc_ln1934_reg_1313[7]_i_4_n_4 ;
  wire \trunc_ln1934_reg_1313[7]_i_5_n_4 ;
  wire \trunc_ln1934_reg_1313[7]_i_6_n_4 ;
  wire \trunc_ln1934_reg_1313[7]_i_7_n_4 ;
  wire \trunc_ln1934_reg_1313[7]_i_8_n_4 ;
  wire \trunc_ln1934_reg_1313[7]_i_9_n_4 ;
  wire \trunc_ln1934_reg_1313[9]_i_1_n_4 ;
  wire \trunc_ln1934_reg_1313_reg[7]_i_2_n_10 ;
  wire \trunc_ln1934_reg_1313_reg[7]_i_2_n_11 ;
  wire \trunc_ln1934_reg_1313_reg[7]_i_2_n_4 ;
  wire \trunc_ln1934_reg_1313_reg[7]_i_2_n_5 ;
  wire \trunc_ln1934_reg_1313_reg[7]_i_2_n_6 ;
  wire \trunc_ln1934_reg_1313_reg[7]_i_2_n_7 ;
  wire \trunc_ln1934_reg_1313_reg[7]_i_2_n_8 ;
  wire \trunc_ln1934_reg_1313_reg[7]_i_2_n_9 ;
  wire [8:0]trunc_ln1935_1_reg_1373;
  wire \trunc_ln1935_1_reg_1373[0]_i_1_n_4 ;
  wire \trunc_ln1935_1_reg_1373[1]_i_1_n_4 ;
  wire \trunc_ln1935_1_reg_1373[2]_i_1_n_4 ;
  wire \trunc_ln1935_1_reg_1373[3]_i_1_n_4 ;
  wire \trunc_ln1935_1_reg_1373[4]_i_1_n_4 ;
  wire \trunc_ln1935_1_reg_1373[5]_i_1_n_4 ;
  wire \trunc_ln1935_1_reg_1373[6]_i_1_n_4 ;
  wire \trunc_ln1935_1_reg_1373[7]_i_1_n_4 ;
  wire \trunc_ln1935_1_reg_1373[8]_i_1_n_4 ;
  wire [8:0]trunc_ln1935_reg_1358;
  wire \trunc_ln1935_reg_1358[0]_i_1_n_4 ;
  wire \trunc_ln1935_reg_1358[1]_i_1_n_4 ;
  wire \trunc_ln1935_reg_1358[2]_i_1_n_4 ;
  wire \trunc_ln1935_reg_1358[3]_i_1_n_4 ;
  wire \trunc_ln1935_reg_1358[4]_i_1_n_4 ;
  wire \trunc_ln1935_reg_1358[5]_i_1_n_4 ;
  wire \trunc_ln1935_reg_1358[6]_i_1_n_4 ;
  wire \trunc_ln1935_reg_1358[7]_i_1_n_4 ;
  wire \trunc_ln1935_reg_1358[8]_i_1_n_4 ;
  wire [7:0]trunc_ln301_2_reg_1418;
  wire \trunc_ln301_2_reg_1418[7]_i_10_n_4 ;
  wire \trunc_ln301_2_reg_1418[7]_i_11_n_4 ;
  wire \trunc_ln301_2_reg_1418[7]_i_12_n_4 ;
  wire \trunc_ln301_2_reg_1418[7]_i_1_n_4 ;
  wire \trunc_ln301_2_reg_1418[7]_i_3_n_4 ;
  wire \trunc_ln301_2_reg_1418[7]_i_4_n_4 ;
  wire \trunc_ln301_2_reg_1418[7]_i_5_n_4 ;
  wire \trunc_ln301_2_reg_1418[7]_i_6_n_4 ;
  wire \trunc_ln301_2_reg_1418[7]_i_7_n_4 ;
  wire \trunc_ln301_2_reg_1418[7]_i_8_n_4 ;
  wire \trunc_ln301_2_reg_1418[7]_i_9_n_4 ;
  wire \trunc_ln301_2_reg_1418_reg[7]_i_2_n_10 ;
  wire \trunc_ln301_2_reg_1418_reg[7]_i_2_n_11 ;
  wire \trunc_ln301_2_reg_1418_reg[7]_i_2_n_6 ;
  wire \trunc_ln301_2_reg_1418_reg[7]_i_2_n_7 ;
  wire \trunc_ln301_2_reg_1418_reg[7]_i_2_n_8 ;
  wire \trunc_ln301_2_reg_1418_reg[7]_i_2_n_9 ;
  wire [7:0]trunc_ln301_5_reg_1428;
  wire \trunc_ln301_5_reg_1428[7]_i_10_n_4 ;
  wire \trunc_ln301_5_reg_1428[7]_i_11_n_4 ;
  wire \trunc_ln301_5_reg_1428[7]_i_12_n_4 ;
  wire \trunc_ln301_5_reg_1428[7]_i_1_n_4 ;
  wire \trunc_ln301_5_reg_1428[7]_i_3_n_4 ;
  wire \trunc_ln301_5_reg_1428[7]_i_4_n_4 ;
  wire \trunc_ln301_5_reg_1428[7]_i_5_n_4 ;
  wire \trunc_ln301_5_reg_1428[7]_i_6_n_4 ;
  wire \trunc_ln301_5_reg_1428[7]_i_7_n_4 ;
  wire \trunc_ln301_5_reg_1428[7]_i_8_n_4 ;
  wire \trunc_ln301_5_reg_1428[7]_i_9_n_4 ;
  wire \trunc_ln301_5_reg_1428_reg[7]_i_2_n_10 ;
  wire \trunc_ln301_5_reg_1428_reg[7]_i_2_n_11 ;
  wire \trunc_ln301_5_reg_1428_reg[7]_i_2_n_6 ;
  wire \trunc_ln301_5_reg_1428_reg[7]_i_2_n_7 ;
  wire \trunc_ln301_5_reg_1428_reg[7]_i_2_n_8 ;
  wire \trunc_ln301_5_reg_1428_reg[7]_i_2_n_9 ;
  wire [7:0]trunc_ln9_reg_1194;
  wire \trunc_ln9_reg_1194_pp0_iter3_reg_reg[0]_srl2_n_4 ;
  wire \trunc_ln9_reg_1194_pp0_iter3_reg_reg[1]_srl2_n_4 ;
  wire \trunc_ln9_reg_1194_pp0_iter3_reg_reg[2]_srl2_n_4 ;
  wire \trunc_ln9_reg_1194_pp0_iter3_reg_reg[3]_srl2_n_4 ;
  wire \trunc_ln9_reg_1194_pp0_iter3_reg_reg[4]_srl2_n_4 ;
  wire \trunc_ln9_reg_1194_pp0_iter3_reg_reg[5]_srl2_n_4 ;
  wire \trunc_ln9_reg_1194_pp0_iter3_reg_reg[6]_srl2_n_4 ;
  wire \trunc_ln9_reg_1194_pp0_iter3_reg_reg[7]_srl2_n_4 ;
  wire [7:0]trunc_ln9_reg_1194_pp0_iter4_reg;
  wire [9:0]trunc_ln_reg_1263;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;
  wire v_csc_core_U0_bPassThru_dout;
  wire v_csc_core_U0_colorMode_read;
  wire v_hcresampler_core15_U0_ap_start;
  wire v_hcresampler_core_U0_srcImg_read;
  wire [10:0]x_3_fu_245_p2;
  wire x_reg_203;
  wire x_reg_2030;
  wire \x_reg_203[10]_i_5_n_4 ;
  wire [10:0]\x_reg_203_reg[10]_0 ;
  wire [11:0]y_3_fu_234_p2;
  wire [11:0]y_3_reg_1135;
  wire \y_3_reg_1135_reg[11]_i_1_n_10 ;
  wire \y_3_reg_1135_reg[11]_i_1_n_11 ;
  wire \y_3_reg_1135_reg[8]_i_1_n_10 ;
  wire \y_3_reg_1135_reg[8]_i_1_n_11 ;
  wire \y_3_reg_1135_reg[8]_i_1_n_4 ;
  wire \y_3_reg_1135_reg[8]_i_1_n_5 ;
  wire \y_3_reg_1135_reg[8]_i_1_n_6 ;
  wire \y_3_reg_1135_reg[8]_i_1_n_7 ;
  wire \y_3_reg_1135_reg[8]_i_1_n_8 ;
  wire \y_3_reg_1135_reg[8]_i_1_n_9 ;
  wire [5:3]y_reg_192;
  wire \y_reg_192_reg[4]_0 ;
  wire [7:1]\NLW_icmp_ln1934_2_reg_1348_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_icmp_ln1934_2_reg_1348_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:1]\NLW_icmp_ln1934_reg_1318_reg[0]_i_2_CO_UNCONNECTED ;
  wire [7:2]\NLW_icmp_ln1934_reg_1318_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:6]\NLW_trunc_ln301_2_reg_1418_reg[7]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln301_2_reg_1418_reg[7]_i_2_O_UNCONNECTED ;
  wire [7:6]\NLW_trunc_ln301_5_reg_1428_reg[7]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln301_5_reg_1428_reg[7]_i_2_O_UNCONNECTED ;
  wire [7:2]\NLW_y_3_reg_1135_reg[11]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_y_3_reg_1135_reg[11]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h80008000AA000000)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__1 
       (.I0(stream_scaled_csc_full_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter10_reg_n_4),
        .I5(bPassThru_read_reg_1126),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__1 
       (.I0(select_ln301_reg_1353_pp0_iter9_reg[0]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__1 
       (.I0(select_ln301_1_reg_1383_pp0_iter9_reg[2]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__1 
       (.I0(select_ln301_1_reg_1383_pp0_iter9_reg[3]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__1 
       (.I0(select_ln301_1_reg_1383_pp0_iter9_reg[4]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__1 
       (.I0(select_ln301_1_reg_1383_pp0_iter9_reg[5]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__1 
       (.I0(select_ln301_1_reg_1383_pp0_iter9_reg[6]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__1 
       (.I0(select_ln301_1_reg_1383_pp0_iter9_reg[7]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[15]),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__1 
       (.I0(trunc_ln301_2_reg_1418[0]),
        .I1(icmp_ln1936_1_reg_1413),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[16]),
        .O(in[16]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__1 
       (.I0(icmp_ln1936_1_reg_1413),
        .I1(trunc_ln301_2_reg_1418[1]),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[17]),
        .O(in[17]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__1 
       (.I0(icmp_ln1936_1_reg_1413),
        .I1(trunc_ln301_2_reg_1418[2]),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[18]),
        .O(in[18]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__1 
       (.I0(icmp_ln1936_1_reg_1413),
        .I1(trunc_ln301_2_reg_1418[3]),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__1 
       (.I0(select_ln301_reg_1353_pp0_iter9_reg[1]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__1 
       (.I0(icmp_ln1936_1_reg_1413),
        .I1(trunc_ln301_2_reg_1418[4]),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[20]),
        .O(in[20]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__1 
       (.I0(icmp_ln1936_1_reg_1413),
        .I1(trunc_ln301_2_reg_1418[5]),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[21]),
        .O(in[21]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__1 
       (.I0(icmp_ln1936_1_reg_1413),
        .I1(trunc_ln301_2_reg_1418[6]),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[22]),
        .O(in[22]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__1 
       (.I0(icmp_ln1936_1_reg_1413),
        .I1(trunc_ln301_2_reg_1418[7]),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][24]_srl16_i_1__1 
       (.I0(select_ln301_3_reg_1368_pp0_iter9_reg[0]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][25]_srl16_i_1__1 
       (.I0(select_ln301_3_reg_1368_pp0_iter9_reg[1]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][26]_srl16_i_1__1 
       (.I0(select_ln301_3_reg_1368_pp0_iter9_reg[2]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][27]_srl16_i_1__1 
       (.I0(select_ln301_3_reg_1368_pp0_iter9_reg[3]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][28]_srl16_i_1__1 
       (.I0(select_ln301_3_reg_1368_pp0_iter9_reg[4]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][29]_srl16_i_1__1 
       (.I0(select_ln301_3_reg_1368_pp0_iter9_reg[5]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__1 
       (.I0(select_ln301_reg_1353_pp0_iter9_reg[2]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][30]_srl16_i_1__1 
       (.I0(select_ln301_3_reg_1368_pp0_iter9_reg[6]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][31]_srl16_i_1__1 
       (.I0(select_ln301_3_reg_1368_pp0_iter9_reg[7]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][32]_srl16_i_1__1 
       (.I0(select_ln301_4_reg_1388_pp0_iter9_reg[0]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[32]),
        .O(in[32]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][33]_srl16_i_1__1 
       (.I0(select_ln301_4_reg_1388_pp0_iter9_reg[1]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[33]),
        .O(in[33]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][34]_srl16_i_1__1 
       (.I0(select_ln301_4_reg_1388_pp0_iter9_reg[2]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[34]),
        .O(in[34]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][35]_srl16_i_1__1 
       (.I0(select_ln301_4_reg_1388_pp0_iter9_reg[3]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[35]),
        .O(in[35]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][36]_srl16_i_1__1 
       (.I0(select_ln301_4_reg_1388_pp0_iter9_reg[4]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[36]),
        .O(in[36]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][37]_srl16_i_1__1 
       (.I0(select_ln301_4_reg_1388_pp0_iter9_reg[5]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[37]),
        .O(in[37]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][38]_srl16_i_1__1 
       (.I0(select_ln301_4_reg_1388_pp0_iter9_reg[6]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[38]),
        .O(in[38]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][39]_srl16_i_1__1 
       (.I0(select_ln301_4_reg_1388_pp0_iter9_reg[7]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[39]),
        .O(in[39]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__1 
       (.I0(select_ln301_reg_1353_pp0_iter9_reg[3]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][40]_srl16_i_1__1 
       (.I0(trunc_ln301_5_reg_1428[0]),
        .I1(icmp_ln1936_3_reg_1423),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[40]),
        .O(in[40]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][41]_srl16_i_1__1 
       (.I0(icmp_ln1936_3_reg_1423),
        .I1(trunc_ln301_5_reg_1428[1]),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[41]),
        .O(in[41]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][42]_srl16_i_1__1 
       (.I0(icmp_ln1936_3_reg_1423),
        .I1(trunc_ln301_5_reg_1428[2]),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[42]),
        .O(in[42]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][43]_srl16_i_1__1 
       (.I0(icmp_ln1936_3_reg_1423),
        .I1(trunc_ln301_5_reg_1428[3]),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[43]),
        .O(in[43]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][44]_srl16_i_1__1 
       (.I0(icmp_ln1936_3_reg_1423),
        .I1(trunc_ln301_5_reg_1428[4]),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[44]),
        .O(in[44]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][45]_srl16_i_1__1 
       (.I0(icmp_ln1936_3_reg_1423),
        .I1(trunc_ln301_5_reg_1428[5]),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[45]),
        .O(in[45]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][46]_srl16_i_1__1 
       (.I0(icmp_ln1936_3_reg_1423),
        .I1(trunc_ln301_5_reg_1428[6]),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[46]),
        .O(in[46]));
  LUT5 #(
    .INIT(32'hFF8F0080)) 
    \SRL_SIG_reg[15][47]_srl16_i_1__1 
       (.I0(icmp_ln1936_3_reg_1423),
        .I1(trunc_ln301_5_reg_1428[7]),
        .I2(ap_enable_reg_pp0_iter10_reg_n_4),
        .I3(bPassThru_read_reg_1126),
        .I4(stream_scaled_dout[47]),
        .O(in[47]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__1 
       (.I0(select_ln301_reg_1353_pp0_iter9_reg[4]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__1 
       (.I0(select_ln301_reg_1353_pp0_iter9_reg[5]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__1 
       (.I0(select_ln301_reg_1353_pp0_iter9_reg[6]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__1 
       (.I0(select_ln301_reg_1353_pp0_iter9_reg[7]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__1 
       (.I0(select_ln301_1_reg_1383_pp0_iter9_reg[0]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__1 
       (.I0(select_ln301_1_reg_1383_pp0_iter9_reg[1]),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(bPassThru_read_reg_1126),
        .I3(stream_scaled_dout[9]),
        .O(in[9]));
  FDRE \add_ln1927_1_reg_1328_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328[0]),
        .Q(add_ln1927_1_reg_1328_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328[10]),
        .Q(add_ln1927_1_reg_1328_pp0_iter6_reg[10]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328[11]),
        .Q(add_ln1927_1_reg_1328_pp0_iter6_reg[11]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328[1]),
        .Q(add_ln1927_1_reg_1328_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328[2]),
        .Q(add_ln1927_1_reg_1328_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328[3]),
        .Q(add_ln1927_1_reg_1328_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328[4]),
        .Q(add_ln1927_1_reg_1328_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328[5]),
        .Q(add_ln1927_1_reg_1328_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328[6]),
        .Q(add_ln1927_1_reg_1328_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328[7]),
        .Q(add_ln1927_1_reg_1328_pp0_iter6_reg[7]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328[8]),
        .Q(add_ln1927_1_reg_1328_pp0_iter6_reg[8]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328[9]),
        .Q(add_ln1927_1_reg_1328_pp0_iter6_reg[9]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328_pp0_iter6_reg[0]),
        .Q(add_ln1927_1_reg_1328_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328_pp0_iter6_reg[10]),
        .Q(add_ln1927_1_reg_1328_pp0_iter7_reg[10]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328_pp0_iter6_reg[11]),
        .Q(add_ln1927_1_reg_1328_pp0_iter7_reg[11]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328_pp0_iter6_reg[1]),
        .Q(add_ln1927_1_reg_1328_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328_pp0_iter6_reg[2]),
        .Q(add_ln1927_1_reg_1328_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328_pp0_iter6_reg[3]),
        .Q(add_ln1927_1_reg_1328_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328_pp0_iter6_reg[4]),
        .Q(add_ln1927_1_reg_1328_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328_pp0_iter6_reg[5]),
        .Q(add_ln1927_1_reg_1328_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328_pp0_iter6_reg[6]),
        .Q(add_ln1927_1_reg_1328_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328_pp0_iter6_reg[7]),
        .Q(add_ln1927_1_reg_1328_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328_pp0_iter6_reg[8]),
        .Q(add_ln1927_1_reg_1328_pp0_iter7_reg[8]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_pp0_iter7_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_1_reg_1328_pp0_iter6_reg[9]),
        .Q(add_ln1927_1_reg_1328_pp0_iter7_reg[9]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_1_fu_628_p2[0]),
        .Q(add_ln1927_1_reg_1328[0]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_1_fu_628_p2[10]),
        .Q(add_ln1927_1_reg_1328[10]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_1_fu_628_p2[11]),
        .Q(add_ln1927_1_reg_1328[11]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_1_fu_628_p2[1]),
        .Q(add_ln1927_1_reg_1328[1]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_1_fu_628_p2[2]),
        .Q(add_ln1927_1_reg_1328[2]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_1_fu_628_p2[3]),
        .Q(add_ln1927_1_reg_1328[3]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_1_fu_628_p2[4]),
        .Q(add_ln1927_1_reg_1328[4]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_1_fu_628_p2[5]),
        .Q(add_ln1927_1_reg_1328[5]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_1_fu_628_p2[6]),
        .Q(add_ln1927_1_reg_1328[6]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_1_fu_628_p2[7]),
        .Q(add_ln1927_1_reg_1328[7]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_1_fu_628_p2[8]),
        .Q(add_ln1927_1_reg_1328[8]),
        .R(1'b0));
  FDRE \add_ln1927_1_reg_1328_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_1_fu_628_p2[9]),
        .Q(add_ln1927_1_reg_1328[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln1927_reg_1298[11]_i_1 
       (.I0(cmp69_i_reg_1116),
        .I1(ap_block_pp0_stage0_subdone),
        .O(add_ln1927_1_reg_13280));
  FDRE \add_ln1927_reg_1298_pp0_iter6_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298[0]),
        .Q(add_ln1927_reg_1298_pp0_iter6_reg[0]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter6_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298[10]),
        .Q(add_ln1927_reg_1298_pp0_iter6_reg[10]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter6_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298[11]),
        .Q(add_ln1927_reg_1298_pp0_iter6_reg[11]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter6_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298[1]),
        .Q(add_ln1927_reg_1298_pp0_iter6_reg[1]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter6_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298[2]),
        .Q(add_ln1927_reg_1298_pp0_iter6_reg[2]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter6_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298[3]),
        .Q(add_ln1927_reg_1298_pp0_iter6_reg[3]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter6_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298[4]),
        .Q(add_ln1927_reg_1298_pp0_iter6_reg[4]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter6_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298[5]),
        .Q(add_ln1927_reg_1298_pp0_iter6_reg[5]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter6_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298[6]),
        .Q(add_ln1927_reg_1298_pp0_iter6_reg[6]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter6_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298[7]),
        .Q(add_ln1927_reg_1298_pp0_iter6_reg[7]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter6_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298[8]),
        .Q(add_ln1927_reg_1298_pp0_iter6_reg[8]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter6_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298[9]),
        .Q(add_ln1927_reg_1298_pp0_iter6_reg[9]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter7_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298_pp0_iter6_reg[0]),
        .Q(add_ln1927_reg_1298_pp0_iter7_reg[0]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter7_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298_pp0_iter6_reg[10]),
        .Q(add_ln1927_reg_1298_pp0_iter7_reg[10]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter7_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298_pp0_iter6_reg[11]),
        .Q(add_ln1927_reg_1298_pp0_iter7_reg[11]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter7_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298_pp0_iter6_reg[1]),
        .Q(add_ln1927_reg_1298_pp0_iter7_reg[1]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter7_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298_pp0_iter6_reg[2]),
        .Q(add_ln1927_reg_1298_pp0_iter7_reg[2]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter7_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298_pp0_iter6_reg[3]),
        .Q(add_ln1927_reg_1298_pp0_iter7_reg[3]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter7_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298_pp0_iter6_reg[4]),
        .Q(add_ln1927_reg_1298_pp0_iter7_reg[4]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter7_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298_pp0_iter6_reg[5]),
        .Q(add_ln1927_reg_1298_pp0_iter7_reg[5]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter7_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298_pp0_iter6_reg[6]),
        .Q(add_ln1927_reg_1298_pp0_iter7_reg[6]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter7_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298_pp0_iter6_reg[7]),
        .Q(add_ln1927_reg_1298_pp0_iter7_reg[7]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter7_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298_pp0_iter6_reg[8]),
        .Q(add_ln1927_reg_1298_pp0_iter7_reg[8]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_pp0_iter7_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln1927_reg_1298_pp0_iter6_reg[9]),
        .Q(add_ln1927_reg_1298_pp0_iter7_reg[9]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_fu_476_p2[0]),
        .Q(add_ln1927_reg_1298[0]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_fu_476_p2[10]),
        .Q(add_ln1927_reg_1298[10]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_fu_476_p2[11]),
        .Q(add_ln1927_reg_1298[11]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_fu_476_p2[1]),
        .Q(add_ln1927_reg_1298[1]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_fu_476_p2[2]),
        .Q(add_ln1927_reg_1298[2]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_fu_476_p2[3]),
        .Q(add_ln1927_reg_1298[3]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_fu_476_p2[4]),
        .Q(add_ln1927_reg_1298[4]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_fu_476_p2[5]),
        .Q(add_ln1927_reg_1298[5]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_fu_476_p2[6]),
        .Q(add_ln1927_reg_1298[6]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_fu_476_p2[7]),
        .Q(add_ln1927_reg_1298[7]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_fu_476_p2[8]),
        .Q(add_ln1927_reg_1298[8]),
        .R(1'b0));
  FDRE \add_ln1927_reg_1298_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(add_ln1927_fu_476_p2[9]),
        .Q(add_ln1927_reg_1298[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(v_csc_core_U0_ap_ready),
        .I1(v_csc_core_U0_colorMode_read),
        .I2(\ap_CS_fsm_reg_n_4_[0] ),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state14),
        .I1(v_csc_core_U0_colorMode_read),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(\ap_CS_fsm[3]_i_2__1_n_4 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(y_reg_192[4]),
        .I1(\ap_CS_fsm[2]_i_2__0 [1]),
        .I2(y_reg_192[5]),
        .I3(\ap_CS_fsm[2]_i_2__0 [2]),
        .I4(\ap_CS_fsm[2]_i_2__0 [0]),
        .I5(y_reg_192[3]),
        .O(\y_reg_192_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__1_n_4 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hF5FFD5DDF5FFF5FF)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(ap_enable_reg_pp0_iter10_reg_n_4),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[3]_i_2__1_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_4_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state14),
        .R(SS));
  LUT6 #(
    .INIT(64'hF7F7F70000000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter0_reg_0),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter10_i_1
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter9),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter10_reg_n_4),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter10_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter10_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter10_reg_n_4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hD0508000)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter0_reg_0),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_4),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1_reg_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(SS));
  FDRE \bPassThru_read_reg_1126_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[0] ),
        .D(v_csc_core_U0_bPassThru_dout),
        .Q(bPassThru_read_reg_1126),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \cmp69_i_reg_1116[0]_i_1 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(out[2]),
        .I3(out[3]),
        .I4(\cmp69_i_reg_1116[0]_i_2_n_4 ),
        .O(cmp69_i_fu_218_p2));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp69_i_reg_1116[0]_i_2 
       (.I0(out[6]),
        .I1(out[7]),
        .I2(out[5]),
        .I3(out[4]),
        .O(\cmp69_i_reg_1116[0]_i_2_n_4 ));
  FDRE \cmp69_i_reg_1116_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg_n_4_[0] ),
        .D(cmp69_i_fu_218_p2),
        .Q(cmp69_i_reg_1116),
        .R(1'b0));
  FDRE \icmp_ln1934_2_reg_1348_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1934_2_fu_718_p2),
        .Q(icmp_ln1934_2_reg_1348),
        .R(1'b0));
  CARRY8 \icmp_ln1934_2_reg_1348_reg[0]_i_2 
       (.CI(\trunc_ln1934_1_reg_1343_reg[7]_i_2_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln1934_2_reg_1348_reg[0]_i_2_CO_UNCONNECTED [7:3],\icmp_ln1934_2_reg_1348_reg[0]_i_2_n_9 ,\NLW_icmp_ln1934_2_reg_1348_reg[0]_i_2_CO_UNCONNECTED [1],\icmp_ln1934_2_reg_1348_reg[0]_i_2_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .O({\NLW_icmp_ln1934_2_reg_1348_reg[0]_i_2_O_UNCONNECTED [7:2],add_ln1925_1_fu_590_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,trunc_ln1925_6_reg_1278[9:8]}));
  FDRE \icmp_ln1934_reg_1318_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1934_fu_566_p2),
        .Q(icmp_ln1934_reg_1318),
        .R(1'b0));
  CARRY8 \icmp_ln1934_reg_1318_reg[0]_i_2 
       (.CI(\trunc_ln1934_reg_1313_reg[7]_i_2_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_icmp_ln1934_reg_1318_reg[0]_i_2_CO_UNCONNECTED [7:3],\icmp_ln1934_reg_1318_reg[0]_i_2_n_9 ,\NLW_icmp_ln1934_reg_1318_reg[0]_i_2_CO_UNCONNECTED [1],\icmp_ln1934_reg_1318_reg[0]_i_2_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .O({\NLW_icmp_ln1934_reg_1318_reg[0]_i_2_O_UNCONNECTED [7:2],add_ln1925_fu_438_p2[9:8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,trunc_ln_reg_1263[9:8]}));
  LUT6 #(
    .INIT(64'hBFB0BFBFA0A0AFA0)) 
    \icmp_ln1935_2_reg_1378[0]_i_1 
       (.I0(sub_ln1926_1_reg_1323[9]),
        .I1(sub_ln1926_1_reg_1323[8]),
        .I2(cmp69_i_reg_1116),
        .I3(trunc_ln1931_5_reg_1333[8]),
        .I4(trunc_ln1931_5_reg_1333[7]),
        .I5(\icmp_ln1935_2_reg_1378[0]_i_2_n_4 ),
        .O(icmp_ln1935_2_fu_816_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFBFAEFFFF)) 
    \icmp_ln1935_2_reg_1378[0]_i_2 
       (.I0(\icmp_ln1935_2_reg_1378[0]_i_3_n_4 ),
        .I1(cmp69_i_reg_1116),
        .I2(sub_ln1926_1_reg_1323[7]),
        .I3(trunc_ln1931_5_reg_1333[7]),
        .I4(\trunc_ln1935_1_reg_1373[4]_i_1_n_4 ),
        .I5(\icmp_ln1935_2_reg_1378[0]_i_4_n_4 ),
        .O(\icmp_ln1935_2_reg_1378[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \icmp_ln1935_2_reg_1378[0]_i_3 
       (.I0(trunc_ln1931_5_reg_1333[6]),
        .I1(sub_ln1926_1_reg_1323[6]),
        .I2(trunc_ln1931_5_reg_1333[5]),
        .I3(cmp69_i_reg_1116),
        .I4(sub_ln1926_1_reg_1323[5]),
        .O(\icmp_ln1935_2_reg_1378[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF47CF77FF)) 
    \icmp_ln1935_2_reg_1378[0]_i_4 
       (.I0(sub_ln1926_1_reg_1323[1]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_5_reg_1333[1]),
        .I3(sub_ln1926_1_reg_1323[2]),
        .I4(trunc_ln1931_5_reg_1333[2]),
        .I5(\icmp_ln1935_2_reg_1378[0]_i_5_n_4 ),
        .O(\icmp_ln1935_2_reg_1378[0]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \icmp_ln1935_2_reg_1378[0]_i_5 
       (.I0(trunc_ln1931_5_reg_1333[3]),
        .I1(sub_ln1926_1_reg_1323[3]),
        .I2(trunc_ln1931_5_reg_1333[0]),
        .I3(cmp69_i_reg_1116),
        .I4(sub_ln1926_1_reg_1323[0]),
        .O(\icmp_ln1935_2_reg_1378[0]_i_5_n_4 ));
  FDRE \icmp_ln1935_2_reg_1378_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1935_2_fu_816_p2),
        .Q(icmp_ln1935_2_reg_1378),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFB0BFBFA0A0AFA0)) 
    \icmp_ln1935_reg_1363[0]_i_1 
       (.I0(sub_ln1926_reg_1293[9]),
        .I1(sub_ln1926_reg_1293[8]),
        .I2(cmp69_i_reg_1116),
        .I3(trunc_ln1931_2_reg_1303[8]),
        .I4(trunc_ln1931_2_reg_1303[7]),
        .I5(\icmp_ln1935_reg_1363[0]_i_2_n_4 ),
        .O(icmp_ln1935_fu_767_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFABFBFFFF)) 
    \icmp_ln1935_reg_1363[0]_i_2 
       (.I0(\icmp_ln1935_reg_1363[0]_i_3_n_4 ),
        .I1(trunc_ln1931_2_reg_1303[3]),
        .I2(cmp69_i_reg_1116),
        .I3(sub_ln1926_reg_1293[3]),
        .I4(\trunc_ln1935_reg_1358[0]_i_1_n_4 ),
        .I5(\icmp_ln1935_reg_1363[0]_i_4_n_4 ),
        .O(\icmp_ln1935_reg_1363[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \icmp_ln1935_reg_1363[0]_i_3 
       (.I0(trunc_ln1931_2_reg_1303[2]),
        .I1(sub_ln1926_reg_1293[2]),
        .I2(trunc_ln1931_2_reg_1303[1]),
        .I3(cmp69_i_reg_1116),
        .I4(sub_ln1926_reg_1293[1]),
        .O(\icmp_ln1935_reg_1363[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7747FFCF)) 
    \icmp_ln1935_reg_1363[0]_i_4 
       (.I0(sub_ln1926_reg_1293[4]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_2_reg_1303[4]),
        .I3(trunc_ln1931_2_reg_1303[7]),
        .I4(sub_ln1926_reg_1293[7]),
        .I5(\icmp_ln1935_reg_1363[0]_i_5_n_4 ),
        .O(\icmp_ln1935_reg_1363[0]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \icmp_ln1935_reg_1363[0]_i_5 
       (.I0(trunc_ln1931_2_reg_1303[6]),
        .I1(sub_ln1926_reg_1293[6]),
        .I2(trunc_ln1931_2_reg_1303[5]),
        .I3(cmp69_i_reg_1116),
        .I4(sub_ln1926_reg_1293[5]),
        .O(\icmp_ln1935_reg_1363[0]_i_5_n_4 ));
  FDRE \icmp_ln1935_reg_1363_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1935_fu_767_p2),
        .Q(icmp_ln1935_reg_1363),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEFFFFEEEEFFFE)) 
    \icmp_ln1936_1_reg_1413[0]_i_1 
       (.I0(\icmp_ln1936_1_reg_1413[0]_i_2_n_4 ),
        .I1(\icmp_ln1936_1_reg_1413[0]_i_3_n_4 ),
        .I2(select_ln1936_reg_1393[6]),
        .I3(select_ln1936_reg_1393[5]),
        .I4(select_ln1936_reg_1393[10]),
        .I5(select_ln1936_reg_1393[4]),
        .O(icmp_ln1936_1_fu_948_p2));
  LUT6 #(
    .INIT(64'h0F0FFFFF0F0FFFEF)) 
    \icmp_ln1936_1_reg_1413[0]_i_2 
       (.I0(select_ln1936_reg_1393[0]),
        .I1(select_ln1936_reg_1393[3]),
        .I2(\trunc_ln301_2_reg_1418_reg[7]_i_2_n_6 ),
        .I3(select_ln1936_reg_1393[2]),
        .I4(select_ln1936_reg_1393[10]),
        .I5(select_ln1936_reg_1393[1]),
        .O(\icmp_ln1936_1_reg_1413[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h3332)) 
    \icmp_ln1936_1_reg_1413[0]_i_3 
       (.I0(select_ln1936_reg_1393[7]),
        .I1(select_ln1936_reg_1393[10]),
        .I2(select_ln1936_reg_1393[8]),
        .I3(select_ln1936_reg_1393[9]),
        .O(\icmp_ln1936_1_reg_1413[0]_i_3_n_4 ));
  FDRE \icmp_ln1936_1_reg_1413_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1936_1_fu_948_p2),
        .Q(icmp_ln1936_1_reg_1413),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEFFFFEEEEFFFE)) 
    \icmp_ln1936_3_reg_1423[0]_i_1 
       (.I0(\icmp_ln1936_3_reg_1423[0]_i_2_n_4 ),
        .I1(\icmp_ln1936_3_reg_1423[0]_i_3_n_4 ),
        .I2(select_ln1936_2_reg_1403[6]),
        .I3(select_ln1936_2_reg_1403[5]),
        .I4(select_ln1936_2_reg_1403[10]),
        .I5(select_ln1936_2_reg_1403[4]),
        .O(icmp_ln1936_3_fu_970_p2));
  LUT6 #(
    .INIT(64'h0F0FFFFF0F0FFFEF)) 
    \icmp_ln1936_3_reg_1423[0]_i_2 
       (.I0(select_ln1936_2_reg_1403[0]),
        .I1(select_ln1936_2_reg_1403[3]),
        .I2(\trunc_ln301_5_reg_1428_reg[7]_i_2_n_6 ),
        .I3(select_ln1936_2_reg_1403[2]),
        .I4(select_ln1936_2_reg_1403[10]),
        .I5(select_ln1936_2_reg_1403[1]),
        .O(\icmp_ln1936_3_reg_1423[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h3332)) 
    \icmp_ln1936_3_reg_1423[0]_i_3 
       (.I0(select_ln1936_2_reg_1403[7]),
        .I1(select_ln1936_2_reg_1403[10]),
        .I2(select_ln1936_2_reg_1403[8]),
        .I3(select_ln1936_2_reg_1403[9]),
        .O(\icmp_ln1936_3_reg_1423[0]_i_3_n_4 ));
  FDRE \icmp_ln1936_3_reg_1423_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1936_3_fu_970_p2),
        .Q(icmp_ln1936_3_reg_1423),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000570000000000)) 
    int_ap_idle_i_6
       (.I0(v_csc_core_U0_ap_start),
        .I1(start_for_v_hcresampler_core_U0_full_n),
        .I2(start_once_reg),
        .I3(\ap_CS_fsm_reg_n_4_[0] ),
        .I4(v_hcresampler_core15_U0_ap_start),
        .I5(int_ap_idle_i_5),
        .O(internal_empty_n_reg_0));
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n_i_2__15_n_4),
        .I1(internal_full_n),
        .I2(stream_scaled_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out),
        .O(internal_full_n_reg));
  LUT5 #(
    .INIT(32'h00007FFF)) 
    internal_full_n_i_2__15
       (.I0(stream_scaled_empty_n),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\mOutPtr_reg[4] ),
        .O(internal_full_n_i_2__15_n_4));
  LUT6 #(
    .INIT(64'h7F7F7FFFFFFFFFFF)) 
    internal_full_n_i_3__0
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(bPassThruCsc_c_empty_n),
        .I2(v_csc_core_U0_ap_start),
        .I3(start_for_v_hcresampler_core_U0_full_n),
        .I4(start_once_reg),
        .I5(ColorMode_c21_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h7FFF7FFF7FFFFFFF)) 
    internal_full_n_i_3__1
       (.I0(\ap_CS_fsm_reg_n_4_[0] ),
        .I1(bPassThruCsc_c_empty_n),
        .I2(ColorMode_c21_empty_n),
        .I3(v_csc_core_U0_ap_start),
        .I4(start_for_v_hcresampler_core_U0_full_n),
        .I5(start_once_reg),
        .O(\ap_CS_fsm_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'h95555555)) 
    \mOutPtr[4]_i_1__1 
       (.I0(\mOutPtr_reg[4] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter1_reg_0),
        .I4(stream_scaled_empty_n),
        .O(E));
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[4]_i_1__2 
       (.I0(\bPassThru_read_reg_1126_reg[0]_0 ),
        .I1(v_hcresampler_core_U0_srcImg_read),
        .I2(stream_scaled_csc_empty_n),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h1FBFBFBFFFFFFFFF)) 
    \mOutPtr[4]_i_3__2 
       (.I0(bPassThru_read_reg_1126),
        .I1(ap_enable_reg_pp0_iter10_reg_n_4),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(stream_scaled_csc_full_n),
        .O(\bPassThru_read_reg_1126_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \mOutPtr[4]_i_4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1_reg_0),
        .I3(stream_scaled_empty_n),
        .I4(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_11ns_17ns_18_4_1 mac_muladd_8ns_11ns_17ns_18_4_1_U150
       (.A(sub_ln1932_fu_545_p2),
        .CO(\icmp_ln1934_reg_1318_reg[0]_i_2_n_9 ),
        .D({mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_5,mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_6,mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_7,mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_8,mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_9,mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_10,mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_11,mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_12}),
        .E(CEB1),
        .P({mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_4,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_5,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_6,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_7,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_8,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_9,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_10,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_11,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_12,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_13,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_14,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_15,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_16,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_17,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_18,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_19,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_20}),
        .add_ln1925_fu_438_p2(add_ln1925_fu_438_p2),
        .ap_clk(ap_clk),
        .cmp69_i_reg_1116(cmp69_i_reg_1116),
        .icmp_ln1934_fu_566_p2(icmp_ln1934_fu_566_p2),
        .stream_scaled_dout(stream_scaled_dout[15:8]),
        .trunc_ln145_2_reg_1168_pp0_iter4_reg(trunc_ln145_2_reg_1168_pp0_iter4_reg),
        .trunc_ln145_reg_1153_pp0_iter4_reg(trunc_ln145_reg_1153_pp0_iter4_reg),
        .\trunc_ln1931_2_reg_1303_reg[7]_i_1 (sub_ln1931_1_fu_529_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_11ns_17ns_18_4_1_11 mac_muladd_8ns_11ns_17ns_18_4_1_U153
       (.A(sub_ln1932_1_fu_697_p2),
        .CO(\icmp_ln1934_2_reg_1348_reg[0]_i_2_n_9 ),
        .D({mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_5,mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_6,mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_7,mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_8,mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_9,mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_10,mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_11,mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_12}),
        .E(CEB1),
        .P({mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_4,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_5,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_6,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_7,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_8,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_9,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_10,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_11,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_12,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_13,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_14,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_15,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_16,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_17,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_18,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_19,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_20}),
        .add_ln1925_1_fu_590_p2(add_ln1925_1_fu_590_p2),
        .ap_clk(ap_clk),
        .cmp69_i_reg_1116(cmp69_i_reg_1116),
        .icmp_ln1934_2_fu_718_p2(icmp_ln1934_2_fu_718_p2),
        .stream_scaled_dout(stream_scaled_dout[39:32]),
        .tmp_reg_1214_pp0_iter4_reg(tmp_reg_1214_pp0_iter4_reg),
        .\trunc_ln1931_5_reg_1333_reg[7]_i_1 (sub_ln1931_3_fu_681_p2),
        .trunc_ln9_reg_1194_pp0_iter4_reg(trunc_ln9_reg_1194_pp0_iter4_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_8ns_17ns_17_4_1 mac_muladd_8ns_8ns_17ns_17_4_1_U144
       (.E(CEB1),
        .P({mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_4,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_5,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_6,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_7,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_8,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_9,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_10,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_11,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_12,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_13,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_14,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_15,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_16,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_17,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_18,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_19,mac_muladd_8ns_8ns_17ns_17_4_1_U144_n_20}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .stream_scaled_dout({stream_scaled_dout[23:16],stream_scaled_dout[7:0]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8ns_8ns_17ns_17_4_1_12 mac_muladd_8ns_8ns_17ns_17_4_1_U147
       (.E(CEB1),
        .P({mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_4,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_5,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_6,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_7,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_8,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_9,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_10,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_11,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_12,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_13,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_14,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_15,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_16,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_17,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_18,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_19,mac_muladd_8ns_8ns_17ns_17_4_1_U147_n_20}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .stream_scaled_dout({stream_scaled_dout[47:40],stream_scaled_dout[31:24]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8s_10ns_18s_18_4_1 mac_muladd_8s_10ns_18s_18_4_1_U148
       (.A(mac_muladd_8s_10ns_18s_18_4_1_U148_n_4),
        .D(sub_ln1926_fu_457_p2),
        .DSP_ALU_INST({B,stream_scaled_dout[22:16]}),
        .E(CEB1),
        .Q(trunc_ln145_1_reg_1162),
        .ap_clk(ap_clk),
        .trunc_ln145_reg_1153_pp0_iter4_reg(trunc_ln145_reg_1153_pp0_iter4_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mac_muladd_8s_10ns_18s_18_4_1_13 mac_muladd_8s_10ns_18s_18_4_1_U151
       (.A(mac_muladd_8s_10ns_18s_18_4_1_U151_n_5),
        .D(sub_ln1926_1_fu_609_p2),
        .DSP_ALU_INST({DSP_ALU_INST,stream_scaled_dout[46:40]}),
        .E(CEB1),
        .Q(trunc_ln145_3_reg_1173),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .bPassThru_read_reg_1126(bPassThru_read_reg_1126),
        .\select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0 (ap_enable_reg_pp0_iter1_reg_0),
        .\select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0_0 (ap_enable_reg_pp0_iter10_reg_n_4),
        .stream_scaled_csc_full_n(stream_scaled_csc_full_n),
        .stream_scaled_empty_n(stream_scaled_empty_n),
        .tmp_reg_1214_pp0_iter4_reg(tmp_reg_1214_pp0_iter4_reg),
        .\trunc_ln145_reg_1153_reg[7] (ap_CS_fsm_pp0_stage0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_12ns_20_4_1 mul_mul_8s_12ns_20_4_1_U142
       (.D(p_0_in),
        .DSP_ALU_INST({B,stream_scaled_dout[22:16]}),
        .E(CEB1),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_12ns_20_4_1_14 mul_mul_8s_12ns_20_4_1_U145
       (.D({mul_mul_8s_12ns_20_4_1_U145_n_4,mul_mul_8s_12ns_20_4_1_U145_n_5,mul_mul_8s_12ns_20_4_1_U145_n_6,mul_mul_8s_12ns_20_4_1_U145_n_7,mul_mul_8s_12ns_20_4_1_U145_n_8,mul_mul_8s_12ns_20_4_1_U145_n_9,mul_mul_8s_12ns_20_4_1_U145_n_10,mul_mul_8s_12ns_20_4_1_U145_n_11,mul_mul_8s_12ns_20_4_1_U145_n_12,mul_mul_8s_12ns_20_4_1_U145_n_13}),
        .DSP_ALU_INST({DSP_ALU_INST,stream_scaled_dout[46:40]}),
        .E(CEB1),
        .ap_clk(ap_clk));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_13ns_21_4_1 mul_mul_8s_13ns_21_4_1_U149
       (.A({mac_muladd_8s_10ns_18s_18_4_1_U148_n_4,trunc_ln145_1_reg_1162[6:0]}),
        .D(add_ln1927_fu_476_p2),
        .E(CEB1),
        .ap_clk(ap_clk),
        .trunc_ln145_reg_1153_pp0_iter4_reg(trunc_ln145_reg_1153_pp0_iter4_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_8s_13ns_21_4_1_15 mul_mul_8s_13ns_21_4_1_U152
       (.A({mac_muladd_8s_10ns_18s_18_4_1_U151_n_5,trunc_ln145_3_reg_1173[6:0]}),
        .D(add_ln1927_1_fu_628_p2),
        .E(CEB1),
        .ap_clk(ap_clk),
        .tmp_reg_1214_pp0_iter4_reg(tmp_reg_1214_pp0_iter4_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_9s_11ns_20_4_1 mul_mul_9s_11ns_20_4_1_U154
       (.A(sub_ln1932_fu_545_p2),
        .E(CEB1),
        .Q(add_ln1927_reg_1298_pp0_iter7_reg),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[0] (mul_mul_9s_11ns_20_4_1_U154_n_15),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[10] (mul_mul_9s_11ns_20_4_1_U154_n_5),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[11] (mul_mul_9s_11ns_20_4_1_U154_n_6),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[1] (mul_mul_9s_11ns_20_4_1_U154_n_14),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[2] (mul_mul_9s_11ns_20_4_1_U154_n_13),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[3] (mul_mul_9s_11ns_20_4_1_U154_n_12),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[4] (mul_mul_9s_11ns_20_4_1_U154_n_11),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[5] (mul_mul_9s_11ns_20_4_1_U154_n_10),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[6] (mul_mul_9s_11ns_20_4_1_U154_n_9),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[7] (mul_mul_9s_11ns_20_4_1_U154_n_8),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[8] (mul_mul_9s_11ns_20_4_1_U154_n_7),
        .\add_ln1927_reg_1298_pp0_iter7_reg_reg[9] (mul_mul_9s_11ns_20_4_1_U154_n_4),
        .ap_clk(ap_clk),
        .cmp69_i_reg_1116(cmp69_i_reg_1116));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mul_mul_9s_11ns_20_4_1_16 mul_mul_9s_11ns_20_4_1_U155
       (.A(sub_ln1932_1_fu_697_p2),
        .E(CEB1),
        .Q(add_ln1927_1_reg_1328_pp0_iter7_reg),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[0] (mul_mul_9s_11ns_20_4_1_U155_n_15),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[10] (mul_mul_9s_11ns_20_4_1_U155_n_5),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[11] (mul_mul_9s_11ns_20_4_1_U155_n_6),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[1] (mul_mul_9s_11ns_20_4_1_U155_n_14),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[2] (mul_mul_9s_11ns_20_4_1_U155_n_13),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[3] (mul_mul_9s_11ns_20_4_1_U155_n_12),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[4] (mul_mul_9s_11ns_20_4_1_U155_n_11),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[5] (mul_mul_9s_11ns_20_4_1_U155_n_10),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[6] (mul_mul_9s_11ns_20_4_1_U155_n_9),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[7] (mul_mul_9s_11ns_20_4_1_U155_n_8),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[8] (mul_mul_9s_11ns_20_4_1_U155_n_7),
        .\add_ln1927_1_reg_1328_pp0_iter7_reg_reg[9] (mul_mul_9s_11ns_20_4_1_U155_n_4),
        .ap_clk(ap_clk),
        .cmp69_i_reg_1116(cmp69_i_reg_1116));
  FDRE \select_ln1936_2_reg_1403_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U155_n_15),
        .Q(select_ln1936_2_reg_1403[0]),
        .R(1'b0));
  FDRE \select_ln1936_2_reg_1403_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U155_n_5),
        .Q(select_ln1936_2_reg_1403[10]),
        .R(1'b0));
  FDRE \select_ln1936_2_reg_1403_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U155_n_6),
        .Q(select_ln1936_2_reg_1403[11]),
        .R(1'b0));
  FDRE \select_ln1936_2_reg_1403_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U155_n_14),
        .Q(select_ln1936_2_reg_1403[1]),
        .R(1'b0));
  FDRE \select_ln1936_2_reg_1403_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U155_n_13),
        .Q(select_ln1936_2_reg_1403[2]),
        .R(1'b0));
  FDRE \select_ln1936_2_reg_1403_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U155_n_12),
        .Q(select_ln1936_2_reg_1403[3]),
        .R(1'b0));
  FDRE \select_ln1936_2_reg_1403_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U155_n_11),
        .Q(select_ln1936_2_reg_1403[4]),
        .R(1'b0));
  FDRE \select_ln1936_2_reg_1403_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U155_n_10),
        .Q(select_ln1936_2_reg_1403[5]),
        .R(1'b0));
  FDRE \select_ln1936_2_reg_1403_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U155_n_9),
        .Q(select_ln1936_2_reg_1403[6]),
        .R(1'b0));
  FDRE \select_ln1936_2_reg_1403_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U155_n_8),
        .Q(select_ln1936_2_reg_1403[7]),
        .R(1'b0));
  FDRE \select_ln1936_2_reg_1403_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U155_n_7),
        .Q(select_ln1936_2_reg_1403[8]),
        .R(1'b0));
  FDRE \select_ln1936_2_reg_1403_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U155_n_4),
        .Q(select_ln1936_2_reg_1403[9]),
        .R(1'b0));
  FDRE \select_ln1936_reg_1393_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U154_n_15),
        .Q(select_ln1936_reg_1393[0]),
        .R(1'b0));
  FDRE \select_ln1936_reg_1393_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U154_n_5),
        .Q(select_ln1936_reg_1393[10]),
        .R(1'b0));
  FDRE \select_ln1936_reg_1393_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U154_n_6),
        .Q(select_ln1936_reg_1393[11]),
        .R(1'b0));
  FDRE \select_ln1936_reg_1393_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U154_n_14),
        .Q(select_ln1936_reg_1393[1]),
        .R(1'b0));
  FDRE \select_ln1936_reg_1393_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U154_n_13),
        .Q(select_ln1936_reg_1393[2]),
        .R(1'b0));
  FDRE \select_ln1936_reg_1393_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U154_n_12),
        .Q(select_ln1936_reg_1393[3]),
        .R(1'b0));
  FDRE \select_ln1936_reg_1393_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U154_n_11),
        .Q(select_ln1936_reg_1393[4]),
        .R(1'b0));
  FDRE \select_ln1936_reg_1393_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U154_n_10),
        .Q(select_ln1936_reg_1393[5]),
        .R(1'b0));
  FDRE \select_ln1936_reg_1393_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U154_n_9),
        .Q(select_ln1936_reg_1393[6]),
        .R(1'b0));
  FDRE \select_ln1936_reg_1393_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U154_n_8),
        .Q(select_ln1936_reg_1393[7]),
        .R(1'b0));
  FDRE \select_ln1936_reg_1393_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U154_n_7),
        .Q(select_ln1936_reg_1393[8]),
        .R(1'b0));
  FDRE \select_ln1936_reg_1393_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mul_mul_9s_11ns_20_4_1_U154_n_4),
        .Q(select_ln1936_reg_1393[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln301_1_reg_1383_pp0_iter8_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_1_fu_838_p3[0]),
        .Q(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[0]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_1_reg_1383_pp0_iter8_reg_reg[0]_srl2_i_1 
       (.I0(trunc_ln1935_reg_1358[8]),
        .I1(trunc_ln1935_reg_1358[0]),
        .I2(icmp_ln1935_reg_1363),
        .O(select_ln301_1_fu_838_p3[0]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln301_1_reg_1383_pp0_iter8_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_1_fu_838_p3[1]),
        .Q(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[1]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_1_reg_1383_pp0_iter8_reg_reg[1]_srl2_i_1 
       (.I0(trunc_ln1935_reg_1358[8]),
        .I1(trunc_ln1935_reg_1358[1]),
        .I2(icmp_ln1935_reg_1363),
        .O(select_ln301_1_fu_838_p3[1]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln301_1_reg_1383_pp0_iter8_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_1_fu_838_p3[2]),
        .Q(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[2]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_1_reg_1383_pp0_iter8_reg_reg[2]_srl2_i_1 
       (.I0(trunc_ln1935_reg_1358[8]),
        .I1(trunc_ln1935_reg_1358[2]),
        .I2(icmp_ln1935_reg_1363),
        .O(select_ln301_1_fu_838_p3[2]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln301_1_reg_1383_pp0_iter8_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_1_fu_838_p3[3]),
        .Q(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[3]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_1_reg_1383_pp0_iter8_reg_reg[3]_srl2_i_1 
       (.I0(trunc_ln1935_reg_1358[8]),
        .I1(trunc_ln1935_reg_1358[3]),
        .I2(icmp_ln1935_reg_1363),
        .O(select_ln301_1_fu_838_p3[3]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg[4]_srl2 " *) 
  SRL16E \select_ln301_1_reg_1383_pp0_iter8_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_1_fu_838_p3[4]),
        .Q(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[4]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_1_reg_1383_pp0_iter8_reg_reg[4]_srl2_i_1 
       (.I0(trunc_ln1935_reg_1358[8]),
        .I1(trunc_ln1935_reg_1358[4]),
        .I2(icmp_ln1935_reg_1363),
        .O(select_ln301_1_fu_838_p3[4]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg[5]_srl2 " *) 
  SRL16E \select_ln301_1_reg_1383_pp0_iter8_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_1_fu_838_p3[5]),
        .Q(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[5]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_1_reg_1383_pp0_iter8_reg_reg[5]_srl2_i_1 
       (.I0(trunc_ln1935_reg_1358[8]),
        .I1(trunc_ln1935_reg_1358[5]),
        .I2(icmp_ln1935_reg_1363),
        .O(select_ln301_1_fu_838_p3[5]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg[6]_srl2 " *) 
  SRL16E \select_ln301_1_reg_1383_pp0_iter8_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_1_fu_838_p3[6]),
        .Q(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[6]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_1_reg_1383_pp0_iter8_reg_reg[6]_srl2_i_1 
       (.I0(trunc_ln1935_reg_1358[8]),
        .I1(trunc_ln1935_reg_1358[6]),
        .I2(icmp_ln1935_reg_1363),
        .O(select_ln301_1_fu_838_p3[6]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_1_reg_1383_pp0_iter8_reg_reg[7]_srl2 " *) 
  SRL16E \select_ln301_1_reg_1383_pp0_iter8_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_1_fu_838_p3[7]),
        .Q(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[7]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_1_reg_1383_pp0_iter8_reg_reg[7]_srl2_i_1 
       (.I0(trunc_ln1935_reg_1358[8]),
        .I1(trunc_ln1935_reg_1358[7]),
        .I2(icmp_ln1935_reg_1363),
        .O(select_ln301_1_fu_838_p3[7]));
  FDRE \select_ln301_1_reg_1383_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[0]_srl2_n_4 ),
        .Q(select_ln301_1_reg_1383_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \select_ln301_1_reg_1383_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[1]_srl2_n_4 ),
        .Q(select_ln301_1_reg_1383_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \select_ln301_1_reg_1383_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[2]_srl2_n_4 ),
        .Q(select_ln301_1_reg_1383_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \select_ln301_1_reg_1383_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[3]_srl2_n_4 ),
        .Q(select_ln301_1_reg_1383_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \select_ln301_1_reg_1383_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[4]_srl2_n_4 ),
        .Q(select_ln301_1_reg_1383_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \select_ln301_1_reg_1383_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[5]_srl2_n_4 ),
        .Q(select_ln301_1_reg_1383_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \select_ln301_1_reg_1383_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[6]_srl2_n_4 ),
        .Q(select_ln301_1_reg_1383_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \select_ln301_1_reg_1383_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_1_reg_1383_pp0_iter8_reg_reg[7]_srl2_n_4 ),
        .Q(select_ln301_1_reg_1383_pp0_iter9_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg[0]_srl3 " *) 
  SRL16E \select_ln301_3_reg_1368_pp0_iter8_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_3_fu_798_p3[0]),
        .Q(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[0]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_3_reg_1368_pp0_iter8_reg_reg[0]_srl3_i_1 
       (.I0(trunc_ln1934_1_reg_1343[9]),
        .I1(trunc_ln1934_1_reg_1343[0]),
        .I2(icmp_ln1934_2_reg_1348),
        .O(select_ln301_3_fu_798_p3[0]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg[1]_srl3 " *) 
  SRL16E \select_ln301_3_reg_1368_pp0_iter8_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_3_fu_798_p3[1]),
        .Q(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[1]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_3_reg_1368_pp0_iter8_reg_reg[1]_srl3_i_1 
       (.I0(trunc_ln1934_1_reg_1343[9]),
        .I1(trunc_ln1934_1_reg_1343[1]),
        .I2(icmp_ln1934_2_reg_1348),
        .O(select_ln301_3_fu_798_p3[1]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg[2]_srl3 " *) 
  SRL16E \select_ln301_3_reg_1368_pp0_iter8_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_3_fu_798_p3[2]),
        .Q(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[2]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_3_reg_1368_pp0_iter8_reg_reg[2]_srl3_i_1 
       (.I0(trunc_ln1934_1_reg_1343[9]),
        .I1(trunc_ln1934_1_reg_1343[2]),
        .I2(icmp_ln1934_2_reg_1348),
        .O(select_ln301_3_fu_798_p3[2]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg[3]_srl3 " *) 
  SRL16E \select_ln301_3_reg_1368_pp0_iter8_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_3_fu_798_p3[3]),
        .Q(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[3]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_3_reg_1368_pp0_iter8_reg_reg[3]_srl3_i_1 
       (.I0(trunc_ln1934_1_reg_1343[9]),
        .I1(trunc_ln1934_1_reg_1343[3]),
        .I2(icmp_ln1934_2_reg_1348),
        .O(select_ln301_3_fu_798_p3[3]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg[4]_srl3 " *) 
  SRL16E \select_ln301_3_reg_1368_pp0_iter8_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_3_fu_798_p3[4]),
        .Q(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[4]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_3_reg_1368_pp0_iter8_reg_reg[4]_srl3_i_1 
       (.I0(trunc_ln1934_1_reg_1343[9]),
        .I1(trunc_ln1934_1_reg_1343[4]),
        .I2(icmp_ln1934_2_reg_1348),
        .O(select_ln301_3_fu_798_p3[4]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg[5]_srl3 " *) 
  SRL16E \select_ln301_3_reg_1368_pp0_iter8_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_3_fu_798_p3[5]),
        .Q(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[5]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_3_reg_1368_pp0_iter8_reg_reg[5]_srl3_i_1 
       (.I0(trunc_ln1934_1_reg_1343[9]),
        .I1(trunc_ln1934_1_reg_1343[5]),
        .I2(icmp_ln1934_2_reg_1348),
        .O(select_ln301_3_fu_798_p3[5]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg[6]_srl3 " *) 
  SRL16E \select_ln301_3_reg_1368_pp0_iter8_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_3_fu_798_p3[6]),
        .Q(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[6]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_3_reg_1368_pp0_iter8_reg_reg[6]_srl3_i_1 
       (.I0(trunc_ln1934_1_reg_1343[9]),
        .I1(trunc_ln1934_1_reg_1343[6]),
        .I2(icmp_ln1934_2_reg_1348),
        .O(select_ln301_3_fu_798_p3[6]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_3_reg_1368_pp0_iter8_reg_reg[7]_srl3 " *) 
  SRL16E \select_ln301_3_reg_1368_pp0_iter8_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_3_fu_798_p3[7]),
        .Q(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[7]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_3_reg_1368_pp0_iter8_reg_reg[7]_srl3_i_1 
       (.I0(trunc_ln1934_1_reg_1343[9]),
        .I1(trunc_ln1934_1_reg_1343[7]),
        .I2(icmp_ln1934_2_reg_1348),
        .O(select_ln301_3_fu_798_p3[7]));
  FDRE \select_ln301_3_reg_1368_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[0]_srl3_n_4 ),
        .Q(select_ln301_3_reg_1368_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \select_ln301_3_reg_1368_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[1]_srl3_n_4 ),
        .Q(select_ln301_3_reg_1368_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \select_ln301_3_reg_1368_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[2]_srl3_n_4 ),
        .Q(select_ln301_3_reg_1368_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \select_ln301_3_reg_1368_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[3]_srl3_n_4 ),
        .Q(select_ln301_3_reg_1368_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \select_ln301_3_reg_1368_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[4]_srl3_n_4 ),
        .Q(select_ln301_3_reg_1368_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \select_ln301_3_reg_1368_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[5]_srl3_n_4 ),
        .Q(select_ln301_3_reg_1368_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \select_ln301_3_reg_1368_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[6]_srl3_n_4 ),
        .Q(select_ln301_3_reg_1368_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \select_ln301_3_reg_1368_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_3_reg_1368_pp0_iter8_reg_reg[7]_srl3_n_4 ),
        .Q(select_ln301_3_reg_1368_pp0_iter9_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg[0]_srl2 " *) 
  SRL16E \select_ln301_4_reg_1388_pp0_iter8_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_4_fu_862_p3[0]),
        .Q(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[0]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_4_reg_1388_pp0_iter8_reg_reg[0]_srl2_i_1 
       (.I0(trunc_ln1935_1_reg_1373[8]),
        .I1(trunc_ln1935_1_reg_1373[0]),
        .I2(icmp_ln1935_2_reg_1378),
        .O(select_ln301_4_fu_862_p3[0]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg[1]_srl2 " *) 
  SRL16E \select_ln301_4_reg_1388_pp0_iter8_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_4_fu_862_p3[1]),
        .Q(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[1]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_4_reg_1388_pp0_iter8_reg_reg[1]_srl2_i_1 
       (.I0(trunc_ln1935_1_reg_1373[8]),
        .I1(trunc_ln1935_1_reg_1373[1]),
        .I2(icmp_ln1935_2_reg_1378),
        .O(select_ln301_4_fu_862_p3[1]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg[2]_srl2 " *) 
  SRL16E \select_ln301_4_reg_1388_pp0_iter8_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_4_fu_862_p3[2]),
        .Q(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[2]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_4_reg_1388_pp0_iter8_reg_reg[2]_srl2_i_1 
       (.I0(trunc_ln1935_1_reg_1373[8]),
        .I1(trunc_ln1935_1_reg_1373[2]),
        .I2(icmp_ln1935_2_reg_1378),
        .O(select_ln301_4_fu_862_p3[2]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg[3]_srl2 " *) 
  SRL16E \select_ln301_4_reg_1388_pp0_iter8_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_4_fu_862_p3[3]),
        .Q(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[3]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_4_reg_1388_pp0_iter8_reg_reg[3]_srl2_i_1 
       (.I0(trunc_ln1935_1_reg_1373[8]),
        .I1(trunc_ln1935_1_reg_1373[3]),
        .I2(icmp_ln1935_2_reg_1378),
        .O(select_ln301_4_fu_862_p3[3]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg[4]_srl2 " *) 
  SRL16E \select_ln301_4_reg_1388_pp0_iter8_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_4_fu_862_p3[4]),
        .Q(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[4]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_4_reg_1388_pp0_iter8_reg_reg[4]_srl2_i_1 
       (.I0(trunc_ln1935_1_reg_1373[8]),
        .I1(trunc_ln1935_1_reg_1373[4]),
        .I2(icmp_ln1935_2_reg_1378),
        .O(select_ln301_4_fu_862_p3[4]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg[5]_srl2 " *) 
  SRL16E \select_ln301_4_reg_1388_pp0_iter8_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_4_fu_862_p3[5]),
        .Q(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[5]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_4_reg_1388_pp0_iter8_reg_reg[5]_srl2_i_1 
       (.I0(trunc_ln1935_1_reg_1373[8]),
        .I1(trunc_ln1935_1_reg_1373[5]),
        .I2(icmp_ln1935_2_reg_1378),
        .O(select_ln301_4_fu_862_p3[5]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg[6]_srl2 " *) 
  SRL16E \select_ln301_4_reg_1388_pp0_iter8_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_4_fu_862_p3[6]),
        .Q(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[6]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_4_reg_1388_pp0_iter8_reg_reg[6]_srl2_i_1 
       (.I0(trunc_ln1935_1_reg_1373[8]),
        .I1(trunc_ln1935_1_reg_1373[6]),
        .I2(icmp_ln1935_2_reg_1378),
        .O(select_ln301_4_fu_862_p3[6]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_4_reg_1388_pp0_iter8_reg_reg[7]_srl2 " *) 
  SRL16E \select_ln301_4_reg_1388_pp0_iter8_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_4_fu_862_p3[7]),
        .Q(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[7]_srl2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_4_reg_1388_pp0_iter8_reg_reg[7]_srl2_i_1 
       (.I0(trunc_ln1935_1_reg_1373[8]),
        .I1(trunc_ln1935_1_reg_1373[7]),
        .I2(icmp_ln1935_2_reg_1378),
        .O(select_ln301_4_fu_862_p3[7]));
  FDRE \select_ln301_4_reg_1388_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[0]_srl2_n_4 ),
        .Q(select_ln301_4_reg_1388_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \select_ln301_4_reg_1388_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[1]_srl2_n_4 ),
        .Q(select_ln301_4_reg_1388_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \select_ln301_4_reg_1388_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[2]_srl2_n_4 ),
        .Q(select_ln301_4_reg_1388_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \select_ln301_4_reg_1388_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[3]_srl2_n_4 ),
        .Q(select_ln301_4_reg_1388_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \select_ln301_4_reg_1388_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[4]_srl2_n_4 ),
        .Q(select_ln301_4_reg_1388_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \select_ln301_4_reg_1388_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[5]_srl2_n_4 ),
        .Q(select_ln301_4_reg_1388_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \select_ln301_4_reg_1388_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[6]_srl2_n_4 ),
        .Q(select_ln301_4_reg_1388_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \select_ln301_4_reg_1388_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_4_reg_1388_pp0_iter8_reg_reg[7]_srl2_n_4 ),
        .Q(select_ln301_4_reg_1388_pp0_iter9_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg[0]_srl3 " *) 
  SRL16E \select_ln301_reg_1353_pp0_iter8_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_fu_749_p3[0]),
        .Q(\select_ln301_reg_1353_pp0_iter8_reg_reg[0]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_reg_1353_pp0_iter8_reg_reg[0]_srl3_i_1 
       (.I0(trunc_ln1934_reg_1313[9]),
        .I1(trunc_ln1934_reg_1313[0]),
        .I2(icmp_ln1934_reg_1318),
        .O(select_ln301_fu_749_p3[0]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg[1]_srl3 " *) 
  SRL16E \select_ln301_reg_1353_pp0_iter8_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_fu_749_p3[1]),
        .Q(\select_ln301_reg_1353_pp0_iter8_reg_reg[1]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_reg_1353_pp0_iter8_reg_reg[1]_srl3_i_1 
       (.I0(trunc_ln1934_reg_1313[9]),
        .I1(trunc_ln1934_reg_1313[1]),
        .I2(icmp_ln1934_reg_1318),
        .O(select_ln301_fu_749_p3[1]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg[2]_srl3 " *) 
  SRL16E \select_ln301_reg_1353_pp0_iter8_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_fu_749_p3[2]),
        .Q(\select_ln301_reg_1353_pp0_iter8_reg_reg[2]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_reg_1353_pp0_iter8_reg_reg[2]_srl3_i_1 
       (.I0(trunc_ln1934_reg_1313[9]),
        .I1(trunc_ln1934_reg_1313[2]),
        .I2(icmp_ln1934_reg_1318),
        .O(select_ln301_fu_749_p3[2]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg[3]_srl3 " *) 
  SRL16E \select_ln301_reg_1353_pp0_iter8_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_fu_749_p3[3]),
        .Q(\select_ln301_reg_1353_pp0_iter8_reg_reg[3]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_reg_1353_pp0_iter8_reg_reg[3]_srl3_i_1 
       (.I0(trunc_ln1934_reg_1313[9]),
        .I1(trunc_ln1934_reg_1313[3]),
        .I2(icmp_ln1934_reg_1318),
        .O(select_ln301_fu_749_p3[3]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg[4]_srl3 " *) 
  SRL16E \select_ln301_reg_1353_pp0_iter8_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_fu_749_p3[4]),
        .Q(\select_ln301_reg_1353_pp0_iter8_reg_reg[4]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_reg_1353_pp0_iter8_reg_reg[4]_srl3_i_1 
       (.I0(trunc_ln1934_reg_1313[9]),
        .I1(trunc_ln1934_reg_1313[4]),
        .I2(icmp_ln1934_reg_1318),
        .O(select_ln301_fu_749_p3[4]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg[5]_srl3 " *) 
  SRL16E \select_ln301_reg_1353_pp0_iter8_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_fu_749_p3[5]),
        .Q(\select_ln301_reg_1353_pp0_iter8_reg_reg[5]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_reg_1353_pp0_iter8_reg_reg[5]_srl3_i_1 
       (.I0(trunc_ln1934_reg_1313[9]),
        .I1(trunc_ln1934_reg_1313[5]),
        .I2(icmp_ln1934_reg_1318),
        .O(select_ln301_fu_749_p3[5]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg[6]_srl3 " *) 
  SRL16E \select_ln301_reg_1353_pp0_iter8_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_fu_749_p3[6]),
        .Q(\select_ln301_reg_1353_pp0_iter8_reg_reg[6]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_reg_1353_pp0_iter8_reg_reg[6]_srl3_i_1 
       (.I0(trunc_ln1934_reg_1313[9]),
        .I1(trunc_ln1934_reg_1313[6]),
        .I2(icmp_ln1934_reg_1318),
        .O(select_ln301_fu_749_p3[6]));
  (* srl_bus_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/select_ln301_reg_1353_pp0_iter8_reg_reg[7]_srl3 " *) 
  SRL16E \select_ln301_reg_1353_pp0_iter8_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(select_ln301_fu_749_p3[7]),
        .Q(\select_ln301_reg_1353_pp0_iter8_reg_reg[7]_srl3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \select_ln301_reg_1353_pp0_iter8_reg_reg[7]_srl3_i_1 
       (.I0(trunc_ln1934_reg_1313[9]),
        .I1(trunc_ln1934_reg_1313[7]),
        .I2(icmp_ln1934_reg_1318),
        .O(select_ln301_fu_749_p3[7]));
  FDRE \select_ln301_reg_1353_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_reg_1353_pp0_iter8_reg_reg[0]_srl3_n_4 ),
        .Q(select_ln301_reg_1353_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \select_ln301_reg_1353_pp0_iter9_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_reg_1353_pp0_iter8_reg_reg[1]_srl3_n_4 ),
        .Q(select_ln301_reg_1353_pp0_iter9_reg[1]),
        .R(1'b0));
  FDRE \select_ln301_reg_1353_pp0_iter9_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_reg_1353_pp0_iter8_reg_reg[2]_srl3_n_4 ),
        .Q(select_ln301_reg_1353_pp0_iter9_reg[2]),
        .R(1'b0));
  FDRE \select_ln301_reg_1353_pp0_iter9_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_reg_1353_pp0_iter8_reg_reg[3]_srl3_n_4 ),
        .Q(select_ln301_reg_1353_pp0_iter9_reg[3]),
        .R(1'b0));
  FDRE \select_ln301_reg_1353_pp0_iter9_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_reg_1353_pp0_iter8_reg_reg[4]_srl3_n_4 ),
        .Q(select_ln301_reg_1353_pp0_iter9_reg[4]),
        .R(1'b0));
  FDRE \select_ln301_reg_1353_pp0_iter9_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_reg_1353_pp0_iter8_reg_reg[5]_srl3_n_4 ),
        .Q(select_ln301_reg_1353_pp0_iter9_reg[5]),
        .R(1'b0));
  FDRE \select_ln301_reg_1353_pp0_iter9_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_reg_1353_pp0_iter8_reg_reg[6]_srl3_n_4 ),
        .Q(select_ln301_reg_1353_pp0_iter9_reg[6]),
        .R(1'b0));
  FDRE \select_ln301_reg_1353_pp0_iter9_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln301_reg_1353_pp0_iter8_reg_reg[7]_srl3_n_4 ),
        .Q(select_ln301_reg_1353_pp0_iter9_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SS));
  FDRE \sub_ln1926_1_reg_1323_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_1_fu_609_p2[0]),
        .Q(sub_ln1926_1_reg_1323[0]),
        .R(1'b0));
  FDRE \sub_ln1926_1_reg_1323_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_1_fu_609_p2[1]),
        .Q(sub_ln1926_1_reg_1323[1]),
        .R(1'b0));
  FDRE \sub_ln1926_1_reg_1323_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_1_fu_609_p2[2]),
        .Q(sub_ln1926_1_reg_1323[2]),
        .R(1'b0));
  FDRE \sub_ln1926_1_reg_1323_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_1_fu_609_p2[3]),
        .Q(sub_ln1926_1_reg_1323[3]),
        .R(1'b0));
  FDRE \sub_ln1926_1_reg_1323_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_1_fu_609_p2[4]),
        .Q(sub_ln1926_1_reg_1323[4]),
        .R(1'b0));
  FDRE \sub_ln1926_1_reg_1323_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_1_fu_609_p2[5]),
        .Q(sub_ln1926_1_reg_1323[5]),
        .R(1'b0));
  FDRE \sub_ln1926_1_reg_1323_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_1_fu_609_p2[6]),
        .Q(sub_ln1926_1_reg_1323[6]),
        .R(1'b0));
  FDRE \sub_ln1926_1_reg_1323_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_1_fu_609_p2[7]),
        .Q(sub_ln1926_1_reg_1323[7]),
        .R(1'b0));
  FDRE \sub_ln1926_1_reg_1323_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_1_fu_609_p2[8]),
        .Q(sub_ln1926_1_reg_1323[8]),
        .R(1'b0));
  FDRE \sub_ln1926_1_reg_1323_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_1_fu_609_p2[9]),
        .Q(sub_ln1926_1_reg_1323[9]),
        .R(1'b0));
  FDRE \sub_ln1926_reg_1293_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_fu_457_p2[0]),
        .Q(sub_ln1926_reg_1293[0]),
        .R(1'b0));
  FDRE \sub_ln1926_reg_1293_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_fu_457_p2[1]),
        .Q(sub_ln1926_reg_1293[1]),
        .R(1'b0));
  FDRE \sub_ln1926_reg_1293_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_fu_457_p2[2]),
        .Q(sub_ln1926_reg_1293[2]),
        .R(1'b0));
  FDRE \sub_ln1926_reg_1293_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_fu_457_p2[3]),
        .Q(sub_ln1926_reg_1293[3]),
        .R(1'b0));
  FDRE \sub_ln1926_reg_1293_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_fu_457_p2[4]),
        .Q(sub_ln1926_reg_1293[4]),
        .R(1'b0));
  FDRE \sub_ln1926_reg_1293_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_fu_457_p2[5]),
        .Q(sub_ln1926_reg_1293[5]),
        .R(1'b0));
  FDRE \sub_ln1926_reg_1293_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_fu_457_p2[6]),
        .Q(sub_ln1926_reg_1293[6]),
        .R(1'b0));
  FDRE \sub_ln1926_reg_1293_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_fu_457_p2[7]),
        .Q(sub_ln1926_reg_1293[7]),
        .R(1'b0));
  FDRE \sub_ln1926_reg_1293_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_fu_457_p2[8]),
        .Q(sub_ln1926_reg_1293[8]),
        .R(1'b0));
  FDRE \sub_ln1926_reg_1293_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(sub_ln1926_fu_457_p2[9]),
        .Q(sub_ln1926_reg_1293[9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \tmp_reg_1214_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_reg_1214[0]),
        .Q(\tmp_reg_1214_pp0_iter3_reg_reg[0]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \tmp_reg_1214_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_reg_1214[1]),
        .Q(\tmp_reg_1214_pp0_iter3_reg_reg[1]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \tmp_reg_1214_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_reg_1214[2]),
        .Q(\tmp_reg_1214_pp0_iter3_reg_reg[2]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \tmp_reg_1214_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_reg_1214[3]),
        .Q(\tmp_reg_1214_pp0_iter3_reg_reg[3]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \tmp_reg_1214_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_reg_1214[4]),
        .Q(\tmp_reg_1214_pp0_iter3_reg_reg[4]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \tmp_reg_1214_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_reg_1214[5]),
        .Q(\tmp_reg_1214_pp0_iter3_reg_reg[5]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \tmp_reg_1214_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_reg_1214[6]),
        .Q(\tmp_reg_1214_pp0_iter3_reg_reg[6]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/tmp_reg_1214_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \tmp_reg_1214_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_reg_1214[7]),
        .Q(\tmp_reg_1214_pp0_iter3_reg_reg[7]_srl2_n_4 ));
  FDRE \tmp_reg_1214_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_1214_pp0_iter3_reg_reg[0]_srl2_n_4 ),
        .Q(tmp_reg_1214_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \tmp_reg_1214_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_1214_pp0_iter3_reg_reg[1]_srl2_n_4 ),
        .Q(tmp_reg_1214_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \tmp_reg_1214_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_1214_pp0_iter3_reg_reg[2]_srl2_n_4 ),
        .Q(tmp_reg_1214_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \tmp_reg_1214_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_1214_pp0_iter3_reg_reg[3]_srl2_n_4 ),
        .Q(tmp_reg_1214_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \tmp_reg_1214_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_1214_pp0_iter3_reg_reg[4]_srl2_n_4 ),
        .Q(tmp_reg_1214_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \tmp_reg_1214_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_1214_pp0_iter3_reg_reg[5]_srl2_n_4 ),
        .Q(tmp_reg_1214_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \tmp_reg_1214_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_1214_pp0_iter3_reg_reg[6]_srl2_n_4 ),
        .Q(tmp_reg_1214_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \tmp_reg_1214_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_reg_1214_pp0_iter3_reg_reg[7]_srl2_n_4 ),
        .Q(tmp_reg_1214_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \tmp_reg_1214_reg[0] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[24]),
        .Q(tmp_reg_1214[0]),
        .R(1'b0));
  FDRE \tmp_reg_1214_reg[1] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[25]),
        .Q(tmp_reg_1214[1]),
        .R(1'b0));
  FDRE \tmp_reg_1214_reg[2] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[26]),
        .Q(tmp_reg_1214[2]),
        .R(1'b0));
  FDRE \tmp_reg_1214_reg[3] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[27]),
        .Q(tmp_reg_1214[3]),
        .R(1'b0));
  FDRE \tmp_reg_1214_reg[4] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[28]),
        .Q(tmp_reg_1214[4]),
        .R(1'b0));
  FDRE \tmp_reg_1214_reg[5] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[29]),
        .Q(tmp_reg_1214[5]),
        .R(1'b0));
  FDRE \tmp_reg_1214_reg[6] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[30]),
        .Q(tmp_reg_1214[6]),
        .R(1'b0));
  FDRE \tmp_reg_1214_reg[7] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[31]),
        .Q(tmp_reg_1214[7]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_1162_reg[0] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[8]),
        .Q(trunc_ln145_1_reg_1162[0]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_1162_reg[1] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[9]),
        .Q(trunc_ln145_1_reg_1162[1]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_1162_reg[2] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[10]),
        .Q(trunc_ln145_1_reg_1162[2]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_1162_reg[3] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[11]),
        .Q(trunc_ln145_1_reg_1162[3]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_1162_reg[4] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[12]),
        .Q(trunc_ln145_1_reg_1162[4]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_1162_reg[5] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[13]),
        .Q(trunc_ln145_1_reg_1162[5]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_1162_reg[6] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[14]),
        .Q(trunc_ln145_1_reg_1162[6]),
        .R(1'b0));
  FDRE \trunc_ln145_1_reg_1162_reg[7] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[15]),
        .Q(trunc_ln145_1_reg_1162[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_2_reg_1168[0]),
        .Q(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[0]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_2_reg_1168[1]),
        .Q(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[1]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_2_reg_1168[2]),
        .Q(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[2]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_2_reg_1168[3]),
        .Q(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[3]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_2_reg_1168[4]),
        .Q(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[4]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_2_reg_1168[5]),
        .Q(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[5]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_2_reg_1168[6]),
        .Q(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[6]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_2_reg_1168[7]),
        .Q(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[7]_srl2_n_4 ));
  FDRE \trunc_ln145_2_reg_1168_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[0]_srl2_n_4 ),
        .Q(trunc_ln145_2_reg_1168_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_1168_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[1]_srl2_n_4 ),
        .Q(trunc_ln145_2_reg_1168_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_1168_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[2]_srl2_n_4 ),
        .Q(trunc_ln145_2_reg_1168_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_1168_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[3]_srl2_n_4 ),
        .Q(trunc_ln145_2_reg_1168_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_1168_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[4]_srl2_n_4 ),
        .Q(trunc_ln145_2_reg_1168_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_1168_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[5]_srl2_n_4 ),
        .Q(trunc_ln145_2_reg_1168_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_1168_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[6]_srl2_n_4 ),
        .Q(trunc_ln145_2_reg_1168_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_1168_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_2_reg_1168_pp0_iter3_reg_reg[7]_srl2_n_4 ),
        .Q(trunc_ln145_2_reg_1168_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_1168_reg[0] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[16]),
        .Q(trunc_ln145_2_reg_1168[0]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_1168_reg[1] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[17]),
        .Q(trunc_ln145_2_reg_1168[1]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_1168_reg[2] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[18]),
        .Q(trunc_ln145_2_reg_1168[2]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_1168_reg[3] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[19]),
        .Q(trunc_ln145_2_reg_1168[3]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_1168_reg[4] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[20]),
        .Q(trunc_ln145_2_reg_1168[4]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_1168_reg[5] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[21]),
        .Q(trunc_ln145_2_reg_1168[5]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_1168_reg[6] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[22]),
        .Q(trunc_ln145_2_reg_1168[6]),
        .R(1'b0));
  FDRE \trunc_ln145_2_reg_1168_reg[7] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[23]),
        .Q(trunc_ln145_2_reg_1168[7]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_1173_reg[0] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[32]),
        .Q(trunc_ln145_3_reg_1173[0]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_1173_reg[1] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[33]),
        .Q(trunc_ln145_3_reg_1173[1]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_1173_reg[2] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[34]),
        .Q(trunc_ln145_3_reg_1173[2]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_1173_reg[3] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[35]),
        .Q(trunc_ln145_3_reg_1173[3]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_1173_reg[4] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[36]),
        .Q(trunc_ln145_3_reg_1173[4]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_1173_reg[5] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[37]),
        .Q(trunc_ln145_3_reg_1173[5]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_1173_reg[6] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[38]),
        .Q(trunc_ln145_3_reg_1173[6]),
        .R(1'b0));
  FDRE \trunc_ln145_3_reg_1173_reg[7] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[39]),
        .Q(trunc_ln145_3_reg_1173[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln145_reg_1153_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_reg_1153[0]),
        .Q(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[0]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln145_reg_1153_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_reg_1153[1]),
        .Q(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[1]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln145_reg_1153_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_reg_1153[2]),
        .Q(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[2]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln145_reg_1153_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_reg_1153[3]),
        .Q(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[3]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \trunc_ln145_reg_1153_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_reg_1153[4]),
        .Q(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[4]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \trunc_ln145_reg_1153_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_reg_1153[5]),
        .Q(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[5]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln145_reg_1153_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_reg_1153[6]),
        .Q(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[6]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln145_reg_1153_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \trunc_ln145_reg_1153_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln145_reg_1153[7]),
        .Q(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[7]_srl2_n_4 ));
  FDRE \trunc_ln145_reg_1153_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[0]_srl2_n_4 ),
        .Q(trunc_ln145_reg_1153_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_1153_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[1]_srl2_n_4 ),
        .Q(trunc_ln145_reg_1153_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_1153_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[2]_srl2_n_4 ),
        .Q(trunc_ln145_reg_1153_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_1153_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[3]_srl2_n_4 ),
        .Q(trunc_ln145_reg_1153_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_1153_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[4]_srl2_n_4 ),
        .Q(trunc_ln145_reg_1153_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_1153_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[5]_srl2_n_4 ),
        .Q(trunc_ln145_reg_1153_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_1153_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[6]_srl2_n_4 ),
        .Q(trunc_ln145_reg_1153_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_1153_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln145_reg_1153_pp0_iter3_reg_reg[7]_srl2_n_4 ),
        .Q(trunc_ln145_reg_1153_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_1153_reg[0] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[0]),
        .Q(trunc_ln145_reg_1153[0]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_1153_reg[1] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[1]),
        .Q(trunc_ln145_reg_1153[1]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_1153_reg[2] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[2]),
        .Q(trunc_ln145_reg_1153[2]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_1153_reg[3] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[3]),
        .Q(trunc_ln145_reg_1153[3]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_1153_reg[4] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[4]),
        .Q(trunc_ln145_reg_1153[4]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_1153_reg[5] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[5]),
        .Q(trunc_ln145_reg_1153[5]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_1153_reg[6] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[6]),
        .Q(trunc_ln145_reg_1153[6]),
        .R(1'b0));
  FDRE \trunc_ln145_reg_1153_reg[7] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[7]),
        .Q(trunc_ln145_reg_1153[7]),
        .R(1'b0));
  FDRE \trunc_ln1925_6_reg_1278_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(mul_mul_8s_12ns_20_4_1_U145_n_13),
        .Q(trunc_ln1925_6_reg_1278[0]),
        .R(1'b0));
  FDRE \trunc_ln1925_6_reg_1278_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(mul_mul_8s_12ns_20_4_1_U145_n_12),
        .Q(trunc_ln1925_6_reg_1278[1]),
        .R(1'b0));
  FDRE \trunc_ln1925_6_reg_1278_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(mul_mul_8s_12ns_20_4_1_U145_n_11),
        .Q(trunc_ln1925_6_reg_1278[2]),
        .R(1'b0));
  FDRE \trunc_ln1925_6_reg_1278_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(mul_mul_8s_12ns_20_4_1_U145_n_10),
        .Q(trunc_ln1925_6_reg_1278[3]),
        .R(1'b0));
  FDRE \trunc_ln1925_6_reg_1278_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(mul_mul_8s_12ns_20_4_1_U145_n_9),
        .Q(trunc_ln1925_6_reg_1278[4]),
        .R(1'b0));
  FDRE \trunc_ln1925_6_reg_1278_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(mul_mul_8s_12ns_20_4_1_U145_n_8),
        .Q(trunc_ln1925_6_reg_1278[5]),
        .R(1'b0));
  FDRE \trunc_ln1925_6_reg_1278_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(mul_mul_8s_12ns_20_4_1_U145_n_7),
        .Q(trunc_ln1925_6_reg_1278[6]),
        .R(1'b0));
  FDRE \trunc_ln1925_6_reg_1278_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(mul_mul_8s_12ns_20_4_1_U145_n_6),
        .Q(trunc_ln1925_6_reg_1278[7]),
        .R(1'b0));
  FDRE \trunc_ln1925_6_reg_1278_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(mul_mul_8s_12ns_20_4_1_U145_n_5),
        .Q(trunc_ln1925_6_reg_1278[8]),
        .R(1'b0));
  FDRE \trunc_ln1925_6_reg_1278_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(mul_mul_8s_12ns_20_4_1_U145_n_4),
        .Q(trunc_ln1925_6_reg_1278[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln1931_2_reg_1303[8]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(cmp69_i_reg_1116),
        .O(trunc_ln1931_2_reg_13030));
  FDRE \trunc_ln1931_2_reg_1303_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_1_fu_529_p2[10]),
        .Q(trunc_ln1931_2_reg_1303[0]),
        .R(1'b0));
  FDRE \trunc_ln1931_2_reg_1303_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_1_fu_529_p2[11]),
        .Q(trunc_ln1931_2_reg_1303[1]),
        .R(1'b0));
  FDRE \trunc_ln1931_2_reg_1303_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_1_fu_529_p2[12]),
        .Q(trunc_ln1931_2_reg_1303[2]),
        .R(1'b0));
  FDRE \trunc_ln1931_2_reg_1303_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_1_fu_529_p2[13]),
        .Q(trunc_ln1931_2_reg_1303[3]),
        .R(1'b0));
  FDRE \trunc_ln1931_2_reg_1303_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_1_fu_529_p2[14]),
        .Q(trunc_ln1931_2_reg_1303[4]),
        .R(1'b0));
  FDRE \trunc_ln1931_2_reg_1303_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_1_fu_529_p2[15]),
        .Q(trunc_ln1931_2_reg_1303[5]),
        .R(1'b0));
  FDRE \trunc_ln1931_2_reg_1303_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_1_fu_529_p2[16]),
        .Q(trunc_ln1931_2_reg_1303[6]),
        .R(1'b0));
  FDRE \trunc_ln1931_2_reg_1303_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_1_fu_529_p2[17]),
        .Q(trunc_ln1931_2_reg_1303[7]),
        .R(1'b0));
  FDRE \trunc_ln1931_2_reg_1303_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_1_fu_529_p2[18]),
        .Q(trunc_ln1931_2_reg_1303[8]),
        .R(1'b0));
  FDRE \trunc_ln1931_5_reg_1333_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_3_fu_681_p2[10]),
        .Q(trunc_ln1931_5_reg_1333[0]),
        .R(1'b0));
  FDRE \trunc_ln1931_5_reg_1333_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_3_fu_681_p2[11]),
        .Q(trunc_ln1931_5_reg_1333[1]),
        .R(1'b0));
  FDRE \trunc_ln1931_5_reg_1333_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_3_fu_681_p2[12]),
        .Q(trunc_ln1931_5_reg_1333[2]),
        .R(1'b0));
  FDRE \trunc_ln1931_5_reg_1333_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_3_fu_681_p2[13]),
        .Q(trunc_ln1931_5_reg_1333[3]),
        .R(1'b0));
  FDRE \trunc_ln1931_5_reg_1333_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_3_fu_681_p2[14]),
        .Q(trunc_ln1931_5_reg_1333[4]),
        .R(1'b0));
  FDRE \trunc_ln1931_5_reg_1333_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_3_fu_681_p2[15]),
        .Q(trunc_ln1931_5_reg_1333[5]),
        .R(1'b0));
  FDRE \trunc_ln1931_5_reg_1333_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_3_fu_681_p2[16]),
        .Q(trunc_ln1931_5_reg_1333[6]),
        .R(1'b0));
  FDRE \trunc_ln1931_5_reg_1333_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_3_fu_681_p2[17]),
        .Q(trunc_ln1931_5_reg_1333[7]),
        .R(1'b0));
  FDRE \trunc_ln1931_5_reg_1333_reg[8] 
       (.C(ap_clk),
        .CE(trunc_ln1931_2_reg_13030),
        .D(sub_ln1931_3_fu_681_p2[18]),
        .Q(trunc_ln1931_5_reg_1333[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_1_reg_1343[7]_i_10 
       (.I0(tmp_reg_1214_pp0_iter4_reg[0]),
        .I1(trunc_ln1925_6_reg_1278[0]),
        .O(\trunc_ln1934_1_reg_1343[7]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_1_reg_1343[7]_i_3 
       (.I0(tmp_reg_1214_pp0_iter4_reg[7]),
        .I1(trunc_ln1925_6_reg_1278[7]),
        .O(\trunc_ln1934_1_reg_1343[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_1_reg_1343[7]_i_4 
       (.I0(tmp_reg_1214_pp0_iter4_reg[6]),
        .I1(trunc_ln1925_6_reg_1278[6]),
        .O(\trunc_ln1934_1_reg_1343[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_1_reg_1343[7]_i_5 
       (.I0(tmp_reg_1214_pp0_iter4_reg[5]),
        .I1(trunc_ln1925_6_reg_1278[5]),
        .O(\trunc_ln1934_1_reg_1343[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_1_reg_1343[7]_i_6 
       (.I0(tmp_reg_1214_pp0_iter4_reg[4]),
        .I1(trunc_ln1925_6_reg_1278[4]),
        .O(\trunc_ln1934_1_reg_1343[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_1_reg_1343[7]_i_7 
       (.I0(tmp_reg_1214_pp0_iter4_reg[3]),
        .I1(trunc_ln1925_6_reg_1278[3]),
        .O(\trunc_ln1934_1_reg_1343[7]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_1_reg_1343[7]_i_8 
       (.I0(tmp_reg_1214_pp0_iter4_reg[2]),
        .I1(trunc_ln1925_6_reg_1278[2]),
        .O(\trunc_ln1934_1_reg_1343[7]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_1_reg_1343[7]_i_9 
       (.I0(tmp_reg_1214_pp0_iter4_reg[1]),
        .I1(trunc_ln1925_6_reg_1278[1]),
        .O(\trunc_ln1934_1_reg_1343[7]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln1934_1_reg_1343[9]_i_1 
       (.I0(cmp69_i_reg_1116),
        .I1(add_ln1925_1_fu_590_p2[9]),
        .O(\trunc_ln1934_1_reg_1343[9]_i_1_n_4 ));
  FDRE \trunc_ln1934_1_reg_1343_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_12),
        .Q(trunc_ln1934_1_reg_1343[0]),
        .R(1'b0));
  FDRE \trunc_ln1934_1_reg_1343_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_11),
        .Q(trunc_ln1934_1_reg_1343[1]),
        .R(1'b0));
  FDRE \trunc_ln1934_1_reg_1343_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_10),
        .Q(trunc_ln1934_1_reg_1343[2]),
        .R(1'b0));
  FDRE \trunc_ln1934_1_reg_1343_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_9),
        .Q(trunc_ln1934_1_reg_1343[3]),
        .R(1'b0));
  FDRE \trunc_ln1934_1_reg_1343_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_8),
        .Q(trunc_ln1934_1_reg_1343[4]),
        .R(1'b0));
  FDRE \trunc_ln1934_1_reg_1343_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_7),
        .Q(trunc_ln1934_1_reg_1343[5]),
        .R(1'b0));
  FDRE \trunc_ln1934_1_reg_1343_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_6),
        .Q(trunc_ln1934_1_reg_1343[6]),
        .R(1'b0));
  FDRE \trunc_ln1934_1_reg_1343_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U153_n_5),
        .Q(trunc_ln1934_1_reg_1343[7]),
        .R(1'b0));
  CARRY8 \trunc_ln1934_1_reg_1343_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1934_1_reg_1343_reg[7]_i_2_n_4 ,\trunc_ln1934_1_reg_1343_reg[7]_i_2_n_5 ,\trunc_ln1934_1_reg_1343_reg[7]_i_2_n_6 ,\trunc_ln1934_1_reg_1343_reg[7]_i_2_n_7 ,\trunc_ln1934_1_reg_1343_reg[7]_i_2_n_8 ,\trunc_ln1934_1_reg_1343_reg[7]_i_2_n_9 ,\trunc_ln1934_1_reg_1343_reg[7]_i_2_n_10 ,\trunc_ln1934_1_reg_1343_reg[7]_i_2_n_11 }),
        .DI(tmp_reg_1214_pp0_iter4_reg),
        .O(add_ln1925_1_fu_590_p2[7:0]),
        .S({\trunc_ln1934_1_reg_1343[7]_i_3_n_4 ,\trunc_ln1934_1_reg_1343[7]_i_4_n_4 ,\trunc_ln1934_1_reg_1343[7]_i_5_n_4 ,\trunc_ln1934_1_reg_1343[7]_i_6_n_4 ,\trunc_ln1934_1_reg_1343[7]_i_7_n_4 ,\trunc_ln1934_1_reg_1343[7]_i_8_n_4 ,\trunc_ln1934_1_reg_1343[7]_i_9_n_4 ,\trunc_ln1934_1_reg_1343[7]_i_10_n_4 }));
  FDRE \trunc_ln1934_1_reg_1343_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1934_1_reg_1343[9]_i_1_n_4 ),
        .Q(trunc_ln1934_1_reg_1343[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_reg_1313[7]_i_10 
       (.I0(trunc_ln_reg_1263[0]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[0]),
        .O(\trunc_ln1934_reg_1313[7]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_reg_1313[7]_i_3 
       (.I0(trunc_ln_reg_1263[7]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[7]),
        .O(\trunc_ln1934_reg_1313[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_reg_1313[7]_i_4 
       (.I0(trunc_ln_reg_1263[6]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[6]),
        .O(\trunc_ln1934_reg_1313[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_reg_1313[7]_i_5 
       (.I0(trunc_ln_reg_1263[5]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[5]),
        .O(\trunc_ln1934_reg_1313[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_reg_1313[7]_i_6 
       (.I0(trunc_ln_reg_1263[4]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[4]),
        .O(\trunc_ln1934_reg_1313[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_reg_1313[7]_i_7 
       (.I0(trunc_ln_reg_1263[3]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[3]),
        .O(\trunc_ln1934_reg_1313[7]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_reg_1313[7]_i_8 
       (.I0(trunc_ln_reg_1263[2]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[2]),
        .O(\trunc_ln1934_reg_1313[7]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln1934_reg_1313[7]_i_9 
       (.I0(trunc_ln_reg_1263[1]),
        .I1(trunc_ln145_reg_1153_pp0_iter4_reg[1]),
        .O(\trunc_ln1934_reg_1313[7]_i_9_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln1934_reg_1313[9]_i_1 
       (.I0(cmp69_i_reg_1116),
        .I1(add_ln1925_fu_438_p2[9]),
        .O(\trunc_ln1934_reg_1313[9]_i_1_n_4 ));
  FDRE \trunc_ln1934_reg_1313_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_12),
        .Q(trunc_ln1934_reg_1313[0]),
        .R(1'b0));
  FDRE \trunc_ln1934_reg_1313_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_11),
        .Q(trunc_ln1934_reg_1313[1]),
        .R(1'b0));
  FDRE \trunc_ln1934_reg_1313_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_10),
        .Q(trunc_ln1934_reg_1313[2]),
        .R(1'b0));
  FDRE \trunc_ln1934_reg_1313_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_9),
        .Q(trunc_ln1934_reg_1313[3]),
        .R(1'b0));
  FDRE \trunc_ln1934_reg_1313_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_8),
        .Q(trunc_ln1934_reg_1313[4]),
        .R(1'b0));
  FDRE \trunc_ln1934_reg_1313_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_7),
        .Q(trunc_ln1934_reg_1313[5]),
        .R(1'b0));
  FDRE \trunc_ln1934_reg_1313_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_6),
        .Q(trunc_ln1934_reg_1313[6]),
        .R(1'b0));
  FDRE \trunc_ln1934_reg_1313_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(mac_muladd_8ns_11ns_17ns_18_4_1_U150_n_5),
        .Q(trunc_ln1934_reg_1313[7]),
        .R(1'b0));
  CARRY8 \trunc_ln1934_reg_1313_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln1934_reg_1313_reg[7]_i_2_n_4 ,\trunc_ln1934_reg_1313_reg[7]_i_2_n_5 ,\trunc_ln1934_reg_1313_reg[7]_i_2_n_6 ,\trunc_ln1934_reg_1313_reg[7]_i_2_n_7 ,\trunc_ln1934_reg_1313_reg[7]_i_2_n_8 ,\trunc_ln1934_reg_1313_reg[7]_i_2_n_9 ,\trunc_ln1934_reg_1313_reg[7]_i_2_n_10 ,\trunc_ln1934_reg_1313_reg[7]_i_2_n_11 }),
        .DI(trunc_ln_reg_1263[7:0]),
        .O(add_ln1925_fu_438_p2[7:0]),
        .S({\trunc_ln1934_reg_1313[7]_i_3_n_4 ,\trunc_ln1934_reg_1313[7]_i_4_n_4 ,\trunc_ln1934_reg_1313[7]_i_5_n_4 ,\trunc_ln1934_reg_1313[7]_i_6_n_4 ,\trunc_ln1934_reg_1313[7]_i_7_n_4 ,\trunc_ln1934_reg_1313[7]_i_8_n_4 ,\trunc_ln1934_reg_1313[7]_i_9_n_4 ,\trunc_ln1934_reg_1313[7]_i_10_n_4 }));
  FDRE \trunc_ln1934_reg_1313_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1934_reg_1313[9]_i_1_n_4 ),
        .Q(trunc_ln1934_reg_1313[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1935_1_reg_1373[0]_i_1 
       (.I0(sub_ln1926_1_reg_1323[0]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_5_reg_1333[0]),
        .O(\trunc_ln1935_1_reg_1373[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1935_1_reg_1373[1]_i_1 
       (.I0(sub_ln1926_1_reg_1323[1]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_5_reg_1333[1]),
        .O(\trunc_ln1935_1_reg_1373[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1935_1_reg_1373[2]_i_1 
       (.I0(sub_ln1926_1_reg_1323[2]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_5_reg_1333[2]),
        .O(\trunc_ln1935_1_reg_1373[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1935_1_reg_1373[3]_i_1 
       (.I0(sub_ln1926_1_reg_1323[3]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_5_reg_1333[3]),
        .O(\trunc_ln1935_1_reg_1373[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1935_1_reg_1373[4]_i_1 
       (.I0(sub_ln1926_1_reg_1323[4]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_5_reg_1333[4]),
        .O(\trunc_ln1935_1_reg_1373[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1935_1_reg_1373[5]_i_1 
       (.I0(sub_ln1926_1_reg_1323[5]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_5_reg_1333[5]),
        .O(\trunc_ln1935_1_reg_1373[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1935_1_reg_1373[6]_i_1 
       (.I0(sub_ln1926_1_reg_1323[6]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_5_reg_1333[6]),
        .O(\trunc_ln1935_1_reg_1373[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \trunc_ln1935_1_reg_1373[7]_i_1 
       (.I0(trunc_ln1931_5_reg_1333[7]),
        .I1(sub_ln1926_1_reg_1323[7]),
        .I2(cmp69_i_reg_1116),
        .O(\trunc_ln1935_1_reg_1373[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \trunc_ln1935_1_reg_1373[8]_i_1 
       (.I0(sub_ln1926_1_reg_1323[8]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_5_reg_1333[8]),
        .I3(trunc_ln1931_5_reg_1333[7]),
        .O(\trunc_ln1935_1_reg_1373[8]_i_1_n_4 ));
  FDRE \trunc_ln1935_1_reg_1373_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_1_reg_1373[0]_i_1_n_4 ),
        .Q(trunc_ln1935_1_reg_1373[0]),
        .R(1'b0));
  FDRE \trunc_ln1935_1_reg_1373_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_1_reg_1373[1]_i_1_n_4 ),
        .Q(trunc_ln1935_1_reg_1373[1]),
        .R(1'b0));
  FDRE \trunc_ln1935_1_reg_1373_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_1_reg_1373[2]_i_1_n_4 ),
        .Q(trunc_ln1935_1_reg_1373[2]),
        .R(1'b0));
  FDRE \trunc_ln1935_1_reg_1373_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_1_reg_1373[3]_i_1_n_4 ),
        .Q(trunc_ln1935_1_reg_1373[3]),
        .R(1'b0));
  FDRE \trunc_ln1935_1_reg_1373_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_1_reg_1373[4]_i_1_n_4 ),
        .Q(trunc_ln1935_1_reg_1373[4]),
        .R(1'b0));
  FDRE \trunc_ln1935_1_reg_1373_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_1_reg_1373[5]_i_1_n_4 ),
        .Q(trunc_ln1935_1_reg_1373[5]),
        .R(1'b0));
  FDRE \trunc_ln1935_1_reg_1373_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_1_reg_1373[6]_i_1_n_4 ),
        .Q(trunc_ln1935_1_reg_1373[6]),
        .R(1'b0));
  FDRE \trunc_ln1935_1_reg_1373_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_1_reg_1373[7]_i_1_n_4 ),
        .Q(trunc_ln1935_1_reg_1373[7]),
        .R(1'b0));
  FDRE \trunc_ln1935_1_reg_1373_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_1_reg_1373[8]_i_1_n_4 ),
        .Q(trunc_ln1935_1_reg_1373[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1935_reg_1358[0]_i_1 
       (.I0(sub_ln1926_reg_1293[0]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_2_reg_1303[0]),
        .O(\trunc_ln1935_reg_1358[0]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1935_reg_1358[1]_i_1 
       (.I0(sub_ln1926_reg_1293[1]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_2_reg_1303[1]),
        .O(\trunc_ln1935_reg_1358[1]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1935_reg_1358[2]_i_1 
       (.I0(sub_ln1926_reg_1293[2]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_2_reg_1303[2]),
        .O(\trunc_ln1935_reg_1358[2]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1935_reg_1358[3]_i_1 
       (.I0(sub_ln1926_reg_1293[3]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_2_reg_1303[3]),
        .O(\trunc_ln1935_reg_1358[3]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1935_reg_1358[4]_i_1 
       (.I0(sub_ln1926_reg_1293[4]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_2_reg_1303[4]),
        .O(\trunc_ln1935_reg_1358[4]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1935_reg_1358[5]_i_1 
       (.I0(sub_ln1926_reg_1293[5]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_2_reg_1303[5]),
        .O(\trunc_ln1935_reg_1358[5]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \trunc_ln1935_reg_1358[6]_i_1 
       (.I0(sub_ln1926_reg_1293[6]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_2_reg_1303[6]),
        .O(\trunc_ln1935_reg_1358[6]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hC5)) 
    \trunc_ln1935_reg_1358[7]_i_1 
       (.I0(trunc_ln1931_2_reg_1303[7]),
        .I1(sub_ln1926_reg_1293[7]),
        .I2(cmp69_i_reg_1116),
        .O(\trunc_ln1935_reg_1358[7]_i_1_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT4 #(
    .INIT(16'h8BB8)) 
    \trunc_ln1935_reg_1358[8]_i_1 
       (.I0(sub_ln1926_reg_1293[8]),
        .I1(cmp69_i_reg_1116),
        .I2(trunc_ln1931_2_reg_1303[8]),
        .I3(trunc_ln1931_2_reg_1303[7]),
        .O(\trunc_ln1935_reg_1358[8]_i_1_n_4 ));
  FDRE \trunc_ln1935_reg_1358_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_reg_1358[0]_i_1_n_4 ),
        .Q(trunc_ln1935_reg_1358[0]),
        .R(1'b0));
  FDRE \trunc_ln1935_reg_1358_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_reg_1358[1]_i_1_n_4 ),
        .Q(trunc_ln1935_reg_1358[1]),
        .R(1'b0));
  FDRE \trunc_ln1935_reg_1358_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_reg_1358[2]_i_1_n_4 ),
        .Q(trunc_ln1935_reg_1358[2]),
        .R(1'b0));
  FDRE \trunc_ln1935_reg_1358_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_reg_1358[3]_i_1_n_4 ),
        .Q(trunc_ln1935_reg_1358[3]),
        .R(1'b0));
  FDRE \trunc_ln1935_reg_1358_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_reg_1358[4]_i_1_n_4 ),
        .Q(trunc_ln1935_reg_1358[4]),
        .R(1'b0));
  FDRE \trunc_ln1935_reg_1358_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_reg_1358[5]_i_1_n_4 ),
        .Q(trunc_ln1935_reg_1358[5]),
        .R(1'b0));
  FDRE \trunc_ln1935_reg_1358_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_reg_1358[6]_i_1_n_4 ),
        .Q(trunc_ln1935_reg_1358[6]),
        .R(1'b0));
  FDRE \trunc_ln1935_reg_1358_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_reg_1358[7]_i_1_n_4 ),
        .Q(trunc_ln1935_reg_1358[7]),
        .R(1'b0));
  FDRE \trunc_ln1935_reg_1358_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1935_reg_1358[8]_i_1_n_4 ),
        .Q(trunc_ln1935_reg_1358[8]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln301_2_reg_1418[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(\trunc_ln301_2_reg_1418_reg[7]_i_2_n_6 ),
        .O(\trunc_ln301_2_reg_1418[7]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln301_2_reg_1418[7]_i_10 
       (.I0(select_ln1936_reg_1393[4]),
        .I1(select_ln1936_reg_1393[5]),
        .O(\trunc_ln301_2_reg_1418[7]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln301_2_reg_1418[7]_i_11 
       (.I0(select_ln1936_reg_1393[2]),
        .I1(select_ln1936_reg_1393[3]),
        .O(\trunc_ln301_2_reg_1418[7]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln301_2_reg_1418[7]_i_12 
       (.I0(select_ln1936_reg_1393[0]),
        .I1(select_ln1936_reg_1393[1]),
        .O(\trunc_ln301_2_reg_1418[7]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln301_2_reg_1418[7]_i_3 
       (.I0(select_ln1936_reg_1393[6]),
        .I1(select_ln1936_reg_1393[7]),
        .O(\trunc_ln301_2_reg_1418[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln301_2_reg_1418[7]_i_4 
       (.I0(select_ln1936_reg_1393[4]),
        .I1(select_ln1936_reg_1393[5]),
        .O(\trunc_ln301_2_reg_1418[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln301_2_reg_1418[7]_i_5 
       (.I0(select_ln1936_reg_1393[2]),
        .I1(select_ln1936_reg_1393[3]),
        .O(\trunc_ln301_2_reg_1418[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln301_2_reg_1418[7]_i_6 
       (.I0(select_ln1936_reg_1393[0]),
        .I1(select_ln1936_reg_1393[1]),
        .O(\trunc_ln301_2_reg_1418[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln301_2_reg_1418[7]_i_7 
       (.I0(select_ln1936_reg_1393[10]),
        .I1(select_ln1936_reg_1393[11]),
        .O(\trunc_ln301_2_reg_1418[7]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln301_2_reg_1418[7]_i_8 
       (.I0(select_ln1936_reg_1393[9]),
        .I1(select_ln1936_reg_1393[8]),
        .O(\trunc_ln301_2_reg_1418[7]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln301_2_reg_1418[7]_i_9 
       (.I0(select_ln1936_reg_1393[6]),
        .I1(select_ln1936_reg_1393[7]),
        .O(\trunc_ln301_2_reg_1418[7]_i_9_n_4 ));
  FDSE \trunc_ln301_2_reg_1418_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_reg_1393[0]),
        .Q(trunc_ln301_2_reg_1418[0]),
        .S(\trunc_ln301_2_reg_1418[7]_i_1_n_4 ));
  FDSE \trunc_ln301_2_reg_1418_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_reg_1393[1]),
        .Q(trunc_ln301_2_reg_1418[1]),
        .S(\trunc_ln301_2_reg_1418[7]_i_1_n_4 ));
  FDSE \trunc_ln301_2_reg_1418_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_reg_1393[2]),
        .Q(trunc_ln301_2_reg_1418[2]),
        .S(\trunc_ln301_2_reg_1418[7]_i_1_n_4 ));
  FDSE \trunc_ln301_2_reg_1418_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_reg_1393[3]),
        .Q(trunc_ln301_2_reg_1418[3]),
        .S(\trunc_ln301_2_reg_1418[7]_i_1_n_4 ));
  FDSE \trunc_ln301_2_reg_1418_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_reg_1393[4]),
        .Q(trunc_ln301_2_reg_1418[4]),
        .S(\trunc_ln301_2_reg_1418[7]_i_1_n_4 ));
  FDSE \trunc_ln301_2_reg_1418_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_reg_1393[5]),
        .Q(trunc_ln301_2_reg_1418[5]),
        .S(\trunc_ln301_2_reg_1418[7]_i_1_n_4 ));
  FDSE \trunc_ln301_2_reg_1418_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_reg_1393[6]),
        .Q(trunc_ln301_2_reg_1418[6]),
        .S(\trunc_ln301_2_reg_1418[7]_i_1_n_4 ));
  FDSE \trunc_ln301_2_reg_1418_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_reg_1393[7]),
        .Q(trunc_ln301_2_reg_1418[7]),
        .S(\trunc_ln301_2_reg_1418[7]_i_1_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \trunc_ln301_2_reg_1418_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln301_2_reg_1418_reg[7]_i_2_CO_UNCONNECTED [7:6],\trunc_ln301_2_reg_1418_reg[7]_i_2_n_6 ,\trunc_ln301_2_reg_1418_reg[7]_i_2_n_7 ,\trunc_ln301_2_reg_1418_reg[7]_i_2_n_8 ,\trunc_ln301_2_reg_1418_reg[7]_i_2_n_9 ,\trunc_ln301_2_reg_1418_reg[7]_i_2_n_10 ,\trunc_ln301_2_reg_1418_reg[7]_i_2_n_11 }),
        .DI({1'b0,1'b0,select_ln1936_reg_1393[11],1'b0,\trunc_ln301_2_reg_1418[7]_i_3_n_4 ,\trunc_ln301_2_reg_1418[7]_i_4_n_4 ,\trunc_ln301_2_reg_1418[7]_i_5_n_4 ,\trunc_ln301_2_reg_1418[7]_i_6_n_4 }),
        .O(\NLW_trunc_ln301_2_reg_1418_reg[7]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\trunc_ln301_2_reg_1418[7]_i_7_n_4 ,\trunc_ln301_2_reg_1418[7]_i_8_n_4 ,\trunc_ln301_2_reg_1418[7]_i_9_n_4 ,\trunc_ln301_2_reg_1418[7]_i_10_n_4 ,\trunc_ln301_2_reg_1418[7]_i_11_n_4 ,\trunc_ln301_2_reg_1418[7]_i_12_n_4 }));
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln301_5_reg_1428[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(\trunc_ln301_5_reg_1428_reg[7]_i_2_n_6 ),
        .O(\trunc_ln301_5_reg_1428[7]_i_1_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln301_5_reg_1428[7]_i_10 
       (.I0(select_ln1936_2_reg_1403[4]),
        .I1(select_ln1936_2_reg_1403[5]),
        .O(\trunc_ln301_5_reg_1428[7]_i_10_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln301_5_reg_1428[7]_i_11 
       (.I0(select_ln1936_2_reg_1403[2]),
        .I1(select_ln1936_2_reg_1403[3]),
        .O(\trunc_ln301_5_reg_1428[7]_i_11_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln301_5_reg_1428[7]_i_12 
       (.I0(select_ln1936_2_reg_1403[0]),
        .I1(select_ln1936_2_reg_1403[1]),
        .O(\trunc_ln301_5_reg_1428[7]_i_12_n_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln301_5_reg_1428[7]_i_3 
       (.I0(select_ln1936_2_reg_1403[6]),
        .I1(select_ln1936_2_reg_1403[7]),
        .O(\trunc_ln301_5_reg_1428[7]_i_3_n_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln301_5_reg_1428[7]_i_4 
       (.I0(select_ln1936_2_reg_1403[4]),
        .I1(select_ln1936_2_reg_1403[5]),
        .O(\trunc_ln301_5_reg_1428[7]_i_4_n_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln301_5_reg_1428[7]_i_5 
       (.I0(select_ln1936_2_reg_1403[2]),
        .I1(select_ln1936_2_reg_1403[3]),
        .O(\trunc_ln301_5_reg_1428[7]_i_5_n_4 ));
  LUT2 #(
    .INIT(4'h7)) 
    \trunc_ln301_5_reg_1428[7]_i_6 
       (.I0(select_ln1936_2_reg_1403[0]),
        .I1(select_ln1936_2_reg_1403[1]),
        .O(\trunc_ln301_5_reg_1428[7]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln301_5_reg_1428[7]_i_7 
       (.I0(select_ln1936_2_reg_1403[10]),
        .I1(select_ln1936_2_reg_1403[11]),
        .O(\trunc_ln301_5_reg_1428[7]_i_7_n_4 ));
  LUT2 #(
    .INIT(4'h1)) 
    \trunc_ln301_5_reg_1428[7]_i_8 
       (.I0(select_ln1936_2_reg_1403[9]),
        .I1(select_ln1936_2_reg_1403[8]),
        .O(\trunc_ln301_5_reg_1428[7]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    \trunc_ln301_5_reg_1428[7]_i_9 
       (.I0(select_ln1936_2_reg_1403[6]),
        .I1(select_ln1936_2_reg_1403[7]),
        .O(\trunc_ln301_5_reg_1428[7]_i_9_n_4 ));
  FDSE \trunc_ln301_5_reg_1428_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_2_reg_1403[0]),
        .Q(trunc_ln301_5_reg_1428[0]),
        .S(\trunc_ln301_5_reg_1428[7]_i_1_n_4 ));
  FDSE \trunc_ln301_5_reg_1428_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_2_reg_1403[1]),
        .Q(trunc_ln301_5_reg_1428[1]),
        .S(\trunc_ln301_5_reg_1428[7]_i_1_n_4 ));
  FDSE \trunc_ln301_5_reg_1428_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_2_reg_1403[2]),
        .Q(trunc_ln301_5_reg_1428[2]),
        .S(\trunc_ln301_5_reg_1428[7]_i_1_n_4 ));
  FDSE \trunc_ln301_5_reg_1428_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_2_reg_1403[3]),
        .Q(trunc_ln301_5_reg_1428[3]),
        .S(\trunc_ln301_5_reg_1428[7]_i_1_n_4 ));
  FDSE \trunc_ln301_5_reg_1428_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_2_reg_1403[4]),
        .Q(trunc_ln301_5_reg_1428[4]),
        .S(\trunc_ln301_5_reg_1428[7]_i_1_n_4 ));
  FDSE \trunc_ln301_5_reg_1428_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_2_reg_1403[5]),
        .Q(trunc_ln301_5_reg_1428[5]),
        .S(\trunc_ln301_5_reg_1428[7]_i_1_n_4 ));
  FDSE \trunc_ln301_5_reg_1428_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_2_reg_1403[6]),
        .Q(trunc_ln301_5_reg_1428[6]),
        .S(\trunc_ln301_5_reg_1428[7]_i_1_n_4 ));
  FDSE \trunc_ln301_5_reg_1428_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(select_ln1936_2_reg_1403[7]),
        .Q(trunc_ln301_5_reg_1428[7]),
        .S(\trunc_ln301_5_reg_1428[7]_i_1_n_4 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \trunc_ln301_5_reg_1428_reg[7]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln301_5_reg_1428_reg[7]_i_2_CO_UNCONNECTED [7:6],\trunc_ln301_5_reg_1428_reg[7]_i_2_n_6 ,\trunc_ln301_5_reg_1428_reg[7]_i_2_n_7 ,\trunc_ln301_5_reg_1428_reg[7]_i_2_n_8 ,\trunc_ln301_5_reg_1428_reg[7]_i_2_n_9 ,\trunc_ln301_5_reg_1428_reg[7]_i_2_n_10 ,\trunc_ln301_5_reg_1428_reg[7]_i_2_n_11 }),
        .DI({1'b0,1'b0,select_ln1936_2_reg_1403[11],1'b0,\trunc_ln301_5_reg_1428[7]_i_3_n_4 ,\trunc_ln301_5_reg_1428[7]_i_4_n_4 ,\trunc_ln301_5_reg_1428[7]_i_5_n_4 ,\trunc_ln301_5_reg_1428[7]_i_6_n_4 }),
        .O(\NLW_trunc_ln301_5_reg_1428_reg[7]_i_2_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,\trunc_ln301_5_reg_1428[7]_i_7_n_4 ,\trunc_ln301_5_reg_1428[7]_i_8_n_4 ,\trunc_ln301_5_reg_1428[7]_i_9_n_4 ,\trunc_ln301_5_reg_1428[7]_i_10_n_4 ,\trunc_ln301_5_reg_1428[7]_i_11_n_4 ,\trunc_ln301_5_reg_1428[7]_i_12_n_4 }));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg[0]_srl2 " *) 
  SRL16E \trunc_ln9_reg_1194_pp0_iter3_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln9_reg_1194[0]),
        .Q(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[0]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg[1]_srl2 " *) 
  SRL16E \trunc_ln9_reg_1194_pp0_iter3_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln9_reg_1194[1]),
        .Q(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[1]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln9_reg_1194_pp0_iter3_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln9_reg_1194[2]),
        .Q(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[2]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg[3]_srl2 " *) 
  SRL16E \trunc_ln9_reg_1194_pp0_iter3_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln9_reg_1194[3]),
        .Q(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[3]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg[4]_srl2 " *) 
  SRL16E \trunc_ln9_reg_1194_pp0_iter3_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln9_reg_1194[4]),
        .Q(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[4]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg[5]_srl2 " *) 
  SRL16E \trunc_ln9_reg_1194_pp0_iter3_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln9_reg_1194[5]),
        .Q(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[5]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln9_reg_1194_pp0_iter3_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln9_reg_1194[6]),
        .Q(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[6]_srl2_n_4 ));
  (* srl_bus_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\v_csc_core_U0/trunc_ln9_reg_1194_pp0_iter3_reg_reg[7]_srl2 " *) 
  SRL16E \trunc_ln9_reg_1194_pp0_iter3_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln9_reg_1194[7]),
        .Q(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[7]_srl2_n_4 ));
  FDRE \trunc_ln9_reg_1194_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[0]_srl2_n_4 ),
        .Q(trunc_ln9_reg_1194_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_1194_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[1]_srl2_n_4 ),
        .Q(trunc_ln9_reg_1194_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_1194_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[2]_srl2_n_4 ),
        .Q(trunc_ln9_reg_1194_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_1194_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[3]_srl2_n_4 ),
        .Q(trunc_ln9_reg_1194_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_1194_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[4]_srl2_n_4 ),
        .Q(trunc_ln9_reg_1194_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_1194_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[5]_srl2_n_4 ),
        .Q(trunc_ln9_reg_1194_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_1194_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[6]_srl2_n_4 ),
        .Q(trunc_ln9_reg_1194_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_1194_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln9_reg_1194_pp0_iter3_reg_reg[7]_srl2_n_4 ),
        .Q(trunc_ln9_reg_1194_pp0_iter4_reg[7]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_1194_reg[0] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[40]),
        .Q(trunc_ln9_reg_1194[0]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_1194_reg[1] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[41]),
        .Q(trunc_ln9_reg_1194[1]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_1194_reg[2] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[42]),
        .Q(trunc_ln9_reg_1194[2]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_1194_reg[3] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[43]),
        .Q(trunc_ln9_reg_1194[3]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_1194_reg[4] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[44]),
        .Q(trunc_ln9_reg_1194[4]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_1194_reg[5] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[45]),
        .Q(trunc_ln9_reg_1194[5]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_1194_reg[6] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[46]),
        .Q(trunc_ln9_reg_1194[6]),
        .R(1'b0));
  FDRE \trunc_ln9_reg_1194_reg[7] 
       (.C(ap_clk),
        .CE(CEB1),
        .D(stream_scaled_dout[47]),
        .Q(trunc_ln9_reg_1194[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1263_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(p_0_in[0]),
        .Q(trunc_ln_reg_1263[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1263_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(p_0_in[1]),
        .Q(trunc_ln_reg_1263[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1263_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(p_0_in[2]),
        .Q(trunc_ln_reg_1263[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1263_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(p_0_in[3]),
        .Q(trunc_ln_reg_1263[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1263_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(p_0_in[4]),
        .Q(trunc_ln_reg_1263[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1263_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(p_0_in[5]),
        .Q(trunc_ln_reg_1263[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1263_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(p_0_in[6]),
        .Q(trunc_ln_reg_1263[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1263_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(p_0_in[7]),
        .Q(trunc_ln_reg_1263[7]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1263_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(p_0_in[8]),
        .Q(trunc_ln_reg_1263[8]),
        .R(1'b0));
  FDRE \trunc_ln_reg_1263_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1927_1_reg_13280),
        .D(p_0_in[9]),
        .Q(trunc_ln_reg_1263[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_203[0]_i_1 
       (.I0(\x_reg_203_reg[10]_0 [0]),
        .O(x_3_fu_245_p2[0]));
  LUT5 #(
    .INIT(32'h7FFF0000)) 
    \x_reg_203[10]_i_1 
       (.I0(ap_enable_reg_pp0_iter0_reg_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter00),
        .O(x_reg_203));
  LUT4 #(
    .INIT(16'h8000)) 
    \x_reg_203[10]_i_2 
       (.I0(ap_enable_reg_pp0_iter0_reg_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter0),
        .O(x_reg_2030));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \x_reg_203[10]_i_3 
       (.I0(\x_reg_203_reg[10]_0 [10]),
        .I1(\x_reg_203_reg[10]_0 [8]),
        .I2(\x_reg_203_reg[10]_0 [6]),
        .I3(\x_reg_203[10]_i_5_n_4 ),
        .I4(\x_reg_203_reg[10]_0 [7]),
        .I5(\x_reg_203_reg[10]_0 [9]),
        .O(x_3_fu_245_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \x_reg_203[10]_i_5 
       (.I0(\x_reg_203_reg[10]_0 [5]),
        .I1(\x_reg_203_reg[10]_0 [3]),
        .I2(\x_reg_203_reg[10]_0 [0]),
        .I3(\x_reg_203_reg[10]_0 [1]),
        .I4(\x_reg_203_reg[10]_0 [2]),
        .I5(\x_reg_203_reg[10]_0 [4]),
        .O(\x_reg_203[10]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_203[1]_i_1 
       (.I0(\x_reg_203_reg[10]_0 [0]),
        .I1(\x_reg_203_reg[10]_0 [1]),
        .O(x_3_fu_245_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x_reg_203[2]_i_1 
       (.I0(\x_reg_203_reg[10]_0 [2]),
        .I1(\x_reg_203_reg[10]_0 [1]),
        .I2(\x_reg_203_reg[10]_0 [0]),
        .O(x_3_fu_245_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \x_reg_203[3]_i_1 
       (.I0(\x_reg_203_reg[10]_0 [3]),
        .I1(\x_reg_203_reg[10]_0 [0]),
        .I2(\x_reg_203_reg[10]_0 [1]),
        .I3(\x_reg_203_reg[10]_0 [2]),
        .O(x_3_fu_245_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \x_reg_203[4]_i_1 
       (.I0(\x_reg_203_reg[10]_0 [4]),
        .I1(\x_reg_203_reg[10]_0 [2]),
        .I2(\x_reg_203_reg[10]_0 [1]),
        .I3(\x_reg_203_reg[10]_0 [0]),
        .I4(\x_reg_203_reg[10]_0 [3]),
        .O(x_3_fu_245_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \x_reg_203[5]_i_1 
       (.I0(\x_reg_203_reg[10]_0 [5]),
        .I1(\x_reg_203_reg[10]_0 [3]),
        .I2(\x_reg_203_reg[10]_0 [0]),
        .I3(\x_reg_203_reg[10]_0 [1]),
        .I4(\x_reg_203_reg[10]_0 [2]),
        .I5(\x_reg_203_reg[10]_0 [4]),
        .O(x_3_fu_245_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \x_reg_203[6]_i_1 
       (.I0(\x_reg_203_reg[10]_0 [6]),
        .I1(\x_reg_203[10]_i_5_n_4 ),
        .O(x_3_fu_245_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \x_reg_203[7]_i_1 
       (.I0(\x_reg_203_reg[10]_0 [7]),
        .I1(\x_reg_203[10]_i_5_n_4 ),
        .I2(\x_reg_203_reg[10]_0 [6]),
        .O(x_3_fu_245_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \x_reg_203[8]_i_1 
       (.I0(\x_reg_203_reg[10]_0 [8]),
        .I1(\x_reg_203_reg[10]_0 [6]),
        .I2(\x_reg_203[10]_i_5_n_4 ),
        .I3(\x_reg_203_reg[10]_0 [7]),
        .O(x_3_fu_245_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \x_reg_203[9]_i_1 
       (.I0(\x_reg_203_reg[10]_0 [9]),
        .I1(\x_reg_203_reg[10]_0 [7]),
        .I2(\x_reg_203[10]_i_5_n_4 ),
        .I3(\x_reg_203_reg[10]_0 [6]),
        .I4(\x_reg_203_reg[10]_0 [8]),
        .O(x_3_fu_245_p2[9]));
  FDRE \x_reg_203_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_2030),
        .D(x_3_fu_245_p2[0]),
        .Q(\x_reg_203_reg[10]_0 [0]),
        .R(x_reg_203));
  FDRE \x_reg_203_reg[10] 
       (.C(ap_clk),
        .CE(x_reg_2030),
        .D(x_3_fu_245_p2[10]),
        .Q(\x_reg_203_reg[10]_0 [10]),
        .R(x_reg_203));
  FDRE \x_reg_203_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_2030),
        .D(x_3_fu_245_p2[1]),
        .Q(\x_reg_203_reg[10]_0 [1]),
        .R(x_reg_203));
  FDRE \x_reg_203_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_2030),
        .D(x_3_fu_245_p2[2]),
        .Q(\x_reg_203_reg[10]_0 [2]),
        .R(x_reg_203));
  FDRE \x_reg_203_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_2030),
        .D(x_3_fu_245_p2[3]),
        .Q(\x_reg_203_reg[10]_0 [3]),
        .R(x_reg_203));
  FDRE \x_reg_203_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_2030),
        .D(x_3_fu_245_p2[4]),
        .Q(\x_reg_203_reg[10]_0 [4]),
        .R(x_reg_203));
  FDRE \x_reg_203_reg[5] 
       (.C(ap_clk),
        .CE(x_reg_2030),
        .D(x_3_fu_245_p2[5]),
        .Q(\x_reg_203_reg[10]_0 [5]),
        .R(x_reg_203));
  FDRE \x_reg_203_reg[6] 
       (.C(ap_clk),
        .CE(x_reg_2030),
        .D(x_3_fu_245_p2[6]),
        .Q(\x_reg_203_reg[10]_0 [6]),
        .R(x_reg_203));
  FDRE \x_reg_203_reg[7] 
       (.C(ap_clk),
        .CE(x_reg_2030),
        .D(x_3_fu_245_p2[7]),
        .Q(\x_reg_203_reg[10]_0 [7]),
        .R(x_reg_203));
  FDRE \x_reg_203_reg[8] 
       (.C(ap_clk),
        .CE(x_reg_2030),
        .D(x_3_fu_245_p2[8]),
        .Q(\x_reg_203_reg[10]_0 [8]),
        .R(x_reg_203));
  FDRE \x_reg_203_reg[9] 
       (.C(ap_clk),
        .CE(x_reg_2030),
        .D(x_3_fu_245_p2[9]),
        .Q(\x_reg_203_reg[10]_0 [9]),
        .R(x_reg_203));
  LUT1 #(
    .INIT(2'h1)) 
    \y_3_reg_1135[0]_i_1 
       (.I0(Q[0]),
        .O(y_3_fu_234_p2[0]));
  FDRE \y_3_reg_1135_reg[0] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_3_fu_234_p2[0]),
        .Q(y_3_reg_1135[0]),
        .R(1'b0));
  FDRE \y_3_reg_1135_reg[10] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_3_fu_234_p2[10]),
        .Q(y_3_reg_1135[10]),
        .R(1'b0));
  FDRE \y_3_reg_1135_reg[11] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_3_fu_234_p2[11]),
        .Q(y_3_reg_1135[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_3_reg_1135_reg[11]_i_1 
       (.CI(\y_3_reg_1135_reg[8]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_3_reg_1135_reg[11]_i_1_CO_UNCONNECTED [7:2],\y_3_reg_1135_reg[11]_i_1_n_10 ,\y_3_reg_1135_reg[11]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_3_reg_1135_reg[11]_i_1_O_UNCONNECTED [7:3],y_3_fu_234_p2[11:9]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,Q[8:6]}));
  FDRE \y_3_reg_1135_reg[1] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_3_fu_234_p2[1]),
        .Q(y_3_reg_1135[1]),
        .R(1'b0));
  FDRE \y_3_reg_1135_reg[2] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_3_fu_234_p2[2]),
        .Q(y_3_reg_1135[2]),
        .R(1'b0));
  FDRE \y_3_reg_1135_reg[3] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_3_fu_234_p2[3]),
        .Q(y_3_reg_1135[3]),
        .R(1'b0));
  FDRE \y_3_reg_1135_reg[4] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_3_fu_234_p2[4]),
        .Q(y_3_reg_1135[4]),
        .R(1'b0));
  FDRE \y_3_reg_1135_reg[5] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_3_fu_234_p2[5]),
        .Q(y_3_reg_1135[5]),
        .R(1'b0));
  FDRE \y_3_reg_1135_reg[6] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_3_fu_234_p2[6]),
        .Q(y_3_reg_1135[6]),
        .R(1'b0));
  FDRE \y_3_reg_1135_reg[7] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_3_fu_234_p2[7]),
        .Q(y_3_reg_1135[7]),
        .R(1'b0));
  FDRE \y_3_reg_1135_reg[8] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_3_fu_234_p2[8]),
        .Q(y_3_reg_1135[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_3_reg_1135_reg[8]_i_1 
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({\y_3_reg_1135_reg[8]_i_1_n_4 ,\y_3_reg_1135_reg[8]_i_1_n_5 ,\y_3_reg_1135_reg[8]_i_1_n_6 ,\y_3_reg_1135_reg[8]_i_1_n_7 ,\y_3_reg_1135_reg[8]_i_1_n_8 ,\y_3_reg_1135_reg[8]_i_1_n_9 ,\y_3_reg_1135_reg[8]_i_1_n_10 ,\y_3_reg_1135_reg[8]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_3_fu_234_p2[8:1]),
        .S({Q[5:3],y_reg_192,Q[2:1]}));
  FDRE \y_3_reg_1135_reg[9] 
       (.C(ap_clk),
        .CE(\ap_CS_fsm_reg[1]_0 ),
        .D(y_3_fu_234_p2[9]),
        .Q(y_3_reg_1135[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hE000000000000000)) 
    \y_reg_192[11]_i_1 
       (.I0(start_once_reg),
        .I1(start_for_v_hcresampler_core_U0_full_n),
        .I2(v_csc_core_U0_ap_start),
        .I3(ColorMode_c21_empty_n),
        .I4(bPassThruCsc_c_empty_n),
        .I5(\ap_CS_fsm_reg_n_4_[0] ),
        .O(v_csc_core_U0_colorMode_read));
  FDRE \y_reg_192_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(y_3_reg_1135[0]),
        .Q(Q[0]),
        .R(v_csc_core_U0_colorMode_read));
  FDRE \y_reg_192_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(y_3_reg_1135[10]),
        .Q(Q[7]),
        .R(v_csc_core_U0_colorMode_read));
  FDRE \y_reg_192_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(y_3_reg_1135[11]),
        .Q(Q[8]),
        .R(v_csc_core_U0_colorMode_read));
  FDRE \y_reg_192_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(y_3_reg_1135[1]),
        .Q(Q[1]),
        .R(v_csc_core_U0_colorMode_read));
  FDRE \y_reg_192_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(y_3_reg_1135[2]),
        .Q(Q[2]),
        .R(v_csc_core_U0_colorMode_read));
  FDRE \y_reg_192_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(y_3_reg_1135[3]),
        .Q(y_reg_192[3]),
        .R(v_csc_core_U0_colorMode_read));
  FDRE \y_reg_192_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(y_3_reg_1135[4]),
        .Q(y_reg_192[4]),
        .R(v_csc_core_U0_colorMode_read));
  FDRE \y_reg_192_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(y_3_reg_1135[5]),
        .Q(y_reg_192[5]),
        .R(v_csc_core_U0_colorMode_read));
  FDRE \y_reg_192_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(y_3_reg_1135[6]),
        .Q(Q[3]),
        .R(v_csc_core_U0_colorMode_read));
  FDRE \y_reg_192_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(y_3_reg_1135[7]),
        .Q(Q[4]),
        .R(v_csc_core_U0_colorMode_read));
  FDRE \y_reg_192_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(y_3_reg_1135[8]),
        .Q(Q[5]),
        .R(v_csc_core_U0_colorMode_read));
  FDRE \y_reg_192_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state14),
        .D(y_3_reg_1135[9]),
        .Q(Q[6]),
        .R(v_csc_core_U0_colorMode_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_hcresampler_core
   (Q,
    v_hcresampler_core_U0_srcImg_read,
    \x_reg_240_reg[14]_0 ,
    \y_reg_229_reg[14]_0 ,
    \y_reg_229_reg[13]_0 ,
    in,
    \x_reg_240_reg[14]_1 ,
    mOutPtr110_out,
    E,
    \icmp_ln1458_reg_1021_reg[0]_0 ,
    shiftReg_ce,
    xOffset_fu_251_p2,
    ap_clk,
    v_hcresampler_core_U0_bPassThru_dout,
    \icmp_ln1458_reg_1021_reg[0]_1 ,
    SS,
    ap_rst_n,
    ap_enable_reg_pp0_iter2_reg_0,
    bPassThruHcr2_c_empty_n,
    v_hcresampler_core_U0_ap_start,
    stream_scaled_csc_empty_n,
    stream_out_422_full_n,
    \ap_CS_fsm_reg[2]_i_2__0 ,
    \icmp_ln1458_reg_1021_reg[0]_2 ,
    \mOutPtr_reg[4] ,
    v_vcresampler_core_U0_stream_out_422_read,
    stream_out_422_empty_n,
    D,
    out);
  output [1:0]Q;
  output v_hcresampler_core_U0_srcImg_read;
  output [14:0]\x_reg_240_reg[14]_0 ;
  output [14:0]\y_reg_229_reg[14]_0 ;
  output [5:0]\y_reg_229_reg[13]_0 ;
  output [47:0]in;
  output [0:0]\x_reg_240_reg[14]_1 ;
  output mOutPtr110_out;
  output [0:0]E;
  output \icmp_ln1458_reg_1021_reg[0]_0 ;
  output shiftReg_ce;
  input xOffset_fu_251_p2;
  input ap_clk;
  input v_hcresampler_core_U0_bPassThru_dout;
  input [0:0]\icmp_ln1458_reg_1021_reg[0]_1 ;
  input [0:0]SS;
  input ap_rst_n;
  input [0:0]ap_enable_reg_pp0_iter2_reg_0;
  input bPassThruHcr2_c_empty_n;
  input v_hcresampler_core_U0_ap_start;
  input stream_scaled_csc_empty_n;
  input stream_out_422_full_n;
  input [11:0]\ap_CS_fsm_reg[2]_i_2__0 ;
  input [0:0]\icmp_ln1458_reg_1021_reg[0]_2 ;
  input \mOutPtr_reg[4] ;
  input v_vcresampler_core_U0_stream_out_422_read;
  input stream_out_422_empty_n;
  input [15:0]D;
  input [47:0]out;

  wire [15:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_7_n_4 ;
  wire [0:0]SS;
  wire [9:2]addconv6_i_fu_659_p2;
  wire [9:2]addconv_i_fu_610_p2;
  wire ap_CS_fsm_pp0_stage0;
  wire [11:0]\ap_CS_fsm_reg[2]_i_2__0 ;
  wire ap_CS_fsm_state7;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_4;
  wire [0:0]ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_n_4;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_4;
  wire ap_enable_reg_pp0_iter3_i_2__0_n_4;
  wire ap_enable_reg_pp0_iter3_reg_n_4;
  wire ap_rst_n;
  wire bPassThruHcr2_c_empty_n;
  wire bPassThru_read_reg_978;
  wire \cmp119_i_reg_1027[0]_i_1_n_4 ;
  wire \cmp119_i_reg_1027[0]_i_2_n_4 ;
  wire \cmp119_i_reg_1027[0]_i_3_n_4 ;
  wire \cmp119_i_reg_1027[0]_i_4_n_4 ;
  wire \cmp119_i_reg_1027[0]_i_5_n_4 ;
  wire \cmp119_i_reg_1027[0]_i_6_n_4 ;
  wire cmp119_i_reg_1027_pp0_iter1_reg;
  wire \cmp119_i_reg_1027_reg_n_4_[0] ;
  wire icmp_ln1448_fu_314_p2;
  wire icmp_ln1448_reg_1017;
  wire \icmp_ln1448_reg_1017[0]_i_10_n_4 ;
  wire \icmp_ln1448_reg_1017[0]_i_11_n_4 ;
  wire \icmp_ln1448_reg_1017[0]_i_12_n_4 ;
  wire \icmp_ln1448_reg_1017[0]_i_13_n_4 ;
  wire \icmp_ln1448_reg_1017[0]_i_14_n_4 ;
  wire \icmp_ln1448_reg_1017[0]_i_15_n_4 ;
  wire \icmp_ln1448_reg_1017[0]_i_16_n_4 ;
  wire \icmp_ln1448_reg_1017[0]_i_17_n_4 ;
  wire \icmp_ln1448_reg_1017[0]_i_2_n_4 ;
  wire \icmp_ln1448_reg_1017[0]_i_3_n_4 ;
  wire \icmp_ln1448_reg_1017[0]_i_4_n_4 ;
  wire \icmp_ln1448_reg_1017[0]_i_5_n_4 ;
  wire \icmp_ln1448_reg_1017[0]_i_6_n_4 ;
  wire \icmp_ln1448_reg_1017[0]_i_7_n_4 ;
  wire \icmp_ln1448_reg_1017[0]_i_8_n_4 ;
  wire \icmp_ln1448_reg_1017[0]_i_9_n_4 ;
  wire icmp_ln1448_reg_1017_pp0_iter1_reg;
  wire \icmp_ln1448_reg_1017_reg[0]_i_1_n_10 ;
  wire \icmp_ln1448_reg_1017_reg[0]_i_1_n_11 ;
  wire \icmp_ln1448_reg_1017_reg[0]_i_1_n_5 ;
  wire \icmp_ln1448_reg_1017_reg[0]_i_1_n_6 ;
  wire \icmp_ln1448_reg_1017_reg[0]_i_1_n_7 ;
  wire \icmp_ln1448_reg_1017_reg[0]_i_1_n_8 ;
  wire \icmp_ln1448_reg_1017_reg[0]_i_1_n_9 ;
  wire icmp_ln1458_reg_1021;
  wire icmp_ln1458_reg_1021_pp0_iter1_reg;
  wire \icmp_ln1458_reg_1021_reg[0]_0 ;
  wire [0:0]\icmp_ln1458_reg_1021_reg[0]_1 ;
  wire [0:0]\icmp_ln1458_reg_1021_reg[0]_2 ;
  wire [47:0]in;
  wire [15:0]loopWidth_reg_993;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire [7:0]mpix_cb_val_V_0_fu_106;
  wire [7:0]mpix_cb_val_V_1_2_fu_170;
  wire mpix_cb_val_V_1_2_fu_1700;
  wire [7:0]mpix_cb_val_V_1_fu_118;
  wire [7:0]mpix_cr_val_V_0_fu_110;
  wire [7:0]mpix_cr_val_V_1_fu_122;
  wire [7:0]mpix_y_val_V_0_7_fu_178;
  wire [7:0]mpix_y_val_V_0_8_fu_190;
  wire [7:0]mpix_y_val_V_0_fu_102;
  wire [7:0]mpix_y_val_V_1_8_fu_174;
  wire [7:0]mpix_y_val_V_1_9_fu_194;
  wire [7:0]mpix_y_val_V_1_fu_114;
  wire [47:0]out;
  wire [7:0]outpix_val_V_1_reg_1048;
  wire outpix_val_V_1_reg_10480;
  wire \outpix_val_V_1_reg_1048[5]_i_10_n_4 ;
  wire \outpix_val_V_1_reg_1048[5]_i_11_n_4 ;
  wire \outpix_val_V_1_reg_1048[5]_i_12_n_4 ;
  wire \outpix_val_V_1_reg_1048[5]_i_13_n_4 ;
  wire \outpix_val_V_1_reg_1048[5]_i_14_n_4 ;
  wire \outpix_val_V_1_reg_1048[5]_i_15_n_4 ;
  wire \outpix_val_V_1_reg_1048[5]_i_16_n_4 ;
  wire \outpix_val_V_1_reg_1048[5]_i_17_n_4 ;
  wire \outpix_val_V_1_reg_1048[5]_i_2_n_4 ;
  wire \outpix_val_V_1_reg_1048[5]_i_3_n_4 ;
  wire \outpix_val_V_1_reg_1048[5]_i_4_n_4 ;
  wire \outpix_val_V_1_reg_1048[5]_i_5_n_4 ;
  wire \outpix_val_V_1_reg_1048[5]_i_6_n_4 ;
  wire \outpix_val_V_1_reg_1048[5]_i_7_n_4 ;
  wire \outpix_val_V_1_reg_1048[5]_i_8_n_4 ;
  wire \outpix_val_V_1_reg_1048[5]_i_9_n_4 ;
  wire \outpix_val_V_1_reg_1048[7]_i_2_n_4 ;
  wire \outpix_val_V_1_reg_1048[7]_i_3_n_4 ;
  wire \outpix_val_V_1_reg_1048_reg[5]_i_1_n_10 ;
  wire \outpix_val_V_1_reg_1048_reg[5]_i_1_n_11 ;
  wire \outpix_val_V_1_reg_1048_reg[5]_i_1_n_4 ;
  wire \outpix_val_V_1_reg_1048_reg[5]_i_1_n_5 ;
  wire \outpix_val_V_1_reg_1048_reg[5]_i_1_n_6 ;
  wire \outpix_val_V_1_reg_1048_reg[5]_i_1_n_7 ;
  wire \outpix_val_V_1_reg_1048_reg[5]_i_1_n_8 ;
  wire \outpix_val_V_1_reg_1048_reg[5]_i_1_n_9 ;
  wire [7:0]outpix_val_V_4_reg_1058;
  wire \outpix_val_V_4_reg_1058[5]_i_10_n_4 ;
  wire \outpix_val_V_4_reg_1058[5]_i_11_n_4 ;
  wire \outpix_val_V_4_reg_1058[5]_i_12_n_4 ;
  wire \outpix_val_V_4_reg_1058[5]_i_13_n_4 ;
  wire \outpix_val_V_4_reg_1058[5]_i_14_n_4 ;
  wire \outpix_val_V_4_reg_1058[5]_i_15_n_4 ;
  wire \outpix_val_V_4_reg_1058[5]_i_16_n_4 ;
  wire \outpix_val_V_4_reg_1058[5]_i_17_n_4 ;
  wire \outpix_val_V_4_reg_1058[5]_i_2_n_4 ;
  wire \outpix_val_V_4_reg_1058[5]_i_3_n_4 ;
  wire \outpix_val_V_4_reg_1058[5]_i_4_n_4 ;
  wire \outpix_val_V_4_reg_1058[5]_i_5_n_4 ;
  wire \outpix_val_V_4_reg_1058[5]_i_6_n_4 ;
  wire \outpix_val_V_4_reg_1058[5]_i_7_n_4 ;
  wire \outpix_val_V_4_reg_1058[5]_i_8_n_4 ;
  wire \outpix_val_V_4_reg_1058[5]_i_9_n_4 ;
  wire \outpix_val_V_4_reg_1058[7]_i_2_n_4 ;
  wire \outpix_val_V_4_reg_1058[7]_i_3_n_4 ;
  wire \outpix_val_V_4_reg_1058_reg[5]_i_1_n_10 ;
  wire \outpix_val_V_4_reg_1058_reg[5]_i_1_n_11 ;
  wire \outpix_val_V_4_reg_1058_reg[5]_i_1_n_4 ;
  wire \outpix_val_V_4_reg_1058_reg[5]_i_1_n_5 ;
  wire \outpix_val_V_4_reg_1058_reg[5]_i_1_n_6 ;
  wire \outpix_val_V_4_reg_1058_reg[5]_i_1_n_7 ;
  wire \outpix_val_V_4_reg_1058_reg[5]_i_1_n_8 ;
  wire \outpix_val_V_4_reg_1058_reg[5]_i_1_n_9 ;
  wire p_0_in;
  wire p_11_in;
  wire p_9_in;
  wire [7:0]pixbuf_cb_val_V_2_0_0_i_fu_162;
  wire [7:0]pixbuf_cb_val_V_3_0_0_i_fu_166;
  wire [7:0]pixbuf_cr_val_V_2_0_0_i_fu_134;
  wire [7:0]pixbuf_cr_val_V_3_0_0_i_fu_130;
  wire [7:0]pixbuf_cr_val_V_4_0_0_i_fu_126;
  wire [7:0]pixbuf_y_val_V_2_0_i_03_fu_182;
  wire [7:0]pixbuf_y_val_V_3_0_i_04_fu_186;
  wire [7:0]select_ln1539_10_fu_560_p3;
  wire [7:0]select_ln1539_11_cast_fu_639_p1;
  wire [7:0]select_ln1539_6_fu_532_p3;
  wire [7:0]select_ln1539_7_cast_fu_590_p1;
  wire [7:0]select_ln1561_1_fu_665_p3;
  wire [7:0]select_ln1561_1_reg_1043;
  wire \select_ln1561_reg_998[2]_i_1_n_4 ;
  wire \select_ln1561_reg_998_reg_n_4_[2] ;
  wire shiftReg_ce;
  wire stream_out_422_empty_n;
  wire stream_out_422_full_n;
  wire stream_scaled_csc_empty_n;
  wire [7:0]tmp_1_fu_682_p10;
  wire [7:0]tmp_1_reg_1053;
  wire tmp_2_reg_1039;
  wire \tmp_2_reg_1039[0]_i_10_n_4 ;
  wire \tmp_2_reg_1039[0]_i_11_n_4 ;
  wire \tmp_2_reg_1039[0]_i_12_n_4 ;
  wire \tmp_2_reg_1039[0]_i_13_n_4 ;
  wire \tmp_2_reg_1039[0]_i_14_n_4 ;
  wire \tmp_2_reg_1039[0]_i_15_n_4 ;
  wire \tmp_2_reg_1039[0]_i_16_n_4 ;
  wire \tmp_2_reg_1039[0]_i_17_n_4 ;
  wire \tmp_2_reg_1039[0]_i_18_n_4 ;
  wire \tmp_2_reg_1039[0]_i_4_n_4 ;
  wire \tmp_2_reg_1039[0]_i_5_n_4 ;
  wire \tmp_2_reg_1039[0]_i_6_n_4 ;
  wire \tmp_2_reg_1039[0]_i_7_n_4 ;
  wire \tmp_2_reg_1039[0]_i_8_n_4 ;
  wire \tmp_2_reg_1039[0]_i_9_n_4 ;
  wire tmp_2_reg_1039_pp0_iter1_reg;
  wire tmp_2_reg_1039_pp0_iter2_reg;
  wire \tmp_2_reg_1039_pp0_iter2_reg[0]_i_1_n_4 ;
  wire \tmp_2_reg_1039_reg[0]_i_2_n_10 ;
  wire \tmp_2_reg_1039_reg[0]_i_2_n_11 ;
  wire \tmp_2_reg_1039_reg[0]_i_2_n_5 ;
  wire \tmp_2_reg_1039_reg[0]_i_2_n_6 ;
  wire \tmp_2_reg_1039_reg[0]_i_2_n_7 ;
  wire \tmp_2_reg_1039_reg[0]_i_2_n_8 ;
  wire \tmp_2_reg_1039_reg[0]_i_2_n_9 ;
  wire \tmp_2_reg_1039_reg[0]_i_3_n_10 ;
  wire \tmp_2_reg_1039_reg[0]_i_3_n_11 ;
  wire \tmp_2_reg_1039_reg[0]_i_3_n_4 ;
  wire \tmp_2_reg_1039_reg[0]_i_3_n_5 ;
  wire \tmp_2_reg_1039_reg[0]_i_3_n_6 ;
  wire \tmp_2_reg_1039_reg[0]_i_3_n_7 ;
  wire \tmp_2_reg_1039_reg[0]_i_3_n_8 ;
  wire \tmp_2_reg_1039_reg[0]_i_3_n_9 ;
  wire v_hcresampler_core_U0_ap_start;
  wire v_hcresampler_core_U0_bPassThru_dout;
  wire v_hcresampler_core_U0_srcImg_read;
  wire v_vcresampler_core_U0_stream_out_422_read;
  wire xOffset_fu_251_p2;
  wire [14:1]x_2_fu_304_p2;
  wire x_reg_240;
  wire x_reg_2400;
  wire \x_reg_240[0]_i_1_n_4 ;
  wire [14:0]\x_reg_240_reg[14]_0 ;
  wire [0:0]\x_reg_240_reg[14]_1 ;
  wire \x_reg_240_reg[14]_i_3_n_10 ;
  wire \x_reg_240_reg[14]_i_3_n_11 ;
  wire \x_reg_240_reg[14]_i_3_n_7 ;
  wire \x_reg_240_reg[14]_i_3_n_8 ;
  wire \x_reg_240_reg[14]_i_3_n_9 ;
  wire \x_reg_240_reg[8]_i_1_n_10 ;
  wire \x_reg_240_reg[8]_i_1_n_11 ;
  wire \x_reg_240_reg[8]_i_1_n_4 ;
  wire \x_reg_240_reg[8]_i_1_n_5 ;
  wire \x_reg_240_reg[8]_i_1_n_6 ;
  wire \x_reg_240_reg[8]_i_1_n_7 ;
  wire \x_reg_240_reg[8]_i_1_n_8 ;
  wire \x_reg_240_reg[8]_i_1_n_9 ;
  wire [14:0]y_2_fu_289_p2;
  wire [14:0]y_2_reg_1003;
  wire \y_2_reg_1003_reg[14]_i_1_n_10 ;
  wire \y_2_reg_1003_reg[14]_i_1_n_11 ;
  wire \y_2_reg_1003_reg[14]_i_1_n_7 ;
  wire \y_2_reg_1003_reg[14]_i_1_n_8 ;
  wire \y_2_reg_1003_reg[14]_i_1_n_9 ;
  wire \y_2_reg_1003_reg[8]_i_1_n_10 ;
  wire \y_2_reg_1003_reg[8]_i_1_n_11 ;
  wire \y_2_reg_1003_reg[8]_i_1_n_4 ;
  wire \y_2_reg_1003_reg[8]_i_1_n_5 ;
  wire \y_2_reg_1003_reg[8]_i_1_n_6 ;
  wire \y_2_reg_1003_reg[8]_i_1_n_7 ;
  wire \y_2_reg_1003_reg[8]_i_1_n_8 ;
  wire \y_2_reg_1003_reg[8]_i_1_n_9 ;
  wire y_reg_229;
  wire [5:0]\y_reg_229_reg[13]_0 ;
  wire [14:0]\y_reg_229_reg[14]_0 ;
  wire zext_ln1411_reg_983_reg;
  wire [7:0]\NLW_icmp_ln1448_reg_1017_reg[0]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_outpix_val_V_1_reg_1048_reg[5]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_outpix_val_V_1_reg_1048_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_outpix_val_V_1_reg_1048_reg[7]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_outpix_val_V_4_reg_1058_reg[5]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_outpix_val_V_4_reg_1058_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_outpix_val_V_4_reg_1058_reg[7]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_tmp_2_reg_1039_reg[0]_i_2_CO_UNCONNECTED ;
  wire [6:0]\NLW_tmp_2_reg_1039_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_tmp_2_reg_1039_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_x_reg_240_reg[14]_i_3_CO_UNCONNECTED ;
  wire [7:6]\NLW_x_reg_240_reg[14]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_y_2_reg_1003_reg[14]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_y_2_reg_1003_reg[14]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h8088888888888888)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__2 
       (.I0(stream_out_422_full_n),
        .I1(\SRL_SIG_reg[15][0]_srl16_i_7_n_4 ),
        .I2(stream_scaled_csc_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(icmp_ln1448_reg_1017),
        .I5(icmp_ln1458_reg_1021),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__2 
       (.I0(select_ln1561_1_reg_1043[0]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_102[0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'h0800080008FF0800)) 
    \SRL_SIG_reg[15][0]_srl16_i_7 
       (.I0(icmp_ln1448_reg_1017_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter1_reg),
        .I3(bPassThru_read_reg_978),
        .I4(ap_enable_reg_pp0_iter3_reg_n_4),
        .I5(tmp_2_reg_1039_pp0_iter2_reg),
        .O(\SRL_SIG_reg[15][0]_srl16_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__2 
       (.I0(outpix_val_V_1_reg_1048[2]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_106[2]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__2 
       (.I0(outpix_val_V_1_reg_1048[3]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_106[3]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__2 
       (.I0(outpix_val_V_1_reg_1048[4]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_106[4]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__2 
       (.I0(outpix_val_V_1_reg_1048[5]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_106[5]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__2 
       (.I0(outpix_val_V_1_reg_1048[6]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_106[6]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__2 
       (.I0(outpix_val_V_1_reg_1048[7]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_106[7]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_0_fu_110[0]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_0_fu_110[1]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_0_fu_110[2]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_0_fu_110[3]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[19]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__2 
       (.I0(select_ln1561_1_reg_1043[1]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_102[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_0_fu_110[4]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_0_fu_110[5]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_0_fu_110[6]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_0_fu_110[7]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[23]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][24]_srl16_i_1__2 
       (.I0(tmp_1_reg_1053[0]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_1_fu_114[0]),
        .O(in[24]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][25]_srl16_i_1__2 
       (.I0(tmp_1_reg_1053[1]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_1_fu_114[1]),
        .O(in[25]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][26]_srl16_i_1__2 
       (.I0(tmp_1_reg_1053[2]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_1_fu_114[2]),
        .O(in[26]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][27]_srl16_i_1__2 
       (.I0(tmp_1_reg_1053[3]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_1_fu_114[3]),
        .O(in[27]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][28]_srl16_i_1__2 
       (.I0(tmp_1_reg_1053[4]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_1_fu_114[4]),
        .O(in[28]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][29]_srl16_i_1__2 
       (.I0(tmp_1_reg_1053[5]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_1_fu_114[5]),
        .O(in[29]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__2 
       (.I0(select_ln1561_1_reg_1043[2]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_102[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][30]_srl16_i_1__2 
       (.I0(tmp_1_reg_1053[6]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_1_fu_114[6]),
        .O(in[30]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][31]_srl16_i_1__2 
       (.I0(tmp_1_reg_1053[7]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_1_fu_114[7]),
        .O(in[31]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][32]_srl16_i_1__2 
       (.I0(outpix_val_V_4_reg_1058[0]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_1_fu_118[0]),
        .O(in[32]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][33]_srl16_i_1__2 
       (.I0(outpix_val_V_4_reg_1058[1]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_1_fu_118[1]),
        .O(in[33]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][34]_srl16_i_1__2 
       (.I0(outpix_val_V_4_reg_1058[2]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_1_fu_118[2]),
        .O(in[34]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][35]_srl16_i_1__2 
       (.I0(outpix_val_V_4_reg_1058[3]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_1_fu_118[3]),
        .O(in[35]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][36]_srl16_i_1__2 
       (.I0(outpix_val_V_4_reg_1058[4]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_1_fu_118[4]),
        .O(in[36]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][37]_srl16_i_1__2 
       (.I0(outpix_val_V_4_reg_1058[5]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_1_fu_118[5]),
        .O(in[37]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][38]_srl16_i_1__2 
       (.I0(outpix_val_V_4_reg_1058[6]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_1_fu_118[6]),
        .O(in[38]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][39]_srl16_i_1__2 
       (.I0(outpix_val_V_4_reg_1058[7]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_1_fu_118[7]),
        .O(in[39]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__2 
       (.I0(select_ln1561_1_reg_1043[3]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_102[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][40]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_1_fu_122[0]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][41]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_1_fu_122[1]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][42]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_1_fu_122[2]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][43]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_1_fu_122[3]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][44]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_1_fu_122[4]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][45]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_1_fu_122[5]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][46]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_1_fu_122[6]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT4 #(
    .INIT(16'hAAA2)) 
    \SRL_SIG_reg[15][47]_srl16_i_1__2 
       (.I0(mpix_cr_val_V_1_fu_122[7]),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(bPassThru_read_reg_978),
        .O(in[47]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__2 
       (.I0(select_ln1561_1_reg_1043[4]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_102[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__2 
       (.I0(select_ln1561_1_reg_1043[5]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_102[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__2 
       (.I0(select_ln1561_1_reg_1043[6]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_102[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__2 
       (.I0(select_ln1561_1_reg_1043[7]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_y_val_V_0_fu_102[7]),
        .O(in[7]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__2 
       (.I0(outpix_val_V_1_reg_1048[0]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_106[0]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__2 
       (.I0(outpix_val_V_1_reg_1048[1]),
        .I1(bPassThru_read_reg_978),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(mpix_cb_val_V_0_fu_106[1]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT5 #(
    .INIT(32'h44F4F4F4)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter2_reg_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(bPassThruHcr2_c_empty_n),
        .I4(v_hcresampler_core_U0_ap_start),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(bPassThruHcr2_c_empty_n),
        .I1(v_hcresampler_core_U0_ap_start),
        .I2(Q[0]),
        .I3(ap_CS_fsm_state7),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_12__0 
       (.I0(\y_reg_229_reg[14]_0 [13]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0 [11]),
        .I2(\y_reg_229_reg[14]_0 [12]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0 [10]),
        .O(\y_reg_229_reg[13]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_13__0 
       (.I0(\y_reg_229_reg[14]_0 [11]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0 [9]),
        .I2(\y_reg_229_reg[14]_0 [10]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0 [8]),
        .O(\y_reg_229_reg[13]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_14__0 
       (.I0(\y_reg_229_reg[14]_0 [9]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0 [7]),
        .I2(\y_reg_229_reg[14]_0 [8]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0 [6]),
        .O(\y_reg_229_reg[13]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_15__0 
       (.I0(\y_reg_229_reg[14]_0 [7]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0 [5]),
        .I2(\y_reg_229_reg[14]_0 [6]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0 [4]),
        .O(\y_reg_229_reg[13]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_16__0 
       (.I0(\y_reg_229_reg[14]_0 [5]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0 [3]),
        .I2(\y_reg_229_reg[14]_0 [4]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0 [2]),
        .O(\y_reg_229_reg[13]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_17__0 
       (.I0(\y_reg_229_reg[14]_0 [3]),
        .I1(\ap_CS_fsm_reg[2]_i_2__0 [1]),
        .I2(\y_reg_229_reg[14]_0 [2]),
        .I3(\ap_CS_fsm_reg[2]_i_2__0 [0]),
        .O(\y_reg_229_reg[13]_0 [0]));
  LUT6 #(
    .INIT(64'hFF88FF88FF888F88)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_4),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_block_pp0_stage0_01001),
        .I5(ap_enable_reg_pp0_iter1),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_01001),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(icmp_ln1458_reg_1021),
        .I1(icmp_ln1448_reg_1017),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_scaled_csc_empty_n),
        .I4(stream_out_422_full_n),
        .I5(\SRL_SIG_reg[15][0]_srl16_i_7_n_4 ),
        .O(ap_block_pp0_stage0_01001));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  LUT6 #(
    .INIT(64'hA888A888A8880000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter2_reg_0),
        .I3(Q[1]),
        .I4(icmp_ln1448_fu_314_p2),
        .I5(ap_enable_reg_pp0_iter0_i_2__0_n_4),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_4));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_01001),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  LUT6 #(
    .INIT(64'h00A088A088A088A0)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_block_pp0_stage0_01001),
        .I4(Q[1]),
        .I5(ap_enable_reg_pp0_iter2_reg_0),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter2_reg_n_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8888A0000000A000)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter2_reg_n_4),
        .I4(ap_block_pp0_stage0_01001),
        .I5(ap_enable_reg_pp0_iter3_i_2__0_n_4),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT2 #(
    .INIT(4'h7)) 
    ap_enable_reg_pp0_iter3_i_2__0
       (.I0(Q[1]),
        .I1(ap_enable_reg_pp0_iter2_reg_0),
        .O(ap_enable_reg_pp0_iter3_i_2__0_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_4),
        .Q(ap_enable_reg_pp0_iter3_reg_n_4),
        .R(1'b0));
  FDRE \bPassThru_read_reg_978_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(v_hcresampler_core_U0_bPassThru_dout),
        .Q(bPassThru_read_reg_978),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0F088F0F0F0F0F0)) 
    \cmp119_i_reg_1027[0]_i_1 
       (.I0(\cmp119_i_reg_1027[0]_i_2_n_4 ),
        .I1(\cmp119_i_reg_1027[0]_i_3_n_4 ),
        .I2(\cmp119_i_reg_1027_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_block_pp0_stage0_01001),
        .I5(icmp_ln1448_fu_314_p2),
        .O(\cmp119_i_reg_1027[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \cmp119_i_reg_1027[0]_i_2 
       (.I0(\cmp119_i_reg_1027[0]_i_4_n_4 ),
        .I1(\x_reg_240_reg[14]_0 [14]),
        .I2(\x_reg_240_reg[14]_0 [13]),
        .I3(\x_reg_240_reg[14]_0 [11]),
        .I4(\x_reg_240_reg[14]_0 [10]),
        .I5(\cmp119_i_reg_1027[0]_i_5_n_4 ),
        .O(\cmp119_i_reg_1027[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h080A)) 
    \cmp119_i_reg_1027[0]_i_3 
       (.I0(\cmp119_i_reg_1027[0]_i_6_n_4 ),
        .I1(\x_reg_240_reg[14]_0 [13]),
        .I2(\x_reg_240_reg[14]_0 [14]),
        .I3(\x_reg_240_reg[14]_0 [12]),
        .O(\cmp119_i_reg_1027[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cmp119_i_reg_1027[0]_i_4 
       (.I0(\x_reg_240_reg[14]_0 [8]),
        .I1(\x_reg_240_reg[14]_0 [7]),
        .I2(\x_reg_240_reg[14]_0 [5]),
        .I3(\x_reg_240_reg[14]_0 [4]),
        .O(\cmp119_i_reg_1027[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'h0000000000000023)) 
    \cmp119_i_reg_1027[0]_i_5 
       (.I0(\x_reg_240_reg[14]_0 [4]),
        .I1(\x_reg_240_reg[14]_0 [5]),
        .I2(\x_reg_240_reg[14]_0 [3]),
        .I3(\x_reg_240_reg[14]_0 [0]),
        .I4(\x_reg_240_reg[14]_0 [1]),
        .I5(\x_reg_240_reg[14]_0 [2]),
        .O(\cmp119_i_reg_1027[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'h0000230000002323)) 
    \cmp119_i_reg_1027[0]_i_6 
       (.I0(\x_reg_240_reg[14]_0 [10]),
        .I1(\x_reg_240_reg[14]_0 [11]),
        .I2(\x_reg_240_reg[14]_0 [9]),
        .I3(\x_reg_240_reg[14]_0 [7]),
        .I4(\x_reg_240_reg[14]_0 [8]),
        .I5(\x_reg_240_reg[14]_0 [6]),
        .O(\cmp119_i_reg_1027[0]_i_6_n_4 ));
  FDRE \cmp119_i_reg_1027_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\cmp119_i_reg_1027_reg_n_4_[0] ),
        .Q(cmp119_i_reg_1027_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp119_i_reg_1027_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp119_i_reg_1027[0]_i_1_n_4 ),
        .Q(\cmp119_i_reg_1027_reg_n_4_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h09)) 
    \icmp_ln1448_reg_1017[0]_i_10 
       (.I0(\x_reg_240_reg[14]_0 [14]),
        .I1(loopWidth_reg_993[14]),
        .I2(loopWidth_reg_993[15]),
        .O(\icmp_ln1448_reg_1017[0]_i_10_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_1017[0]_i_11 
       (.I0(loopWidth_reg_993[12]),
        .I1(\x_reg_240_reg[14]_0 [12]),
        .I2(\x_reg_240_reg[14]_0 [13]),
        .I3(loopWidth_reg_993[13]),
        .O(\icmp_ln1448_reg_1017[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_1017[0]_i_12 
       (.I0(loopWidth_reg_993[10]),
        .I1(\x_reg_240_reg[14]_0 [10]),
        .I2(\x_reg_240_reg[14]_0 [11]),
        .I3(loopWidth_reg_993[11]),
        .O(\icmp_ln1448_reg_1017[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_1017[0]_i_13 
       (.I0(loopWidth_reg_993[8]),
        .I1(\x_reg_240_reg[14]_0 [8]),
        .I2(\x_reg_240_reg[14]_0 [9]),
        .I3(loopWidth_reg_993[9]),
        .O(\icmp_ln1448_reg_1017[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_1017[0]_i_14 
       (.I0(loopWidth_reg_993[6]),
        .I1(\x_reg_240_reg[14]_0 [6]),
        .I2(\x_reg_240_reg[14]_0 [7]),
        .I3(loopWidth_reg_993[7]),
        .O(\icmp_ln1448_reg_1017[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_1017[0]_i_15 
       (.I0(loopWidth_reg_993[4]),
        .I1(\x_reg_240_reg[14]_0 [4]),
        .I2(\x_reg_240_reg[14]_0 [5]),
        .I3(loopWidth_reg_993[5]),
        .O(\icmp_ln1448_reg_1017[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_1017[0]_i_16 
       (.I0(loopWidth_reg_993[2]),
        .I1(\x_reg_240_reg[14]_0 [2]),
        .I2(\x_reg_240_reg[14]_0 [3]),
        .I3(loopWidth_reg_993[3]),
        .O(\icmp_ln1448_reg_1017[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_1017[0]_i_17 
       (.I0(loopWidth_reg_993[0]),
        .I1(\x_reg_240_reg[14]_0 [0]),
        .I2(\x_reg_240_reg[14]_0 [1]),
        .I3(loopWidth_reg_993[1]),
        .O(\icmp_ln1448_reg_1017[0]_i_17_n_4 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln1448_reg_1017[0]_i_2 
       (.I0(loopWidth_reg_993[15]),
        .I1(loopWidth_reg_993[14]),
        .I2(\x_reg_240_reg[14]_0 [14]),
        .O(\icmp_ln1448_reg_1017[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_1017[0]_i_3 
       (.I0(loopWidth_reg_993[13]),
        .I1(\x_reg_240_reg[14]_0 [13]),
        .I2(loopWidth_reg_993[12]),
        .I3(\x_reg_240_reg[14]_0 [12]),
        .O(\icmp_ln1448_reg_1017[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_1017[0]_i_4 
       (.I0(loopWidth_reg_993[11]),
        .I1(\x_reg_240_reg[14]_0 [11]),
        .I2(loopWidth_reg_993[10]),
        .I3(\x_reg_240_reg[14]_0 [10]),
        .O(\icmp_ln1448_reg_1017[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_1017[0]_i_5 
       (.I0(loopWidth_reg_993[9]),
        .I1(\x_reg_240_reg[14]_0 [9]),
        .I2(loopWidth_reg_993[8]),
        .I3(\x_reg_240_reg[14]_0 [8]),
        .O(\icmp_ln1448_reg_1017[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_1017[0]_i_6 
       (.I0(loopWidth_reg_993[7]),
        .I1(\x_reg_240_reg[14]_0 [7]),
        .I2(loopWidth_reg_993[6]),
        .I3(\x_reg_240_reg[14]_0 [6]),
        .O(\icmp_ln1448_reg_1017[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_1017[0]_i_7 
       (.I0(loopWidth_reg_993[5]),
        .I1(\x_reg_240_reg[14]_0 [5]),
        .I2(loopWidth_reg_993[4]),
        .I3(\x_reg_240_reg[14]_0 [4]),
        .O(\icmp_ln1448_reg_1017[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_1017[0]_i_8 
       (.I0(loopWidth_reg_993[3]),
        .I1(\x_reg_240_reg[14]_0 [3]),
        .I2(loopWidth_reg_993[2]),
        .I3(\x_reg_240_reg[14]_0 [2]),
        .O(\icmp_ln1448_reg_1017[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_1017[0]_i_9 
       (.I0(loopWidth_reg_993[1]),
        .I1(\x_reg_240_reg[14]_0 [1]),
        .I2(loopWidth_reg_993[0]),
        .I3(\x_reg_240_reg[14]_0 [0]),
        .O(\icmp_ln1448_reg_1017[0]_i_9_n_4 ));
  FDRE \icmp_ln1448_reg_1017_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(icmp_ln1448_reg_1017),
        .Q(icmp_ln1448_reg_1017_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1448_reg_1017_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(icmp_ln1448_fu_314_p2),
        .Q(icmp_ln1448_reg_1017),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln1448_reg_1017_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1448_fu_314_p2,\icmp_ln1448_reg_1017_reg[0]_i_1_n_5 ,\icmp_ln1448_reg_1017_reg[0]_i_1_n_6 ,\icmp_ln1448_reg_1017_reg[0]_i_1_n_7 ,\icmp_ln1448_reg_1017_reg[0]_i_1_n_8 ,\icmp_ln1448_reg_1017_reg[0]_i_1_n_9 ,\icmp_ln1448_reg_1017_reg[0]_i_1_n_10 ,\icmp_ln1448_reg_1017_reg[0]_i_1_n_11 }),
        .DI({\icmp_ln1448_reg_1017[0]_i_2_n_4 ,\icmp_ln1448_reg_1017[0]_i_3_n_4 ,\icmp_ln1448_reg_1017[0]_i_4_n_4 ,\icmp_ln1448_reg_1017[0]_i_5_n_4 ,\icmp_ln1448_reg_1017[0]_i_6_n_4 ,\icmp_ln1448_reg_1017[0]_i_7_n_4 ,\icmp_ln1448_reg_1017[0]_i_8_n_4 ,\icmp_ln1448_reg_1017[0]_i_9_n_4 }),
        .O(\NLW_icmp_ln1448_reg_1017_reg[0]_i_1_O_UNCONNECTED [7:0]),
        .S({\icmp_ln1448_reg_1017[0]_i_10_n_4 ,\icmp_ln1448_reg_1017[0]_i_11_n_4 ,\icmp_ln1448_reg_1017[0]_i_12_n_4 ,\icmp_ln1448_reg_1017[0]_i_13_n_4 ,\icmp_ln1448_reg_1017[0]_i_14_n_4 ,\icmp_ln1448_reg_1017[0]_i_15_n_4 ,\icmp_ln1448_reg_1017[0]_i_16_n_4 ,\icmp_ln1448_reg_1017[0]_i_17_n_4 }));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1458_reg_1021[0]_i_10 
       (.I0(\x_reg_240_reg[14]_0 [14]),
        .I1(\icmp_ln1458_reg_1021_reg[0]_2 ),
        .O(\x_reg_240_reg[14]_1 ));
  FDRE \icmp_ln1458_reg_1021_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(icmp_ln1458_reg_1021),
        .Q(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1458_reg_1021_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\icmp_ln1458_reg_1021_reg[0]_1 ),
        .Q(icmp_ln1458_reg_1021),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(loopWidth_reg_993[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(loopWidth_reg_993[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[11]),
        .Q(loopWidth_reg_993[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[12]),
        .Q(loopWidth_reg_993[12]),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[13]),
        .Q(loopWidth_reg_993[13]),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[14]),
        .Q(loopWidth_reg_993[14]),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[15]),
        .Q(loopWidth_reg_993[15]),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(loopWidth_reg_993[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(loopWidth_reg_993[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(loopWidth_reg_993[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(loopWidth_reg_993[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(loopWidth_reg_993[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(loopWidth_reg_993[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(loopWidth_reg_993[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(loopWidth_reg_993[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_993_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(loopWidth_reg_993[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[4]_i_1__3 
       (.I0(\icmp_ln1458_reg_1021_reg[0]_0 ),
        .I1(v_vcresampler_core_U0_stream_out_422_read),
        .I2(stream_out_422_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'h0080FFFFFFFFFFFF)) 
    \mOutPtr[4]_i_3__3 
       (.I0(icmp_ln1458_reg_1021),
        .I1(icmp_ln1448_reg_1017),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(stream_scaled_csc_empty_n),
        .I4(\SRL_SIG_reg[15][0]_srl16_i_7_n_4 ),
        .I5(stream_out_422_full_n),
        .O(\icmp_ln1458_reg_1021_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[4]_i_4__0 
       (.I0(v_hcresampler_core_U0_srcImg_read),
        .I1(stream_scaled_csc_empty_n),
        .I2(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out));
  FDRE \mpix_cb_val_V_0_4_fu_146_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[8]),
        .Q(mpix_cb_val_V_0_fu_106[0]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_4_fu_146_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[9]),
        .Q(mpix_cb_val_V_0_fu_106[1]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_4_fu_146_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[10]),
        .Q(mpix_cb_val_V_0_fu_106[2]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_4_fu_146_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[11]),
        .Q(mpix_cb_val_V_0_fu_106[3]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_4_fu_146_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[12]),
        .Q(mpix_cb_val_V_0_fu_106[4]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_4_fu_146_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[13]),
        .Q(mpix_cb_val_V_0_fu_106[5]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_4_fu_146_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[14]),
        .Q(mpix_cb_val_V_0_fu_106[6]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_4_fu_146_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[15]),
        .Q(mpix_cb_val_V_0_fu_106[7]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_1_fu_150_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[32]),
        .Q(mpix_cb_val_V_1_fu_118[0]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_1_fu_150_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[33]),
        .Q(mpix_cb_val_V_1_fu_118[1]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_1_fu_150_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[34]),
        .Q(mpix_cb_val_V_1_fu_118[2]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_1_fu_150_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[35]),
        .Q(mpix_cb_val_V_1_fu_118[3]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_1_fu_150_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[36]),
        .Q(mpix_cb_val_V_1_fu_118[4]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_1_fu_150_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[37]),
        .Q(mpix_cb_val_V_1_fu_118[5]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_1_fu_150_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[38]),
        .Q(mpix_cb_val_V_1_fu_118[6]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_1_fu_150_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[39]),
        .Q(mpix_cb_val_V_1_fu_118[7]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_2_fu_170_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cb_val_V_1_fu_118[0]),
        .Q(mpix_cb_val_V_1_2_fu_170[0]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_2_fu_170_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cb_val_V_1_fu_118[1]),
        .Q(mpix_cb_val_V_1_2_fu_170[1]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_2_fu_170_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cb_val_V_1_fu_118[2]),
        .Q(mpix_cb_val_V_1_2_fu_170[2]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_2_fu_170_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cb_val_V_1_fu_118[3]),
        .Q(mpix_cb_val_V_1_2_fu_170[3]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_2_fu_170_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cb_val_V_1_fu_118[4]),
        .Q(mpix_cb_val_V_1_2_fu_170[4]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_2_fu_170_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cb_val_V_1_fu_118[5]),
        .Q(mpix_cb_val_V_1_2_fu_170[5]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_2_fu_170_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cb_val_V_1_fu_118[6]),
        .Q(mpix_cb_val_V_1_2_fu_170[6]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_1_2_fu_170_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cb_val_V_1_fu_118[7]),
        .Q(mpix_cb_val_V_1_2_fu_170[7]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_3_fu_154_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[16]),
        .Q(mpix_cr_val_V_0_fu_110[0]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_3_fu_154_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[17]),
        .Q(mpix_cr_val_V_0_fu_110[1]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_3_fu_154_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[18]),
        .Q(mpix_cr_val_V_0_fu_110[2]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_3_fu_154_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[19]),
        .Q(mpix_cr_val_V_0_fu_110[3]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_3_fu_154_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[20]),
        .Q(mpix_cr_val_V_0_fu_110[4]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_3_fu_154_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[21]),
        .Q(mpix_cr_val_V_0_fu_110[5]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_3_fu_154_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[22]),
        .Q(mpix_cr_val_V_0_fu_110[6]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_3_fu_154_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[23]),
        .Q(mpix_cr_val_V_0_fu_110[7]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_1_1_fu_158_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[40]),
        .Q(mpix_cr_val_V_1_fu_122[0]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_1_1_fu_158_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[41]),
        .Q(mpix_cr_val_V_1_fu_122[1]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_1_1_fu_158_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[42]),
        .Q(mpix_cr_val_V_1_fu_122[2]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_1_1_fu_158_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[43]),
        .Q(mpix_cr_val_V_1_fu_122[3]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_1_1_fu_158_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[44]),
        .Q(mpix_cr_val_V_1_fu_122[4]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_1_1_fu_158_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[45]),
        .Q(mpix_cr_val_V_1_fu_122[5]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_1_1_fu_158_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[46]),
        .Q(mpix_cr_val_V_1_fu_122[6]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_1_1_fu_158_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[47]),
        .Q(mpix_cr_val_V_1_fu_122[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \mpix_y_val_V_0_6_fu_138[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln1458_reg_1021),
        .I2(icmp_ln1448_reg_1017),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_block_pp0_stage0_01001),
        .O(v_hcresampler_core_U0_srcImg_read));
  FDRE \mpix_y_val_V_0_6_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[0]),
        .Q(mpix_y_val_V_0_fu_102[0]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_6_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[1]),
        .Q(mpix_y_val_V_0_fu_102[1]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_6_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[2]),
        .Q(mpix_y_val_V_0_fu_102[2]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_6_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[3]),
        .Q(mpix_y_val_V_0_fu_102[3]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_6_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[4]),
        .Q(mpix_y_val_V_0_fu_102[4]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_6_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[5]),
        .Q(mpix_y_val_V_0_fu_102[5]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_6_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[6]),
        .Q(mpix_y_val_V_0_fu_102[6]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_6_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[7]),
        .Q(mpix_y_val_V_0_fu_102[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \mpix_y_val_V_0_7_fu_178[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_4),
        .I1(icmp_ln1448_reg_1017_pp0_iter1_reg),
        .I2(ap_block_pp0_stage0_01001),
        .O(mpix_cb_val_V_1_2_fu_1700));
  FDRE \mpix_y_val_V_0_7_fu_178_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_fu_102[0]),
        .Q(mpix_y_val_V_0_7_fu_178[0]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_7_fu_178_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_fu_102[1]),
        .Q(mpix_y_val_V_0_7_fu_178[1]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_7_fu_178_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_fu_102[2]),
        .Q(mpix_y_val_V_0_7_fu_178[2]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_7_fu_178_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_fu_102[3]),
        .Q(mpix_y_val_V_0_7_fu_178[3]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_7_fu_178_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_fu_102[4]),
        .Q(mpix_y_val_V_0_7_fu_178[4]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_7_fu_178_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_fu_102[5]),
        .Q(mpix_y_val_V_0_7_fu_178[5]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_7_fu_178_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_fu_102[6]),
        .Q(mpix_y_val_V_0_7_fu_178[6]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_7_fu_178_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_fu_102[7]),
        .Q(mpix_y_val_V_0_7_fu_178[7]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_8_fu_190_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_7_fu_178[0]),
        .Q(mpix_y_val_V_0_8_fu_190[0]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_8_fu_190_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_7_fu_178[1]),
        .Q(mpix_y_val_V_0_8_fu_190[1]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_8_fu_190_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_7_fu_178[2]),
        .Q(mpix_y_val_V_0_8_fu_190[2]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_8_fu_190_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_7_fu_178[3]),
        .Q(mpix_y_val_V_0_8_fu_190[3]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_8_fu_190_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_7_fu_178[4]),
        .Q(mpix_y_val_V_0_8_fu_190[4]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_8_fu_190_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_7_fu_178[5]),
        .Q(mpix_y_val_V_0_8_fu_190[5]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_8_fu_190_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_7_fu_178[6]),
        .Q(mpix_y_val_V_0_8_fu_190[6]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_8_fu_190_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_7_fu_178[7]),
        .Q(mpix_y_val_V_0_8_fu_190[7]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_7_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[24]),
        .Q(mpix_y_val_V_1_fu_114[0]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_7_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[25]),
        .Q(mpix_y_val_V_1_fu_114[1]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_7_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[26]),
        .Q(mpix_y_val_V_1_fu_114[2]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_7_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[27]),
        .Q(mpix_y_val_V_1_fu_114[3]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_7_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[28]),
        .Q(mpix_y_val_V_1_fu_114[4]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_7_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[29]),
        .Q(mpix_y_val_V_1_fu_114[5]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_7_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[30]),
        .Q(mpix_y_val_V_1_fu_114[6]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_7_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(v_hcresampler_core_U0_srcImg_read),
        .D(out[31]),
        .Q(mpix_y_val_V_1_fu_114[7]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_8_fu_174_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_fu_114[0]),
        .Q(mpix_y_val_V_1_8_fu_174[0]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_8_fu_174_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_fu_114[1]),
        .Q(mpix_y_val_V_1_8_fu_174[1]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_8_fu_174_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_fu_114[2]),
        .Q(mpix_y_val_V_1_8_fu_174[2]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_8_fu_174_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_fu_114[3]),
        .Q(mpix_y_val_V_1_8_fu_174[3]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_8_fu_174_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_fu_114[4]),
        .Q(mpix_y_val_V_1_8_fu_174[4]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_8_fu_174_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_fu_114[5]),
        .Q(mpix_y_val_V_1_8_fu_174[5]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_8_fu_174_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_fu_114[6]),
        .Q(mpix_y_val_V_1_8_fu_174[6]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_8_fu_174_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_fu_114[7]),
        .Q(mpix_y_val_V_1_8_fu_174[7]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_9_fu_194_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_8_fu_174[0]),
        .Q(mpix_y_val_V_1_9_fu_194[0]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_9_fu_194_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_8_fu_174[1]),
        .Q(mpix_y_val_V_1_9_fu_194[1]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_9_fu_194_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_8_fu_174[2]),
        .Q(mpix_y_val_V_1_9_fu_194[2]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_9_fu_194_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_8_fu_174[3]),
        .Q(mpix_y_val_V_1_9_fu_194[3]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_9_fu_194_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_8_fu_174[4]),
        .Q(mpix_y_val_V_1_9_fu_194[4]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_9_fu_194_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_8_fu_174[5]),
        .Q(mpix_y_val_V_1_9_fu_194[5]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_9_fu_194_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_8_fu_174[6]),
        .Q(mpix_y_val_V_1_9_fu_194[6]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_9_fu_194_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_8_fu_174[7]),
        .Q(mpix_y_val_V_1_9_fu_194[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_mux_83_8_1_1 mux_83_8_1_1_U170
       (.D(tmp_1_fu_682_p10),
        .Q(mpix_y_val_V_1_8_fu_174),
        .\tmp_1_reg_1053_reg[0] (\select_ln1561_reg_998_reg_n_4_[2] ),
        .\tmp_1_reg_1053_reg[7] (pixbuf_y_val_V_3_0_i_04_fu_186));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \outpix_val_V_1_reg_1048[5]_i_10 
       (.I0(mpix_cb_val_V_0_fu_106[6]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_3_0_0_i_fu_166[6]),
        .I3(\outpix_val_V_1_reg_1048[5]_i_2_n_4 ),
        .I4(mpix_cb_val_V_1_2_fu_170[7]),
        .I5(pixbuf_cb_val_V_2_0_0_i_fu_162[7]),
        .O(\outpix_val_V_1_reg_1048[5]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \outpix_val_V_1_reg_1048[5]_i_11 
       (.I0(mpix_cb_val_V_0_fu_106[5]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_3_0_0_i_fu_166[5]),
        .I3(\outpix_val_V_1_reg_1048[5]_i_3_n_4 ),
        .I4(mpix_cb_val_V_1_2_fu_170[6]),
        .I5(pixbuf_cb_val_V_2_0_0_i_fu_162[6]),
        .O(\outpix_val_V_1_reg_1048[5]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \outpix_val_V_1_reg_1048[5]_i_12 
       (.I0(mpix_cb_val_V_0_fu_106[4]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_3_0_0_i_fu_166[4]),
        .I3(\outpix_val_V_1_reg_1048[5]_i_4_n_4 ),
        .I4(mpix_cb_val_V_1_2_fu_170[5]),
        .I5(pixbuf_cb_val_V_2_0_0_i_fu_162[5]),
        .O(\outpix_val_V_1_reg_1048[5]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \outpix_val_V_1_reg_1048[5]_i_13 
       (.I0(mpix_cb_val_V_0_fu_106[3]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_3_0_0_i_fu_166[3]),
        .I3(\outpix_val_V_1_reg_1048[5]_i_5_n_4 ),
        .I4(mpix_cb_val_V_1_2_fu_170[4]),
        .I5(pixbuf_cb_val_V_2_0_0_i_fu_162[4]),
        .O(\outpix_val_V_1_reg_1048[5]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \outpix_val_V_1_reg_1048[5]_i_14 
       (.I0(mpix_cb_val_V_0_fu_106[2]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_3_0_0_i_fu_166[2]),
        .I3(\outpix_val_V_1_reg_1048[5]_i_6_n_4 ),
        .I4(mpix_cb_val_V_1_2_fu_170[3]),
        .I5(pixbuf_cb_val_V_2_0_0_i_fu_162[3]),
        .O(\outpix_val_V_1_reg_1048[5]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \outpix_val_V_1_reg_1048[5]_i_15 
       (.I0(mpix_cb_val_V_0_fu_106[1]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_3_0_0_i_fu_166[1]),
        .I3(\outpix_val_V_1_reg_1048[5]_i_7_n_4 ),
        .I4(mpix_cb_val_V_1_2_fu_170[2]),
        .I5(pixbuf_cb_val_V_2_0_0_i_fu_162[2]),
        .O(\outpix_val_V_1_reg_1048[5]_i_15_n_4 ));
  LUT5 #(
    .INIT(32'h55553CC3)) 
    \outpix_val_V_1_reg_1048[5]_i_16 
       (.I0(mpix_cb_val_V_0_fu_106[0]),
        .I1(pixbuf_cb_val_V_3_0_0_i_fu_166[0]),
        .I2(pixbuf_cb_val_V_2_0_0_i_fu_162[1]),
        .I3(mpix_cb_val_V_1_2_fu_170[1]),
        .I4(cmp119_i_reg_1027_pp0_iter1_reg),
        .O(\outpix_val_V_1_reg_1048[5]_i_16_n_4 ));
  LUT3 #(
    .INIT(8'h06)) 
    \outpix_val_V_1_reg_1048[5]_i_17 
       (.I0(mpix_cb_val_V_1_2_fu_170[0]),
        .I1(pixbuf_cb_val_V_2_0_0_i_fu_162[0]),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .O(\outpix_val_V_1_reg_1048[5]_i_17_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_1_reg_1048[5]_i_2 
       (.I0(mpix_cb_val_V_1_2_fu_170[6]),
        .I1(mpix_cb_val_V_0_fu_106[6]),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(pixbuf_cb_val_V_2_0_0_i_fu_162[6]),
        .I4(pixbuf_cb_val_V_3_0_0_i_fu_166[5]),
        .O(\outpix_val_V_1_reg_1048[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_1_reg_1048[5]_i_3 
       (.I0(mpix_cb_val_V_1_2_fu_170[5]),
        .I1(mpix_cb_val_V_0_fu_106[5]),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(pixbuf_cb_val_V_2_0_0_i_fu_162[5]),
        .I4(pixbuf_cb_val_V_3_0_0_i_fu_166[4]),
        .O(\outpix_val_V_1_reg_1048[5]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_1_reg_1048[5]_i_4 
       (.I0(mpix_cb_val_V_1_2_fu_170[4]),
        .I1(mpix_cb_val_V_0_fu_106[4]),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(pixbuf_cb_val_V_2_0_0_i_fu_162[4]),
        .I4(pixbuf_cb_val_V_3_0_0_i_fu_166[3]),
        .O(\outpix_val_V_1_reg_1048[5]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_1_reg_1048[5]_i_5 
       (.I0(mpix_cb_val_V_1_2_fu_170[3]),
        .I1(mpix_cb_val_V_0_fu_106[3]),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(pixbuf_cb_val_V_2_0_0_i_fu_162[3]),
        .I4(pixbuf_cb_val_V_3_0_0_i_fu_166[2]),
        .O(\outpix_val_V_1_reg_1048[5]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_1_reg_1048[5]_i_6 
       (.I0(mpix_cb_val_V_1_2_fu_170[2]),
        .I1(mpix_cb_val_V_0_fu_106[2]),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(pixbuf_cb_val_V_2_0_0_i_fu_162[2]),
        .I4(pixbuf_cb_val_V_3_0_0_i_fu_166[1]),
        .O(\outpix_val_V_1_reg_1048[5]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \outpix_val_V_1_reg_1048[5]_i_7 
       (.I0(pixbuf_cb_val_V_3_0_0_i_fu_166[0]),
        .I1(mpix_cb_val_V_0_fu_106[0]),
        .I2(pixbuf_cb_val_V_2_0_0_i_fu_162[1]),
        .I3(cmp119_i_reg_1027_pp0_iter1_reg),
        .I4(mpix_cb_val_V_0_fu_106[1]),
        .O(\outpix_val_V_1_reg_1048[5]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \outpix_val_V_1_reg_1048[5]_i_8 
       (.I0(pixbuf_cb_val_V_2_0_0_i_fu_162[1]),
        .I1(mpix_cb_val_V_0_fu_106[1]),
        .I2(pixbuf_cb_val_V_3_0_0_i_fu_166[0]),
        .I3(cmp119_i_reg_1027_pp0_iter1_reg),
        .I4(mpix_cb_val_V_0_fu_106[0]),
        .O(\outpix_val_V_1_reg_1048[5]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_1_reg_1048[5]_i_9 
       (.I0(mpix_cb_val_V_0_fu_106[0]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(mpix_cb_val_V_1_2_fu_170[0]),
        .O(\outpix_val_V_1_reg_1048[5]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_1_reg_1048[7]_i_2 
       (.I0(mpix_cb_val_V_1_2_fu_170[7]),
        .I1(mpix_cb_val_V_0_fu_106[7]),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(pixbuf_cb_val_V_2_0_0_i_fu_162[7]),
        .I4(pixbuf_cb_val_V_3_0_0_i_fu_166[6]),
        .O(\outpix_val_V_1_reg_1048[7]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h01155440)) 
    \outpix_val_V_1_reg_1048[7]_i_3 
       (.I0(cmp119_i_reg_1027_pp0_iter1_reg),
        .I1(pixbuf_cb_val_V_3_0_0_i_fu_166[6]),
        .I2(pixbuf_cb_val_V_2_0_0_i_fu_162[7]),
        .I3(mpix_cb_val_V_1_2_fu_170[7]),
        .I4(pixbuf_cb_val_V_3_0_0_i_fu_166[7]),
        .O(\outpix_val_V_1_reg_1048[7]_i_3_n_4 ));
  FDRE \outpix_val_V_1_reg_1048_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv_i_fu_610_p2[2]),
        .Q(outpix_val_V_1_reg_1048[0]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_1048_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv_i_fu_610_p2[3]),
        .Q(outpix_val_V_1_reg_1048[1]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_1048_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv_i_fu_610_p2[4]),
        .Q(outpix_val_V_1_reg_1048[2]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_1048_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv_i_fu_610_p2[5]),
        .Q(outpix_val_V_1_reg_1048[3]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_1048_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv_i_fu_610_p2[6]),
        .Q(outpix_val_V_1_reg_1048[4]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_1048_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv_i_fu_610_p2[7]),
        .Q(outpix_val_V_1_reg_1048[5]),
        .R(1'b0));
  CARRY8 \outpix_val_V_1_reg_1048_reg[5]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\outpix_val_V_1_reg_1048_reg[5]_i_1_n_4 ,\outpix_val_V_1_reg_1048_reg[5]_i_1_n_5 ,\outpix_val_V_1_reg_1048_reg[5]_i_1_n_6 ,\outpix_val_V_1_reg_1048_reg[5]_i_1_n_7 ,\outpix_val_V_1_reg_1048_reg[5]_i_1_n_8 ,\outpix_val_V_1_reg_1048_reg[5]_i_1_n_9 ,\outpix_val_V_1_reg_1048_reg[5]_i_1_n_10 ,\outpix_val_V_1_reg_1048_reg[5]_i_1_n_11 }),
        .DI({\outpix_val_V_1_reg_1048[5]_i_2_n_4 ,\outpix_val_V_1_reg_1048[5]_i_3_n_4 ,\outpix_val_V_1_reg_1048[5]_i_4_n_4 ,\outpix_val_V_1_reg_1048[5]_i_5_n_4 ,\outpix_val_V_1_reg_1048[5]_i_6_n_4 ,\outpix_val_V_1_reg_1048[5]_i_7_n_4 ,\outpix_val_V_1_reg_1048[5]_i_8_n_4 ,\outpix_val_V_1_reg_1048[5]_i_9_n_4 }),
        .O({addconv_i_fu_610_p2[7:2],\NLW_outpix_val_V_1_reg_1048_reg[5]_i_1_O_UNCONNECTED [1:0]}),
        .S({\outpix_val_V_1_reg_1048[5]_i_10_n_4 ,\outpix_val_V_1_reg_1048[5]_i_11_n_4 ,\outpix_val_V_1_reg_1048[5]_i_12_n_4 ,\outpix_val_V_1_reg_1048[5]_i_13_n_4 ,\outpix_val_V_1_reg_1048[5]_i_14_n_4 ,\outpix_val_V_1_reg_1048[5]_i_15_n_4 ,\outpix_val_V_1_reg_1048[5]_i_16_n_4 ,\outpix_val_V_1_reg_1048[5]_i_17_n_4 }));
  FDRE \outpix_val_V_1_reg_1048_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv_i_fu_610_p2[8]),
        .Q(outpix_val_V_1_reg_1048[6]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_1048_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv_i_fu_610_p2[9]),
        .Q(outpix_val_V_1_reg_1048[7]),
        .R(1'b0));
  CARRY8 \outpix_val_V_1_reg_1048_reg[7]_i_1 
       (.CI(\outpix_val_V_1_reg_1048_reg[5]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_outpix_val_V_1_reg_1048_reg[7]_i_1_CO_UNCONNECTED [7:2],addconv_i_fu_610_p2[9],\NLW_outpix_val_V_1_reg_1048_reg[7]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outpix_val_V_1_reg_1048[7]_i_2_n_4 }),
        .O({\NLW_outpix_val_V_1_reg_1048_reg[7]_i_1_O_UNCONNECTED [7:1],addconv_i_fu_610_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\outpix_val_V_1_reg_1048[7]_i_3_n_4 }));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \outpix_val_V_4_reg_1058[5]_i_10 
       (.I0(mpix_cr_val_V_0_fu_110[6]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_i_fu_130[6]),
        .I3(\outpix_val_V_4_reg_1058[5]_i_2_n_4 ),
        .I4(pixbuf_cr_val_V_4_0_0_i_fu_126[7]),
        .I5(pixbuf_cr_val_V_2_0_0_i_fu_134[7]),
        .O(\outpix_val_V_4_reg_1058[5]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \outpix_val_V_4_reg_1058[5]_i_11 
       (.I0(mpix_cr_val_V_0_fu_110[5]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_i_fu_130[5]),
        .I3(\outpix_val_V_4_reg_1058[5]_i_3_n_4 ),
        .I4(pixbuf_cr_val_V_4_0_0_i_fu_126[6]),
        .I5(pixbuf_cr_val_V_2_0_0_i_fu_134[6]),
        .O(\outpix_val_V_4_reg_1058[5]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \outpix_val_V_4_reg_1058[5]_i_12 
       (.I0(mpix_cr_val_V_0_fu_110[4]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_i_fu_130[4]),
        .I3(\outpix_val_V_4_reg_1058[5]_i_4_n_4 ),
        .I4(pixbuf_cr_val_V_4_0_0_i_fu_126[5]),
        .I5(pixbuf_cr_val_V_2_0_0_i_fu_134[5]),
        .O(\outpix_val_V_4_reg_1058[5]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \outpix_val_V_4_reg_1058[5]_i_13 
       (.I0(mpix_cr_val_V_0_fu_110[3]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_i_fu_130[3]),
        .I3(\outpix_val_V_4_reg_1058[5]_i_5_n_4 ),
        .I4(pixbuf_cr_val_V_4_0_0_i_fu_126[4]),
        .I5(pixbuf_cr_val_V_2_0_0_i_fu_134[4]),
        .O(\outpix_val_V_4_reg_1058[5]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \outpix_val_V_4_reg_1058[5]_i_14 
       (.I0(mpix_cr_val_V_0_fu_110[2]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_i_fu_130[2]),
        .I3(\outpix_val_V_4_reg_1058[5]_i_6_n_4 ),
        .I4(pixbuf_cr_val_V_4_0_0_i_fu_126[3]),
        .I5(pixbuf_cr_val_V_2_0_0_i_fu_134[3]),
        .O(\outpix_val_V_4_reg_1058[5]_i_14_n_4 ));
  LUT6 #(
    .INIT(64'h47B8748B748B47B8)) 
    \outpix_val_V_4_reg_1058[5]_i_15 
       (.I0(mpix_cr_val_V_0_fu_110[1]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_i_fu_130[1]),
        .I3(\outpix_val_V_4_reg_1058[5]_i_7_n_4 ),
        .I4(pixbuf_cr_val_V_4_0_0_i_fu_126[2]),
        .I5(pixbuf_cr_val_V_2_0_0_i_fu_134[2]),
        .O(\outpix_val_V_4_reg_1058[5]_i_15_n_4 ));
  LUT5 #(
    .INIT(32'h55553CC3)) 
    \outpix_val_V_4_reg_1058[5]_i_16 
       (.I0(mpix_cr_val_V_0_fu_110[0]),
        .I1(pixbuf_cr_val_V_3_0_0_i_fu_130[0]),
        .I2(pixbuf_cr_val_V_2_0_0_i_fu_134[1]),
        .I3(pixbuf_cr_val_V_4_0_0_i_fu_126[1]),
        .I4(cmp119_i_reg_1027_pp0_iter1_reg),
        .O(\outpix_val_V_4_reg_1058[5]_i_16_n_4 ));
  LUT3 #(
    .INIT(8'h06)) 
    \outpix_val_V_4_reg_1058[5]_i_17 
       (.I0(pixbuf_cr_val_V_4_0_0_i_fu_126[0]),
        .I1(pixbuf_cr_val_V_2_0_0_i_fu_134[0]),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .O(\outpix_val_V_4_reg_1058[5]_i_17_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_4_reg_1058[5]_i_2 
       (.I0(pixbuf_cr_val_V_4_0_0_i_fu_126[6]),
        .I1(mpix_cr_val_V_0_fu_110[6]),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(pixbuf_cr_val_V_2_0_0_i_fu_134[6]),
        .I4(pixbuf_cr_val_V_3_0_0_i_fu_130[5]),
        .O(\outpix_val_V_4_reg_1058[5]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_4_reg_1058[5]_i_3 
       (.I0(pixbuf_cr_val_V_4_0_0_i_fu_126[5]),
        .I1(mpix_cr_val_V_0_fu_110[5]),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(pixbuf_cr_val_V_2_0_0_i_fu_134[5]),
        .I4(pixbuf_cr_val_V_3_0_0_i_fu_130[4]),
        .O(\outpix_val_V_4_reg_1058[5]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_4_reg_1058[5]_i_4 
       (.I0(pixbuf_cr_val_V_4_0_0_i_fu_126[4]),
        .I1(mpix_cr_val_V_0_fu_110[4]),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(pixbuf_cr_val_V_2_0_0_i_fu_134[4]),
        .I4(pixbuf_cr_val_V_3_0_0_i_fu_130[3]),
        .O(\outpix_val_V_4_reg_1058[5]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_4_reg_1058[5]_i_5 
       (.I0(pixbuf_cr_val_V_4_0_0_i_fu_126[3]),
        .I1(mpix_cr_val_V_0_fu_110[3]),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(pixbuf_cr_val_V_2_0_0_i_fu_134[3]),
        .I4(pixbuf_cr_val_V_3_0_0_i_fu_130[2]),
        .O(\outpix_val_V_4_reg_1058[5]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_4_reg_1058[5]_i_6 
       (.I0(pixbuf_cr_val_V_4_0_0_i_fu_126[2]),
        .I1(mpix_cr_val_V_0_fu_110[2]),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(pixbuf_cr_val_V_2_0_0_i_fu_134[2]),
        .I4(pixbuf_cr_val_V_3_0_0_i_fu_130[1]),
        .O(\outpix_val_V_4_reg_1058[5]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \outpix_val_V_4_reg_1058[5]_i_7 
       (.I0(pixbuf_cr_val_V_3_0_0_i_fu_130[0]),
        .I1(mpix_cr_val_V_0_fu_110[0]),
        .I2(pixbuf_cr_val_V_2_0_0_i_fu_134[1]),
        .I3(cmp119_i_reg_1027_pp0_iter1_reg),
        .I4(mpix_cr_val_V_0_fu_110[1]),
        .O(\outpix_val_V_4_reg_1058[5]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \outpix_val_V_4_reg_1058[5]_i_8 
       (.I0(pixbuf_cr_val_V_2_0_0_i_fu_134[1]),
        .I1(mpix_cr_val_V_0_fu_110[1]),
        .I2(pixbuf_cr_val_V_3_0_0_i_fu_130[0]),
        .I3(cmp119_i_reg_1027_pp0_iter1_reg),
        .I4(mpix_cr_val_V_0_fu_110[0]),
        .O(\outpix_val_V_4_reg_1058[5]_i_8_n_4 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_4_reg_1058[5]_i_9 
       (.I0(mpix_cr_val_V_0_fu_110[0]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_i_fu_126[0]),
        .O(\outpix_val_V_4_reg_1058[5]_i_9_n_4 ));
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_4_reg_1058[7]_i_2 
       (.I0(pixbuf_cr_val_V_4_0_0_i_fu_126[7]),
        .I1(mpix_cr_val_V_0_fu_110[7]),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(pixbuf_cr_val_V_2_0_0_i_fu_134[7]),
        .I4(pixbuf_cr_val_V_3_0_0_i_fu_130[6]),
        .O(\outpix_val_V_4_reg_1058[7]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'h01155440)) 
    \outpix_val_V_4_reg_1058[7]_i_3 
       (.I0(cmp119_i_reg_1027_pp0_iter1_reg),
        .I1(pixbuf_cr_val_V_3_0_0_i_fu_130[6]),
        .I2(pixbuf_cr_val_V_2_0_0_i_fu_134[7]),
        .I3(pixbuf_cr_val_V_4_0_0_i_fu_126[7]),
        .I4(pixbuf_cr_val_V_3_0_0_i_fu_130[7]),
        .O(\outpix_val_V_4_reg_1058[7]_i_3_n_4 ));
  FDRE \outpix_val_V_4_reg_1058_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv6_i_fu_659_p2[2]),
        .Q(outpix_val_V_4_reg_1058[0]),
        .R(1'b0));
  FDRE \outpix_val_V_4_reg_1058_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv6_i_fu_659_p2[3]),
        .Q(outpix_val_V_4_reg_1058[1]),
        .R(1'b0));
  FDRE \outpix_val_V_4_reg_1058_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv6_i_fu_659_p2[4]),
        .Q(outpix_val_V_4_reg_1058[2]),
        .R(1'b0));
  FDRE \outpix_val_V_4_reg_1058_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv6_i_fu_659_p2[5]),
        .Q(outpix_val_V_4_reg_1058[3]),
        .R(1'b0));
  FDRE \outpix_val_V_4_reg_1058_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv6_i_fu_659_p2[6]),
        .Q(outpix_val_V_4_reg_1058[4]),
        .R(1'b0));
  FDRE \outpix_val_V_4_reg_1058_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv6_i_fu_659_p2[7]),
        .Q(outpix_val_V_4_reg_1058[5]),
        .R(1'b0));
  CARRY8 \outpix_val_V_4_reg_1058_reg[5]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\outpix_val_V_4_reg_1058_reg[5]_i_1_n_4 ,\outpix_val_V_4_reg_1058_reg[5]_i_1_n_5 ,\outpix_val_V_4_reg_1058_reg[5]_i_1_n_6 ,\outpix_val_V_4_reg_1058_reg[5]_i_1_n_7 ,\outpix_val_V_4_reg_1058_reg[5]_i_1_n_8 ,\outpix_val_V_4_reg_1058_reg[5]_i_1_n_9 ,\outpix_val_V_4_reg_1058_reg[5]_i_1_n_10 ,\outpix_val_V_4_reg_1058_reg[5]_i_1_n_11 }),
        .DI({\outpix_val_V_4_reg_1058[5]_i_2_n_4 ,\outpix_val_V_4_reg_1058[5]_i_3_n_4 ,\outpix_val_V_4_reg_1058[5]_i_4_n_4 ,\outpix_val_V_4_reg_1058[5]_i_5_n_4 ,\outpix_val_V_4_reg_1058[5]_i_6_n_4 ,\outpix_val_V_4_reg_1058[5]_i_7_n_4 ,\outpix_val_V_4_reg_1058[5]_i_8_n_4 ,\outpix_val_V_4_reg_1058[5]_i_9_n_4 }),
        .O({addconv6_i_fu_659_p2[7:2],\NLW_outpix_val_V_4_reg_1058_reg[5]_i_1_O_UNCONNECTED [1:0]}),
        .S({\outpix_val_V_4_reg_1058[5]_i_10_n_4 ,\outpix_val_V_4_reg_1058[5]_i_11_n_4 ,\outpix_val_V_4_reg_1058[5]_i_12_n_4 ,\outpix_val_V_4_reg_1058[5]_i_13_n_4 ,\outpix_val_V_4_reg_1058[5]_i_14_n_4 ,\outpix_val_V_4_reg_1058[5]_i_15_n_4 ,\outpix_val_V_4_reg_1058[5]_i_16_n_4 ,\outpix_val_V_4_reg_1058[5]_i_17_n_4 }));
  FDRE \outpix_val_V_4_reg_1058_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv6_i_fu_659_p2[8]),
        .Q(outpix_val_V_4_reg_1058[6]),
        .R(1'b0));
  FDRE \outpix_val_V_4_reg_1058_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(addconv6_i_fu_659_p2[9]),
        .Q(outpix_val_V_4_reg_1058[7]),
        .R(1'b0));
  CARRY8 \outpix_val_V_4_reg_1058_reg[7]_i_1 
       (.CI(\outpix_val_V_4_reg_1058_reg[5]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_outpix_val_V_4_reg_1058_reg[7]_i_1_CO_UNCONNECTED [7:2],addconv6_i_fu_659_p2[9],\NLW_outpix_val_V_4_reg_1058_reg[7]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\outpix_val_V_4_reg_1058[7]_i_2_n_4 }),
        .O({\NLW_outpix_val_V_4_reg_1058_reg[7]_i_1_O_UNCONNECTED [7:1],addconv6_i_fu_659_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\outpix_val_V_4_reg_1058[7]_i_3_n_4 }));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_i_fu_162[0]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[0]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(mpix_cb_val_V_1_2_fu_170[0]),
        .O(select_ln1539_7_cast_fu_590_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_i_fu_162[1]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[1]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(mpix_cb_val_V_1_2_fu_170[1]),
        .O(select_ln1539_7_cast_fu_590_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_i_fu_162[2]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[2]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(mpix_cb_val_V_1_2_fu_170[2]),
        .O(select_ln1539_7_cast_fu_590_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_i_fu_162[3]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[3]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(mpix_cb_val_V_1_2_fu_170[3]),
        .O(select_ln1539_7_cast_fu_590_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_i_fu_162[4]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[4]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(mpix_cb_val_V_1_2_fu_170[4]),
        .O(select_ln1539_7_cast_fu_590_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_i_fu_162[5]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[5]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(mpix_cb_val_V_1_2_fu_170[5]),
        .O(select_ln1539_7_cast_fu_590_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_i_fu_162[6]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[6]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(mpix_cb_val_V_1_2_fu_170[6]),
        .O(select_ln1539_7_cast_fu_590_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_i_fu_162[7]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[7]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(mpix_cb_val_V_1_2_fu_170[7]),
        .O(select_ln1539_7_cast_fu_590_p1[7]));
  FDRE \pixbuf_cb_val_V_2_0_0_i_fu_162_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_7_cast_fu_590_p1[0]),
        .Q(pixbuf_cb_val_V_2_0_0_i_fu_162[0]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_2_0_0_i_fu_162_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_7_cast_fu_590_p1[1]),
        .Q(pixbuf_cb_val_V_2_0_0_i_fu_162[1]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_2_0_0_i_fu_162_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_7_cast_fu_590_p1[2]),
        .Q(pixbuf_cb_val_V_2_0_0_i_fu_162[2]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_2_0_0_i_fu_162_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_7_cast_fu_590_p1[3]),
        .Q(pixbuf_cb_val_V_2_0_0_i_fu_162[3]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_2_0_0_i_fu_162_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_7_cast_fu_590_p1[4]),
        .Q(pixbuf_cb_val_V_2_0_0_i_fu_162[4]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_2_0_0_i_fu_162_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_7_cast_fu_590_p1[5]),
        .Q(pixbuf_cb_val_V_2_0_0_i_fu_162[5]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_2_0_0_i_fu_162_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_7_cast_fu_590_p1[6]),
        .Q(pixbuf_cb_val_V_2_0_0_i_fu_162[6]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_2_0_0_i_fu_162_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_7_cast_fu_590_p1[7]),
        .Q(pixbuf_cb_val_V_2_0_0_i_fu_162[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cb_val_V_3_0_0_i_fu_166[0]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[0]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cb_val_V_1_fu_118[0]),
        .O(select_ln1539_6_fu_532_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cb_val_V_3_0_0_i_fu_166[1]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[1]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cb_val_V_1_fu_118[1]),
        .O(select_ln1539_6_fu_532_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cb_val_V_3_0_0_i_fu_166[2]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[2]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cb_val_V_1_fu_118[2]),
        .O(select_ln1539_6_fu_532_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cb_val_V_3_0_0_i_fu_166[3]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[3]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cb_val_V_1_fu_118[3]),
        .O(select_ln1539_6_fu_532_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cb_val_V_3_0_0_i_fu_166[4]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[4]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cb_val_V_1_fu_118[4]),
        .O(select_ln1539_6_fu_532_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cb_val_V_3_0_0_i_fu_166[5]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[5]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cb_val_V_1_fu_118[5]),
        .O(select_ln1539_6_fu_532_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cb_val_V_3_0_0_i_fu_166[6]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[6]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cb_val_V_1_fu_118[6]),
        .O(select_ln1539_6_fu_532_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cb_val_V_3_0_0_i_fu_166[7]_i_1 
       (.I0(mpix_cb_val_V_0_fu_106[7]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cb_val_V_1_fu_118[7]),
        .O(select_ln1539_6_fu_532_p3[7]));
  FDRE \pixbuf_cb_val_V_3_0_0_i_fu_166_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_6_fu_532_p3[0]),
        .Q(pixbuf_cb_val_V_3_0_0_i_fu_166[0]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_i_fu_166_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_6_fu_532_p3[1]),
        .Q(pixbuf_cb_val_V_3_0_0_i_fu_166[1]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_i_fu_166_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_6_fu_532_p3[2]),
        .Q(pixbuf_cb_val_V_3_0_0_i_fu_166[2]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_i_fu_166_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_6_fu_532_p3[3]),
        .Q(pixbuf_cb_val_V_3_0_0_i_fu_166[3]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_i_fu_166_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_6_fu_532_p3[4]),
        .Q(pixbuf_cb_val_V_3_0_0_i_fu_166[4]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_i_fu_166_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_6_fu_532_p3[5]),
        .Q(pixbuf_cb_val_V_3_0_0_i_fu_166[5]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_i_fu_166_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_6_fu_532_p3[6]),
        .Q(pixbuf_cb_val_V_3_0_0_i_fu_166[6]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_i_fu_166_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_6_fu_532_p3[7]),
        .Q(pixbuf_cb_val_V_3_0_0_i_fu_166[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_i_fu_134[0]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[0]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_i_fu_126[0]),
        .O(select_ln1539_11_cast_fu_639_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_i_fu_134[1]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[1]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_i_fu_126[1]),
        .O(select_ln1539_11_cast_fu_639_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_i_fu_134[2]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[2]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_i_fu_126[2]),
        .O(select_ln1539_11_cast_fu_639_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_i_fu_134[3]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[3]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_i_fu_126[3]),
        .O(select_ln1539_11_cast_fu_639_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_i_fu_134[4]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[4]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_i_fu_126[4]),
        .O(select_ln1539_11_cast_fu_639_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_i_fu_134[5]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[5]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_i_fu_126[5]),
        .O(select_ln1539_11_cast_fu_639_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_i_fu_134[6]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[6]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_i_fu_126[6]),
        .O(select_ln1539_11_cast_fu_639_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_i_fu_134[7]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[7]),
        .I1(cmp119_i_reg_1027_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_i_fu_126[7]),
        .O(select_ln1539_11_cast_fu_639_p1[7]));
  FDRE \pixbuf_cr_val_V_2_0_0_i_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_11_cast_fu_639_p1[0]),
        .Q(pixbuf_cr_val_V_2_0_0_i_fu_134[0]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_2_0_0_i_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_11_cast_fu_639_p1[1]),
        .Q(pixbuf_cr_val_V_2_0_0_i_fu_134[1]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_2_0_0_i_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_11_cast_fu_639_p1[2]),
        .Q(pixbuf_cr_val_V_2_0_0_i_fu_134[2]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_2_0_0_i_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_11_cast_fu_639_p1[3]),
        .Q(pixbuf_cr_val_V_2_0_0_i_fu_134[3]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_2_0_0_i_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_11_cast_fu_639_p1[4]),
        .Q(pixbuf_cr_val_V_2_0_0_i_fu_134[4]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_2_0_0_i_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_11_cast_fu_639_p1[5]),
        .Q(pixbuf_cr_val_V_2_0_0_i_fu_134[5]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_2_0_0_i_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_11_cast_fu_639_p1[6]),
        .Q(pixbuf_cr_val_V_2_0_0_i_fu_134[6]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_2_0_0_i_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_11_cast_fu_639_p1[7]),
        .Q(pixbuf_cr_val_V_2_0_0_i_fu_134[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cr_val_V_3_0_0_i_fu_130[0]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[0]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cr_val_V_1_fu_122[0]),
        .O(select_ln1539_10_fu_560_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cr_val_V_3_0_0_i_fu_130[1]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[1]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cr_val_V_1_fu_122[1]),
        .O(select_ln1539_10_fu_560_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cr_val_V_3_0_0_i_fu_130[2]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[2]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cr_val_V_1_fu_122[2]),
        .O(select_ln1539_10_fu_560_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cr_val_V_3_0_0_i_fu_130[3]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[3]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cr_val_V_1_fu_122[3]),
        .O(select_ln1539_10_fu_560_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cr_val_V_3_0_0_i_fu_130[4]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[4]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cr_val_V_1_fu_122[4]),
        .O(select_ln1539_10_fu_560_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cr_val_V_3_0_0_i_fu_130[5]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[5]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cr_val_V_1_fu_122[5]),
        .O(select_ln1539_10_fu_560_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cr_val_V_3_0_0_i_fu_130[6]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[6]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cr_val_V_1_fu_122[6]),
        .O(select_ln1539_10_fu_560_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \pixbuf_cr_val_V_3_0_0_i_fu_130[7]_i_1 
       (.I0(mpix_cr_val_V_0_fu_110[7]),
        .I1(icmp_ln1458_reg_1021_pp0_iter1_reg),
        .I2(cmp119_i_reg_1027_pp0_iter1_reg),
        .I3(mpix_cr_val_V_1_fu_122[7]),
        .O(select_ln1539_10_fu_560_p3[7]));
  FDRE \pixbuf_cr_val_V_3_0_0_i_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_10_fu_560_p3[0]),
        .Q(pixbuf_cr_val_V_3_0_0_i_fu_130[0]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_i_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_10_fu_560_p3[1]),
        .Q(pixbuf_cr_val_V_3_0_0_i_fu_130[1]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_i_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_10_fu_560_p3[2]),
        .Q(pixbuf_cr_val_V_3_0_0_i_fu_130[2]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_i_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_10_fu_560_p3[3]),
        .Q(pixbuf_cr_val_V_3_0_0_i_fu_130[3]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_i_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_10_fu_560_p3[4]),
        .Q(pixbuf_cr_val_V_3_0_0_i_fu_130[4]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_i_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_10_fu_560_p3[5]),
        .Q(pixbuf_cr_val_V_3_0_0_i_fu_130[5]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_i_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_10_fu_560_p3[6]),
        .Q(pixbuf_cr_val_V_3_0_0_i_fu_130[6]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_i_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(select_ln1539_10_fu_560_p3[7]),
        .Q(pixbuf_cr_val_V_3_0_0_i_fu_130[7]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_i_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cr_val_V_1_fu_122[0]),
        .Q(pixbuf_cr_val_V_4_0_0_i_fu_126[0]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_i_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cr_val_V_1_fu_122[1]),
        .Q(pixbuf_cr_val_V_4_0_0_i_fu_126[1]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_i_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cr_val_V_1_fu_122[2]),
        .Q(pixbuf_cr_val_V_4_0_0_i_fu_126[2]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_i_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cr_val_V_1_fu_122[3]),
        .Q(pixbuf_cr_val_V_4_0_0_i_fu_126[3]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_i_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cr_val_V_1_fu_122[4]),
        .Q(pixbuf_cr_val_V_4_0_0_i_fu_126[4]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_i_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cr_val_V_1_fu_122[5]),
        .Q(pixbuf_cr_val_V_4_0_0_i_fu_126[5]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_i_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cr_val_V_1_fu_122[6]),
        .Q(pixbuf_cr_val_V_4_0_0_i_fu_126[6]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_i_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_cr_val_V_1_fu_122[7]),
        .Q(pixbuf_cr_val_V_4_0_0_i_fu_126[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_0_i_03_fu_182_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_8_fu_190[0]),
        .Q(pixbuf_y_val_V_2_0_i_03_fu_182[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_0_i_03_fu_182_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_8_fu_190[1]),
        .Q(pixbuf_y_val_V_2_0_i_03_fu_182[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_0_i_03_fu_182_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_8_fu_190[2]),
        .Q(pixbuf_y_val_V_2_0_i_03_fu_182[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_0_i_03_fu_182_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_8_fu_190[3]),
        .Q(pixbuf_y_val_V_2_0_i_03_fu_182[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_0_i_03_fu_182_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_8_fu_190[4]),
        .Q(pixbuf_y_val_V_2_0_i_03_fu_182[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_0_i_03_fu_182_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_8_fu_190[5]),
        .Q(pixbuf_y_val_V_2_0_i_03_fu_182[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_0_i_03_fu_182_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_8_fu_190[6]),
        .Q(pixbuf_y_val_V_2_0_i_03_fu_182[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_0_i_03_fu_182_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_0_8_fu_190[7]),
        .Q(pixbuf_y_val_V_2_0_i_03_fu_182[7]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_0_i_04_fu_186_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_9_fu_194[0]),
        .Q(pixbuf_y_val_V_3_0_i_04_fu_186[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_0_i_04_fu_186_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_9_fu_194[1]),
        .Q(pixbuf_y_val_V_3_0_i_04_fu_186[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_0_i_04_fu_186_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_9_fu_194[2]),
        .Q(pixbuf_y_val_V_3_0_i_04_fu_186[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_0_i_04_fu_186_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_9_fu_194[3]),
        .Q(pixbuf_y_val_V_3_0_i_04_fu_186[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_0_i_04_fu_186_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_9_fu_194[4]),
        .Q(pixbuf_y_val_V_3_0_i_04_fu_186[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_0_i_04_fu_186_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_9_fu_194[5]),
        .Q(pixbuf_y_val_V_3_0_i_04_fu_186[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_0_i_04_fu_186_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_9_fu_194[6]),
        .Q(pixbuf_y_val_V_3_0_i_04_fu_186[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_0_i_04_fu_186_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_1_2_fu_1700),
        .D(mpix_y_val_V_1_9_fu_194[7]),
        .Q(pixbuf_y_val_V_3_0_i_04_fu_186[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_1_reg_1043[0]_i_1 
       (.I0(pixbuf_y_val_V_2_0_i_03_fu_182[0]),
        .I1(bPassThru_read_reg_978),
        .I2(mpix_y_val_V_0_7_fu_178[0]),
        .O(select_ln1561_1_fu_665_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_1_reg_1043[1]_i_1 
       (.I0(pixbuf_y_val_V_2_0_i_03_fu_182[1]),
        .I1(bPassThru_read_reg_978),
        .I2(mpix_y_val_V_0_7_fu_178[1]),
        .O(select_ln1561_1_fu_665_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_1_reg_1043[2]_i_1 
       (.I0(pixbuf_y_val_V_2_0_i_03_fu_182[2]),
        .I1(bPassThru_read_reg_978),
        .I2(mpix_y_val_V_0_7_fu_178[2]),
        .O(select_ln1561_1_fu_665_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_1_reg_1043[3]_i_1 
       (.I0(pixbuf_y_val_V_2_0_i_03_fu_182[3]),
        .I1(bPassThru_read_reg_978),
        .I2(mpix_y_val_V_0_7_fu_178[3]),
        .O(select_ln1561_1_fu_665_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_1_reg_1043[4]_i_1 
       (.I0(pixbuf_y_val_V_2_0_i_03_fu_182[4]),
        .I1(bPassThru_read_reg_978),
        .I2(mpix_y_val_V_0_7_fu_178[4]),
        .O(select_ln1561_1_fu_665_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_1_reg_1043[5]_i_1 
       (.I0(pixbuf_y_val_V_2_0_i_03_fu_182[5]),
        .I1(bPassThru_read_reg_978),
        .I2(mpix_y_val_V_0_7_fu_178[5]),
        .O(select_ln1561_1_fu_665_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_1_reg_1043[6]_i_1 
       (.I0(pixbuf_y_val_V_2_0_i_03_fu_182[6]),
        .I1(bPassThru_read_reg_978),
        .I2(mpix_y_val_V_0_7_fu_178[6]),
        .O(select_ln1561_1_fu_665_p3[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \select_ln1561_1_reg_1043[7]_i_1 
       (.I0(icmp_ln1448_reg_1017_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_01001),
        .O(outpix_val_V_1_reg_10480));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln1561_1_reg_1043[7]_i_2 
       (.I0(pixbuf_y_val_V_2_0_i_03_fu_182[7]),
        .I1(bPassThru_read_reg_978),
        .I2(mpix_y_val_V_0_7_fu_178[7]),
        .O(select_ln1561_1_fu_665_p3[7]));
  FDRE \select_ln1561_1_reg_1043_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(select_ln1561_1_fu_665_p3[0]),
        .Q(select_ln1561_1_reg_1043[0]),
        .R(1'b0));
  FDRE \select_ln1561_1_reg_1043_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(select_ln1561_1_fu_665_p3[1]),
        .Q(select_ln1561_1_reg_1043[1]),
        .R(1'b0));
  FDRE \select_ln1561_1_reg_1043_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(select_ln1561_1_fu_665_p3[2]),
        .Q(select_ln1561_1_reg_1043[2]),
        .R(1'b0));
  FDRE \select_ln1561_1_reg_1043_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(select_ln1561_1_fu_665_p3[3]),
        .Q(select_ln1561_1_reg_1043[3]),
        .R(1'b0));
  FDRE \select_ln1561_1_reg_1043_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(select_ln1561_1_fu_665_p3[4]),
        .Q(select_ln1561_1_reg_1043[4]),
        .R(1'b0));
  FDRE \select_ln1561_1_reg_1043_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(select_ln1561_1_fu_665_p3[5]),
        .Q(select_ln1561_1_reg_1043[5]),
        .R(1'b0));
  FDRE \select_ln1561_1_reg_1043_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(select_ln1561_1_fu_665_p3[6]),
        .Q(select_ln1561_1_reg_1043[6]),
        .R(1'b0));
  FDRE \select_ln1561_1_reg_1043_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(select_ln1561_1_fu_665_p3[7]),
        .Q(select_ln1561_1_reg_1043[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \select_ln1561_reg_998[2]_i_1 
       (.I0(v_hcresampler_core_U0_bPassThru_dout),
        .I1(Q[0]),
        .I2(\select_ln1561_reg_998_reg_n_4_[2] ),
        .O(\select_ln1561_reg_998[2]_i_1_n_4 ));
  FDRE \select_ln1561_reg_998_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\select_ln1561_reg_998[2]_i_1_n_4 ),
        .Q(\select_ln1561_reg_998_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \tmp_1_reg_1053_reg[0] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(tmp_1_fu_682_p10[0]),
        .Q(tmp_1_reg_1053[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_1053_reg[1] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(tmp_1_fu_682_p10[1]),
        .Q(tmp_1_reg_1053[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_1053_reg[2] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(tmp_1_fu_682_p10[2]),
        .Q(tmp_1_reg_1053[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_1053_reg[3] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(tmp_1_fu_682_p10[3]),
        .Q(tmp_1_reg_1053[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_1053_reg[4] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(tmp_1_fu_682_p10[4]),
        .Q(tmp_1_reg_1053[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_1053_reg[5] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(tmp_1_fu_682_p10[5]),
        .Q(tmp_1_reg_1053[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_1053_reg[6] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(tmp_1_fu_682_p10[6]),
        .Q(tmp_1_reg_1053[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_1053_reg[7] 
       (.C(ap_clk),
        .CE(outpix_val_V_1_reg_10480),
        .D(tmp_1_fu_682_p10[7]),
        .Q(tmp_1_reg_1053[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \tmp_2_reg_1039[0]_i_1 
       (.I0(icmp_ln1448_fu_314_p2),
        .I1(ap_block_pp0_stage0_01001),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(p_9_in));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1039[0]_i_10 
       (.I0(\x_reg_240_reg[14]_0 [8]),
        .O(\tmp_2_reg_1039[0]_i_10_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1039[0]_i_11 
       (.I0(\x_reg_240_reg[14]_0 [7]),
        .O(\tmp_2_reg_1039[0]_i_11_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1039[0]_i_12 
       (.I0(\x_reg_240_reg[14]_0 [6]),
        .O(\tmp_2_reg_1039[0]_i_12_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1039[0]_i_13 
       (.I0(\x_reg_240_reg[14]_0 [5]),
        .O(\tmp_2_reg_1039[0]_i_13_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1039[0]_i_14 
       (.I0(\x_reg_240_reg[14]_0 [4]),
        .O(\tmp_2_reg_1039[0]_i_14_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1039[0]_i_15 
       (.I0(\x_reg_240_reg[14]_0 [3]),
        .O(\tmp_2_reg_1039[0]_i_15_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1039[0]_i_16 
       (.I0(\x_reg_240_reg[14]_0 [2]),
        .O(\tmp_2_reg_1039[0]_i_16_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1039[0]_i_17 
       (.I0(\x_reg_240_reg[14]_0 [1]),
        .O(\tmp_2_reg_1039[0]_i_17_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1039[0]_i_18 
       (.I0(\x_reg_240_reg[14]_0 [0]),
        .I1(zext_ln1411_reg_983_reg),
        .O(\tmp_2_reg_1039[0]_i_18_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1039[0]_i_4 
       (.I0(\x_reg_240_reg[14]_0 [14]),
        .O(\tmp_2_reg_1039[0]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1039[0]_i_5 
       (.I0(\x_reg_240_reg[14]_0 [13]),
        .O(\tmp_2_reg_1039[0]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1039[0]_i_6 
       (.I0(\x_reg_240_reg[14]_0 [12]),
        .O(\tmp_2_reg_1039[0]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1039[0]_i_7 
       (.I0(\x_reg_240_reg[14]_0 [11]),
        .O(\tmp_2_reg_1039[0]_i_7_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1039[0]_i_8 
       (.I0(\x_reg_240_reg[14]_0 [10]),
        .O(\tmp_2_reg_1039[0]_i_8_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1039[0]_i_9 
       (.I0(\x_reg_240_reg[14]_0 [9]),
        .O(\tmp_2_reg_1039[0]_i_9_n_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_2_reg_1039_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_01001),
        .O(p_11_in));
  FDRE \tmp_2_reg_1039_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(tmp_2_reg_1039),
        .Q(tmp_2_reg_1039_pp0_iter1_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    \tmp_2_reg_1039_pp0_iter2_reg[0]_i_1 
       (.I0(tmp_2_reg_1039_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_01001),
        .I2(tmp_2_reg_1039_pp0_iter2_reg),
        .O(\tmp_2_reg_1039_pp0_iter2_reg[0]_i_1_n_4 ));
  FDRE \tmp_2_reg_1039_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_2_reg_1039_pp0_iter2_reg[0]_i_1_n_4 ),
        .Q(tmp_2_reg_1039_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_2_reg_1039_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(p_0_in),
        .Q(tmp_2_reg_1039),
        .R(1'b0));
  CARRY8 \tmp_2_reg_1039_reg[0]_i_2 
       (.CI(\tmp_2_reg_1039_reg[0]_i_3_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_2_reg_1039_reg[0]_i_2_CO_UNCONNECTED [7],\tmp_2_reg_1039_reg[0]_i_2_n_5 ,\tmp_2_reg_1039_reg[0]_i_2_n_6 ,\tmp_2_reg_1039_reg[0]_i_2_n_7 ,\tmp_2_reg_1039_reg[0]_i_2_n_8 ,\tmp_2_reg_1039_reg[0]_i_2_n_9 ,\tmp_2_reg_1039_reg[0]_i_2_n_10 ,\tmp_2_reg_1039_reg[0]_i_2_n_11 }),
        .DI({1'b0,\x_reg_240_reg[14]_0 [14:8]}),
        .O({p_0_in,\NLW_tmp_2_reg_1039_reg[0]_i_2_O_UNCONNECTED [6:0]}),
        .S({1'b1,\tmp_2_reg_1039[0]_i_4_n_4 ,\tmp_2_reg_1039[0]_i_5_n_4 ,\tmp_2_reg_1039[0]_i_6_n_4 ,\tmp_2_reg_1039[0]_i_7_n_4 ,\tmp_2_reg_1039[0]_i_8_n_4 ,\tmp_2_reg_1039[0]_i_9_n_4 ,\tmp_2_reg_1039[0]_i_10_n_4 }));
  CARRY8 \tmp_2_reg_1039_reg[0]_i_3 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\tmp_2_reg_1039_reg[0]_i_3_n_4 ,\tmp_2_reg_1039_reg[0]_i_3_n_5 ,\tmp_2_reg_1039_reg[0]_i_3_n_6 ,\tmp_2_reg_1039_reg[0]_i_3_n_7 ,\tmp_2_reg_1039_reg[0]_i_3_n_8 ,\tmp_2_reg_1039_reg[0]_i_3_n_9 ,\tmp_2_reg_1039_reg[0]_i_3_n_10 ,\tmp_2_reg_1039_reg[0]_i_3_n_11 }),
        .DI(\x_reg_240_reg[14]_0 [7:0]),
        .O(\NLW_tmp_2_reg_1039_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\tmp_2_reg_1039[0]_i_11_n_4 ,\tmp_2_reg_1039[0]_i_12_n_4 ,\tmp_2_reg_1039[0]_i_13_n_4 ,\tmp_2_reg_1039[0]_i_14_n_4 ,\tmp_2_reg_1039[0]_i_15_n_4 ,\tmp_2_reg_1039[0]_i_16_n_4 ,\tmp_2_reg_1039[0]_i_17_n_4 ,\tmp_2_reg_1039[0]_i_18_n_4 }));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_240[0]_i_1 
       (.I0(\x_reg_240_reg[14]_0 [0]),
        .O(\x_reg_240[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hF7FF000000000000)) 
    \x_reg_240[14]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_01001),
        .I3(icmp_ln1448_fu_314_p2),
        .I4(ap_enable_reg_pp0_iter2_reg_0),
        .I5(Q[1]),
        .O(x_reg_240));
  LUT4 #(
    .INIT(16'h0800)) 
    \x_reg_240[14]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_01001),
        .I3(icmp_ln1448_fu_314_p2),
        .O(x_reg_2400));
  FDRE \x_reg_240_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_2400),
        .D(\x_reg_240[0]_i_1_n_4 ),
        .Q(\x_reg_240_reg[14]_0 [0]),
        .R(x_reg_240));
  FDRE \x_reg_240_reg[10] 
       (.C(ap_clk),
        .CE(x_reg_2400),
        .D(x_2_fu_304_p2[10]),
        .Q(\x_reg_240_reg[14]_0 [10]),
        .R(x_reg_240));
  FDRE \x_reg_240_reg[11] 
       (.C(ap_clk),
        .CE(x_reg_2400),
        .D(x_2_fu_304_p2[11]),
        .Q(\x_reg_240_reg[14]_0 [11]),
        .R(x_reg_240));
  FDRE \x_reg_240_reg[12] 
       (.C(ap_clk),
        .CE(x_reg_2400),
        .D(x_2_fu_304_p2[12]),
        .Q(\x_reg_240_reg[14]_0 [12]),
        .R(x_reg_240));
  FDRE \x_reg_240_reg[13] 
       (.C(ap_clk),
        .CE(x_reg_2400),
        .D(x_2_fu_304_p2[13]),
        .Q(\x_reg_240_reg[14]_0 [13]),
        .R(x_reg_240));
  FDRE \x_reg_240_reg[14] 
       (.C(ap_clk),
        .CE(x_reg_2400),
        .D(x_2_fu_304_p2[14]),
        .Q(\x_reg_240_reg[14]_0 [14]),
        .R(x_reg_240));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_reg_240_reg[14]_i_3 
       (.CI(\x_reg_240_reg[8]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_x_reg_240_reg[14]_i_3_CO_UNCONNECTED [7:5],\x_reg_240_reg[14]_i_3_n_7 ,\x_reg_240_reg[14]_i_3_n_8 ,\x_reg_240_reg[14]_i_3_n_9 ,\x_reg_240_reg[14]_i_3_n_10 ,\x_reg_240_reg[14]_i_3_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_reg_240_reg[14]_i_3_O_UNCONNECTED [7:6],x_2_fu_304_p2[14:9]}),
        .S({1'b0,1'b0,\x_reg_240_reg[14]_0 [14:9]}));
  FDRE \x_reg_240_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_2400),
        .D(x_2_fu_304_p2[1]),
        .Q(\x_reg_240_reg[14]_0 [1]),
        .R(x_reg_240));
  FDRE \x_reg_240_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_2400),
        .D(x_2_fu_304_p2[2]),
        .Q(\x_reg_240_reg[14]_0 [2]),
        .R(x_reg_240));
  FDRE \x_reg_240_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_2400),
        .D(x_2_fu_304_p2[3]),
        .Q(\x_reg_240_reg[14]_0 [3]),
        .R(x_reg_240));
  FDRE \x_reg_240_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_2400),
        .D(x_2_fu_304_p2[4]),
        .Q(\x_reg_240_reg[14]_0 [4]),
        .R(x_reg_240));
  FDRE \x_reg_240_reg[5] 
       (.C(ap_clk),
        .CE(x_reg_2400),
        .D(x_2_fu_304_p2[5]),
        .Q(\x_reg_240_reg[14]_0 [5]),
        .R(x_reg_240));
  FDRE \x_reg_240_reg[6] 
       (.C(ap_clk),
        .CE(x_reg_2400),
        .D(x_2_fu_304_p2[6]),
        .Q(\x_reg_240_reg[14]_0 [6]),
        .R(x_reg_240));
  FDRE \x_reg_240_reg[7] 
       (.C(ap_clk),
        .CE(x_reg_2400),
        .D(x_2_fu_304_p2[7]),
        .Q(\x_reg_240_reg[14]_0 [7]),
        .R(x_reg_240));
  FDRE \x_reg_240_reg[8] 
       (.C(ap_clk),
        .CE(x_reg_2400),
        .D(x_2_fu_304_p2[8]),
        .Q(\x_reg_240_reg[14]_0 [8]),
        .R(x_reg_240));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_reg_240_reg[8]_i_1 
       (.CI(\x_reg_240_reg[14]_0 [0]),
        .CI_TOP(1'b0),
        .CO({\x_reg_240_reg[8]_i_1_n_4 ,\x_reg_240_reg[8]_i_1_n_5 ,\x_reg_240_reg[8]_i_1_n_6 ,\x_reg_240_reg[8]_i_1_n_7 ,\x_reg_240_reg[8]_i_1_n_8 ,\x_reg_240_reg[8]_i_1_n_9 ,\x_reg_240_reg[8]_i_1_n_10 ,\x_reg_240_reg[8]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(x_2_fu_304_p2[8:1]),
        .S(\x_reg_240_reg[14]_0 [8:1]));
  FDRE \x_reg_240_reg[9] 
       (.C(ap_clk),
        .CE(x_reg_2400),
        .D(x_2_fu_304_p2[9]),
        .Q(\x_reg_240_reg[14]_0 [9]),
        .R(x_reg_240));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1003[0]_i_1 
       (.I0(\y_reg_229_reg[14]_0 [0]),
        .O(y_2_fu_289_p2[0]));
  FDRE \y_2_reg_1003_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_289_p2[0]),
        .Q(y_2_reg_1003[0]),
        .R(1'b0));
  FDRE \y_2_reg_1003_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_289_p2[10]),
        .Q(y_2_reg_1003[10]),
        .R(1'b0));
  FDRE \y_2_reg_1003_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_289_p2[11]),
        .Q(y_2_reg_1003[11]),
        .R(1'b0));
  FDRE \y_2_reg_1003_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_289_p2[12]),
        .Q(y_2_reg_1003[12]),
        .R(1'b0));
  FDRE \y_2_reg_1003_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_289_p2[13]),
        .Q(y_2_reg_1003[13]),
        .R(1'b0));
  FDRE \y_2_reg_1003_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_289_p2[14]),
        .Q(y_2_reg_1003[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_2_reg_1003_reg[14]_i_1 
       (.CI(\y_2_reg_1003_reg[8]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_2_reg_1003_reg[14]_i_1_CO_UNCONNECTED [7:5],\y_2_reg_1003_reg[14]_i_1_n_7 ,\y_2_reg_1003_reg[14]_i_1_n_8 ,\y_2_reg_1003_reg[14]_i_1_n_9 ,\y_2_reg_1003_reg[14]_i_1_n_10 ,\y_2_reg_1003_reg[14]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_2_reg_1003_reg[14]_i_1_O_UNCONNECTED [7:6],y_2_fu_289_p2[14:9]}),
        .S({1'b0,1'b0,\y_reg_229_reg[14]_0 [14:9]}));
  FDRE \y_2_reg_1003_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_289_p2[1]),
        .Q(y_2_reg_1003[1]),
        .R(1'b0));
  FDRE \y_2_reg_1003_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_289_p2[2]),
        .Q(y_2_reg_1003[2]),
        .R(1'b0));
  FDRE \y_2_reg_1003_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_289_p2[3]),
        .Q(y_2_reg_1003[3]),
        .R(1'b0));
  FDRE \y_2_reg_1003_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_289_p2[4]),
        .Q(y_2_reg_1003[4]),
        .R(1'b0));
  FDRE \y_2_reg_1003_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_289_p2[5]),
        .Q(y_2_reg_1003[5]),
        .R(1'b0));
  FDRE \y_2_reg_1003_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_289_p2[6]),
        .Q(y_2_reg_1003[6]),
        .R(1'b0));
  FDRE \y_2_reg_1003_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_289_p2[7]),
        .Q(y_2_reg_1003[7]),
        .R(1'b0));
  FDRE \y_2_reg_1003_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_289_p2[8]),
        .Q(y_2_reg_1003[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_2_reg_1003_reg[8]_i_1 
       (.CI(\y_reg_229_reg[14]_0 [0]),
        .CI_TOP(1'b0),
        .CO({\y_2_reg_1003_reg[8]_i_1_n_4 ,\y_2_reg_1003_reg[8]_i_1_n_5 ,\y_2_reg_1003_reg[8]_i_1_n_6 ,\y_2_reg_1003_reg[8]_i_1_n_7 ,\y_2_reg_1003_reg[8]_i_1_n_8 ,\y_2_reg_1003_reg[8]_i_1_n_9 ,\y_2_reg_1003_reg[8]_i_1_n_10 ,\y_2_reg_1003_reg[8]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_2_fu_289_p2[8:1]),
        .S(\y_reg_229_reg[14]_0 [8:1]));
  FDRE \y_2_reg_1003_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_2_fu_289_p2[9]),
        .Q(y_2_reg_1003[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4000)) 
    \y_reg_229[14]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(Q[0]),
        .I2(v_hcresampler_core_U0_ap_start),
        .I3(bPassThruHcr2_c_empty_n),
        .O(y_reg_229));
  FDRE \y_reg_229_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_1003[0]),
        .Q(\y_reg_229_reg[14]_0 [0]),
        .R(y_reg_229));
  FDRE \y_reg_229_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_1003[10]),
        .Q(\y_reg_229_reg[14]_0 [10]),
        .R(y_reg_229));
  FDRE \y_reg_229_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_1003[11]),
        .Q(\y_reg_229_reg[14]_0 [11]),
        .R(y_reg_229));
  FDRE \y_reg_229_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_1003[12]),
        .Q(\y_reg_229_reg[14]_0 [12]),
        .R(y_reg_229));
  FDRE \y_reg_229_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_1003[13]),
        .Q(\y_reg_229_reg[14]_0 [13]),
        .R(y_reg_229));
  FDRE \y_reg_229_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_1003[14]),
        .Q(\y_reg_229_reg[14]_0 [14]),
        .R(y_reg_229));
  FDRE \y_reg_229_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_1003[1]),
        .Q(\y_reg_229_reg[14]_0 [1]),
        .R(y_reg_229));
  FDRE \y_reg_229_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_1003[2]),
        .Q(\y_reg_229_reg[14]_0 [2]),
        .R(y_reg_229));
  FDRE \y_reg_229_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_1003[3]),
        .Q(\y_reg_229_reg[14]_0 [3]),
        .R(y_reg_229));
  FDRE \y_reg_229_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_1003[4]),
        .Q(\y_reg_229_reg[14]_0 [4]),
        .R(y_reg_229));
  FDRE \y_reg_229_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_1003[5]),
        .Q(\y_reg_229_reg[14]_0 [5]),
        .R(y_reg_229));
  FDRE \y_reg_229_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_1003[6]),
        .Q(\y_reg_229_reg[14]_0 [6]),
        .R(y_reg_229));
  FDRE \y_reg_229_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_1003[7]),
        .Q(\y_reg_229_reg[14]_0 [7]),
        .R(y_reg_229));
  FDRE \y_reg_229_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_1003[8]),
        .Q(\y_reg_229_reg[14]_0 [8]),
        .R(y_reg_229));
  FDRE \y_reg_229_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_2_reg_1003[9]),
        .Q(\y_reg_229_reg[14]_0 [9]),
        .R(y_reg_229));
  FDRE \zext_ln1411_reg_983_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(xOffset_fu_251_p2),
        .Q(zext_ln1411_reg_983_reg),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_hcresampler_core15
   (Q,
    tmp_1_reg_853_pp0_iter1_reg,
    ap_enable_reg_pp0_iter3_reg_0,
    tmp_1_reg_853_pp0_iter2_reg,
    E,
    \icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ,
    in,
    \x_reg_212_reg[14]_0 ,
    \x_reg_212_reg[14]_1 ,
    \y_reg_201_reg[14]_0 ,
    \y_reg_201_reg[13]_0 ,
    shiftReg_ce,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_clk,
    ap_block_pp0_stage0_110014,
    \icmp_ln1458_reg_839_reg[0]_0 ,
    SS,
    ap_rst_n,
    CO,
    ap_enable_reg_pp0_iter00,
    v_hcresampler_core15_U0_ap_start,
    stream_in_empty_n,
    stream_upsampled_full_n,
    v_hcresampler_core15_U0_p_read,
    \PixArray_val_V_7_0_fu_384_reg[0] ,
    \icmp_ln1458_reg_839_reg[0]_1 ,
    \ap_CS_fsm_reg[2]_i_2 ,
    D,
    out,
    \pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 );
  output [1:0]Q;
  output tmp_1_reg_853_pp0_iter1_reg;
  output ap_enable_reg_pp0_iter3_reg_0;
  output tmp_1_reg_853_pp0_iter2_reg;
  output [0:0]E;
  output [0:0]\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ;
  output [47:0]in;
  output [14:0]\x_reg_212_reg[14]_0 ;
  output [7:0]\x_reg_212_reg[14]_1 ;
  output [14:0]\y_reg_201_reg[14]_0 ;
  output [6:0]\y_reg_201_reg[13]_0 ;
  output shiftReg_ce;
  output ap_enable_reg_pp0_iter1_reg_0;
  input ap_clk;
  input ap_block_pp0_stage0_110014;
  input [0:0]\icmp_ln1458_reg_839_reg[0]_0 ;
  input [0:0]SS;
  input ap_rst_n;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter00;
  input v_hcresampler_core15_U0_ap_start;
  input stream_in_empty_n;
  input stream_upsampled_full_n;
  input v_hcresampler_core15_U0_p_read;
  input \PixArray_val_V_7_0_fu_384_reg[0] ;
  input [14:0]\icmp_ln1458_reg_839_reg[0]_1 ;
  input [13:0]\ap_CS_fsm_reg[2]_i_2 ;
  input [15:0]D;
  input [47:0]out;
  input [0:0]\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire \PixArray_val_V_7_0_fu_384_reg[0] ;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [8:1]add_i_i104_fu_498_p2;
  wire [8:1]add_i_i_fu_528_p2;
  wire \ap_CS_fsm[3]_i_1__4_n_4 ;
  wire \ap_CS_fsm[3]_i_3_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [13:0]\ap_CS_fsm_reg[2]_i_2 ;
  wire ap_CS_fsm_state7;
  wire [2:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_110014;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_4;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_4;
  wire ap_enable_reg_pp0_iter2_reg_n_4;
  wire ap_enable_reg_pp0_iter3_i_1_n_4;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_rst_n;
  wire \cmp119_reg_843[0]_i_1_n_4 ;
  wire \cmp119_reg_843[0]_i_2_n_4 ;
  wire \cmp119_reg_843[0]_i_3_n_4 ;
  wire \cmp119_reg_843[0]_i_4_n_4 ;
  wire \cmp119_reg_843[0]_i_5_n_4 ;
  wire cmp119_reg_843_pp0_iter1_reg;
  wire \cmp119_reg_843_reg_n_4_[0] ;
  wire [7:0]conv_i8_i115_fu_488_p1;
  wire [7:0]conv_i8_i_fu_518_p1;
  wire [7:0]conv_i_i112_fu_484_p1;
  wire [7:0]conv_i_i75_fu_514_p1;
  wire icmp_ln1448_fu_276_p2;
  wire icmp_ln1448_reg_835;
  wire \icmp_ln1448_reg_835[0]_i_10_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_11_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_12_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_13_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_14_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_15_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_16_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_17_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_18_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_1_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_3_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_4_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_5_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_6_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_7_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_8_n_4 ;
  wire \icmp_ln1448_reg_835[0]_i_9_n_4 ;
  wire icmp_ln1448_reg_835_pp0_iter1_reg;
  wire [0:0]\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ;
  wire \icmp_ln1448_reg_835_reg[0]_i_2_n_10 ;
  wire \icmp_ln1448_reg_835_reg[0]_i_2_n_11 ;
  wire \icmp_ln1448_reg_835_reg[0]_i_2_n_5 ;
  wire \icmp_ln1448_reg_835_reg[0]_i_2_n_6 ;
  wire \icmp_ln1448_reg_835_reg[0]_i_2_n_7 ;
  wire \icmp_ln1448_reg_835_reg[0]_i_2_n_8 ;
  wire \icmp_ln1448_reg_835_reg[0]_i_2_n_9 ;
  wire icmp_ln1458_reg_839;
  wire [0:0]\icmp_ln1458_reg_839_reg[0]_0 ;
  wire [14:0]\icmp_ln1458_reg_839_reg[0]_1 ;
  wire [47:0]in;
  wire [7:0]inpix_val_V_2_1_fu_90;
  wire [7:0]inpix_val_V_5_1_fu_102;
  wire [15:0]loopWidth_reg_816;
  wire [7:0]mpix_cb_val_V_0_2_fu_142;
  wire mpix_cb_val_V_0_2_fu_1420;
  wire [7:0]mpix_cb_val_V_0_fu_86;
  wire [7:0]mpix_cr_val_V_0_fu_98;
  wire [7:0]mpix_y_val_V_0_fu_82;
  wire [7:0]mpix_y_val_V_1_fu_94;
  wire [47:0]out;
  wire [7:0]outpix_val_V_1_reg_857;
  wire [7:0]outpix_val_V_2_reg_862;
  wire [7:0]outpix_val_V_4_reg_867;
  wire \outpix_val_V_4_reg_867[0]_i_2_n_4 ;
  wire \outpix_val_V_4_reg_867[1]_i_2_n_4 ;
  wire \outpix_val_V_4_reg_867[2]_i_2_n_4 ;
  wire \outpix_val_V_4_reg_867[3]_i_2_n_4 ;
  wire \outpix_val_V_4_reg_867[5]_i_2_n_4 ;
  wire \outpix_val_V_4_reg_867[5]_i_3_n_4 ;
  wire \outpix_val_V_4_reg_867[6]_i_2_n_4 ;
  wire \outpix_val_V_4_reg_867[7]_i_10_n_4 ;
  wire \outpix_val_V_4_reg_867[7]_i_2_n_4 ;
  wire \outpix_val_V_4_reg_867[7]_i_3_n_4 ;
  wire \outpix_val_V_4_reg_867[7]_i_4_n_4 ;
  wire \outpix_val_V_4_reg_867[7]_i_5_n_4 ;
  wire \outpix_val_V_4_reg_867[7]_i_6_n_4 ;
  wire \outpix_val_V_4_reg_867[7]_i_7_n_4 ;
  wire \outpix_val_V_4_reg_867[7]_i_8_n_4 ;
  wire \outpix_val_V_4_reg_867[7]_i_9_n_4 ;
  wire [7:0]outpix_val_V_5_reg_872;
  wire \outpix_val_V_5_reg_872[0]_i_2_n_4 ;
  wire \outpix_val_V_5_reg_872[1]_i_2_n_4 ;
  wire \outpix_val_V_5_reg_872[2]_i_2_n_4 ;
  wire \outpix_val_V_5_reg_872[3]_i_2_n_4 ;
  wire \outpix_val_V_5_reg_872[5]_i_2_n_4 ;
  wire \outpix_val_V_5_reg_872[5]_i_3_n_4 ;
  wire \outpix_val_V_5_reg_872[6]_i_2_n_4 ;
  wire \outpix_val_V_5_reg_872[7]_i_10_n_4 ;
  wire \outpix_val_V_5_reg_872[7]_i_2_n_4 ;
  wire \outpix_val_V_5_reg_872[7]_i_3_n_4 ;
  wire \outpix_val_V_5_reg_872[7]_i_4_n_4 ;
  wire \outpix_val_V_5_reg_872[7]_i_5_n_4 ;
  wire \outpix_val_V_5_reg_872[7]_i_6_n_4 ;
  wire \outpix_val_V_5_reg_872[7]_i_7_n_4 ;
  wire \outpix_val_V_5_reg_872[7]_i_8_n_4 ;
  wire \outpix_val_V_5_reg_872[7]_i_9_n_4 ;
  wire p_0_in;
  wire p_6_in;
  wire [7:0]pixbuf_cb_val_V_2_0_0_fu_134;
  wire [7:0]pixbuf_cb_val_V_3_0_0_fu_138;
  wire [7:0]pixbuf_cr_val_V_2_0_0_fu_114;
  wire [7:0]pixbuf_cr_val_V_3_0_0_fu_110;
  wire [7:0]pixbuf_cr_val_V_4_0_0_fu_106;
  wire [7:0]pixbuf_y_val_V_2_0_02_fu_150;
  wire [7:0]pixbuf_y_val_V_2_0_02_load_reg_877;
  wire [0:0]\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ;
  wire [7:0]pixbuf_y_val_V_3_0_03_fu_154;
  wire [7:0]pixbuf_y_val_V_3_0_03_load_reg_882;
  wire [1:1]select_ln1443_reg_806_reg;
  wire [7:0]select_ln1539_5_fu_477_p3;
  wire [7:0]select_ln1539_fu_442_p3;
  wire shiftReg_ce;
  wire stream_in_empty_n;
  wire stream_upsampled_full_n;
  wire tmp_1_reg_853;
  wire \tmp_1_reg_853[0]_i_10_n_4 ;
  wire \tmp_1_reg_853[0]_i_11_n_4 ;
  wire \tmp_1_reg_853[0]_i_12_n_4 ;
  wire \tmp_1_reg_853[0]_i_13_n_4 ;
  wire \tmp_1_reg_853[0]_i_14_n_4 ;
  wire \tmp_1_reg_853[0]_i_15_n_4 ;
  wire \tmp_1_reg_853[0]_i_16_n_4 ;
  wire \tmp_1_reg_853[0]_i_17_n_4 ;
  wire \tmp_1_reg_853[0]_i_18_n_4 ;
  wire \tmp_1_reg_853[0]_i_4_n_4 ;
  wire \tmp_1_reg_853[0]_i_5_n_4 ;
  wire \tmp_1_reg_853[0]_i_6_n_4 ;
  wire \tmp_1_reg_853[0]_i_7_n_4 ;
  wire \tmp_1_reg_853[0]_i_8_n_4 ;
  wire \tmp_1_reg_853[0]_i_9_n_4 ;
  wire tmp_1_reg_853_pp0_iter1_reg;
  wire tmp_1_reg_853_pp0_iter2_reg;
  wire \tmp_1_reg_853_pp0_iter2_reg[0]_i_1_n_4 ;
  wire \tmp_1_reg_853_reg[0]_i_2_n_10 ;
  wire \tmp_1_reg_853_reg[0]_i_2_n_11 ;
  wire \tmp_1_reg_853_reg[0]_i_2_n_5 ;
  wire \tmp_1_reg_853_reg[0]_i_2_n_6 ;
  wire \tmp_1_reg_853_reg[0]_i_2_n_7 ;
  wire \tmp_1_reg_853_reg[0]_i_2_n_8 ;
  wire \tmp_1_reg_853_reg[0]_i_2_n_9 ;
  wire \tmp_1_reg_853_reg[0]_i_3_n_10 ;
  wire \tmp_1_reg_853_reg[0]_i_3_n_11 ;
  wire \tmp_1_reg_853_reg[0]_i_3_n_4 ;
  wire \tmp_1_reg_853_reg[0]_i_3_n_5 ;
  wire \tmp_1_reg_853_reg[0]_i_3_n_6 ;
  wire \tmp_1_reg_853_reg[0]_i_3_n_7 ;
  wire \tmp_1_reg_853_reg[0]_i_3_n_8 ;
  wire \tmp_1_reg_853_reg[0]_i_3_n_9 ;
  wire v_hcresampler_core15_U0_ap_start;
  wire v_hcresampler_core15_U0_p_read;
  wire [14:1]x_1_fu_266_p2;
  wire x_reg_212;
  wire x_reg_2120;
  wire \x_reg_212[0]_i_1_n_4 ;
  wire [14:0]\x_reg_212_reg[14]_0 ;
  wire [7:0]\x_reg_212_reg[14]_1 ;
  wire \x_reg_212_reg[14]_i_3_n_10 ;
  wire \x_reg_212_reg[14]_i_3_n_11 ;
  wire \x_reg_212_reg[14]_i_3_n_7 ;
  wire \x_reg_212_reg[14]_i_3_n_8 ;
  wire \x_reg_212_reg[14]_i_3_n_9 ;
  wire \x_reg_212_reg[8]_i_1_n_10 ;
  wire \x_reg_212_reg[8]_i_1_n_11 ;
  wire \x_reg_212_reg[8]_i_1_n_4 ;
  wire \x_reg_212_reg[8]_i_1_n_5 ;
  wire \x_reg_212_reg[8]_i_1_n_6 ;
  wire \x_reg_212_reg[8]_i_1_n_7 ;
  wire \x_reg_212_reg[8]_i_1_n_8 ;
  wire \x_reg_212_reg[8]_i_1_n_9 ;
  wire [14:0]y_1_fu_251_p2;
  wire [14:0]y_1_reg_821;
  wire \y_1_reg_821_reg[14]_i_1_n_10 ;
  wire \y_1_reg_821_reg[14]_i_1_n_11 ;
  wire \y_1_reg_821_reg[14]_i_1_n_7 ;
  wire \y_1_reg_821_reg[14]_i_1_n_8 ;
  wire \y_1_reg_821_reg[14]_i_1_n_9 ;
  wire \y_1_reg_821_reg[8]_i_1_n_10 ;
  wire \y_1_reg_821_reg[8]_i_1_n_11 ;
  wire \y_1_reg_821_reg[8]_i_1_n_4 ;
  wire \y_1_reg_821_reg[8]_i_1_n_5 ;
  wire \y_1_reg_821_reg[8]_i_1_n_6 ;
  wire \y_1_reg_821_reg[8]_i_1_n_7 ;
  wire \y_1_reg_821_reg[8]_i_1_n_8 ;
  wire \y_1_reg_821_reg[8]_i_1_n_9 ;
  wire y_reg_201;
  wire [6:0]\y_reg_201_reg[13]_0 ;
  wire [14:0]\y_reg_201_reg[14]_0 ;
  wire [7:0]\NLW_icmp_ln1448_reg_835_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:7]\NLW_tmp_1_reg_853_reg[0]_i_2_CO_UNCONNECTED ;
  wire [6:0]\NLW_tmp_1_reg_853_reg[0]_i_2_O_UNCONNECTED ;
  wire [7:0]\NLW_tmp_1_reg_853_reg[0]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_x_reg_212_reg[14]_i_3_CO_UNCONNECTED ;
  wire [7:6]\NLW_x_reg_212_reg[14]_i_3_O_UNCONNECTED ;
  wire [7:5]\NLW_y_1_reg_821_reg[14]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_y_1_reg_821_reg[14]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG_reg[15][0]_srl16_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][0]_srl16_i_2 
       (.I0(pixbuf_y_val_V_2_0_02_load_reg_877[0]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_0_fu_82[0]),
        .O(in[0]));
  LUT6 #(
    .INIT(64'hAAAAEAAAFFFFFFFF)) 
    \SRL_SIG_reg[15][0]_srl16_i_7__0 
       (.I0(\ap_CS_fsm[3]_i_3_n_4 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(icmp_ln1458_reg_839),
        .I3(icmp_ln1448_reg_835),
        .I4(stream_in_empty_n),
        .I5(stream_upsampled_full_n),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][10]_srl16_i_1 
       (.I0(outpix_val_V_1_reg_857[2]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cb_val_V_0_fu_86[2]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][11]_srl16_i_1 
       (.I0(outpix_val_V_1_reg_857[3]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cb_val_V_0_fu_86[3]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][12]_srl16_i_1 
       (.I0(outpix_val_V_1_reg_857[4]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cb_val_V_0_fu_86[4]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][13]_srl16_i_1 
       (.I0(outpix_val_V_1_reg_857[5]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cb_val_V_0_fu_86[5]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][14]_srl16_i_1 
       (.I0(outpix_val_V_1_reg_857[6]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cb_val_V_0_fu_86[6]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][15]_srl16_i_1 
       (.I0(outpix_val_V_1_reg_857[7]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cb_val_V_0_fu_86[7]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][16]_srl16_i_1 
       (.I0(outpix_val_V_2_reg_862[0]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_2_1_fu_90[0]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][17]_srl16_i_1 
       (.I0(outpix_val_V_2_reg_862[1]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_2_1_fu_90[1]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][18]_srl16_i_1 
       (.I0(outpix_val_V_2_reg_862[2]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_2_1_fu_90[2]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][19]_srl16_i_1 
       (.I0(outpix_val_V_2_reg_862[3]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_2_1_fu_90[3]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][1]_srl16_i_1 
       (.I0(pixbuf_y_val_V_2_0_02_load_reg_877[1]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_0_fu_82[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][20]_srl16_i_1 
       (.I0(outpix_val_V_2_reg_862[4]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_2_1_fu_90[4]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][21]_srl16_i_1 
       (.I0(outpix_val_V_2_reg_862[5]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_2_1_fu_90[5]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][22]_srl16_i_1 
       (.I0(outpix_val_V_2_reg_862[6]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_2_1_fu_90[6]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][23]_srl16_i_1 
       (.I0(outpix_val_V_2_reg_862[7]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_2_1_fu_90[7]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][24]_srl16_i_1 
       (.I0(pixbuf_y_val_V_3_0_03_load_reg_882[0]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_1_fu_94[0]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][25]_srl16_i_1 
       (.I0(pixbuf_y_val_V_3_0_03_load_reg_882[1]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_1_fu_94[1]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][26]_srl16_i_1 
       (.I0(pixbuf_y_val_V_3_0_03_load_reg_882[2]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_1_fu_94[2]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][27]_srl16_i_1 
       (.I0(pixbuf_y_val_V_3_0_03_load_reg_882[3]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_1_fu_94[3]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][28]_srl16_i_1 
       (.I0(pixbuf_y_val_V_3_0_03_load_reg_882[4]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_1_fu_94[4]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][29]_srl16_i_1 
       (.I0(pixbuf_y_val_V_3_0_03_load_reg_882[5]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_1_fu_94[5]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][2]_srl16_i_1 
       (.I0(pixbuf_y_val_V_2_0_02_load_reg_877[2]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_0_fu_82[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][30]_srl16_i_1 
       (.I0(pixbuf_y_val_V_3_0_03_load_reg_882[6]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_1_fu_94[6]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][31]_srl16_i_1 
       (.I0(pixbuf_y_val_V_3_0_03_load_reg_882[7]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_1_fu_94[7]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][32]_srl16_i_1 
       (.I0(outpix_val_V_4_reg_867[0]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cr_val_V_0_fu_98[0]),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][33]_srl16_i_1 
       (.I0(outpix_val_V_4_reg_867[1]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cr_val_V_0_fu_98[1]),
        .O(in[33]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][34]_srl16_i_1 
       (.I0(outpix_val_V_4_reg_867[2]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cr_val_V_0_fu_98[2]),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][35]_srl16_i_1 
       (.I0(outpix_val_V_4_reg_867[3]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cr_val_V_0_fu_98[3]),
        .O(in[35]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][36]_srl16_i_1 
       (.I0(outpix_val_V_4_reg_867[4]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cr_val_V_0_fu_98[4]),
        .O(in[36]));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][37]_srl16_i_1 
       (.I0(outpix_val_V_4_reg_867[5]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cr_val_V_0_fu_98[5]),
        .O(in[37]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][38]_srl16_i_1 
       (.I0(outpix_val_V_4_reg_867[6]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cr_val_V_0_fu_98[6]),
        .O(in[38]));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][39]_srl16_i_1 
       (.I0(outpix_val_V_4_reg_867[7]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cr_val_V_0_fu_98[7]),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][3]_srl16_i_1 
       (.I0(pixbuf_y_val_V_2_0_02_load_reg_877[3]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_0_fu_82[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][40]_srl16_i_1 
       (.I0(outpix_val_V_5_reg_872[0]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_5_1_fu_102[0]),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][41]_srl16_i_1 
       (.I0(outpix_val_V_5_reg_872[1]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_5_1_fu_102[1]),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][42]_srl16_i_1 
       (.I0(outpix_val_V_5_reg_872[2]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_5_1_fu_102[2]),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][43]_srl16_i_1 
       (.I0(outpix_val_V_5_reg_872[3]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_5_1_fu_102[3]),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][44]_srl16_i_1 
       (.I0(outpix_val_V_5_reg_872[4]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_5_1_fu_102[4]),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][45]_srl16_i_1 
       (.I0(outpix_val_V_5_reg_872[5]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_5_1_fu_102[5]),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][46]_srl16_i_1 
       (.I0(outpix_val_V_5_reg_872[6]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_5_1_fu_102[6]),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][47]_srl16_i_1 
       (.I0(outpix_val_V_5_reg_872[7]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(inpix_val_V_5_1_fu_102[7]),
        .O(in[47]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][4]_srl16_i_1 
       (.I0(pixbuf_y_val_V_2_0_02_load_reg_877[4]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_0_fu_82[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][5]_srl16_i_1 
       (.I0(pixbuf_y_val_V_2_0_02_load_reg_877[5]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_0_fu_82[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][6]_srl16_i_1 
       (.I0(pixbuf_y_val_V_2_0_02_load_reg_877[6]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_0_fu_82[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][7]_srl16_i_1 
       (.I0(pixbuf_y_val_V_2_0_02_load_reg_877[7]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_y_val_V_0_fu_82[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][8]_srl16_i_1 
       (.I0(outpix_val_V_1_reg_857[0]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cb_val_V_0_fu_86[0]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG_reg[15][9]_srl16_i_1 
       (.I0(outpix_val_V_1_reg_857[1]),
        .I1(\PixArray_val_V_7_0_fu_384_reg[0] ),
        .I2(mpix_cb_val_V_0_fu_86[1]),
        .O(in[9]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(v_hcresampler_core15_U0_ap_start),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_CS_fsm_state7),
        .I1(v_hcresampler_core15_U0_ap_start),
        .I2(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(\y_reg_201_reg[14]_0 [13]),
        .I1(\ap_CS_fsm_reg[2]_i_2 [13]),
        .I2(\y_reg_201_reg[14]_0 [12]),
        .I3(\ap_CS_fsm_reg[2]_i_2 [12]),
        .O(\y_reg_201_reg[13]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(\y_reg_201_reg[14]_0 [11]),
        .I1(\ap_CS_fsm_reg[2]_i_2 [11]),
        .I2(\y_reg_201_reg[14]_0 [10]),
        .I3(\ap_CS_fsm_reg[2]_i_2 [10]),
        .O(\y_reg_201_reg[13]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(\y_reg_201_reg[14]_0 [9]),
        .I1(\ap_CS_fsm_reg[2]_i_2 [9]),
        .I2(\y_reg_201_reg[14]_0 [8]),
        .I3(\ap_CS_fsm_reg[2]_i_2 [8]),
        .O(\y_reg_201_reg[13]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(\y_reg_201_reg[14]_0 [7]),
        .I1(\ap_CS_fsm_reg[2]_i_2 [7]),
        .I2(\y_reg_201_reg[14]_0 [6]),
        .I3(\ap_CS_fsm_reg[2]_i_2 [6]),
        .O(\y_reg_201_reg[13]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(\y_reg_201_reg[14]_0 [5]),
        .I1(\ap_CS_fsm_reg[2]_i_2 [5]),
        .I2(\y_reg_201_reg[14]_0 [4]),
        .I3(\ap_CS_fsm_reg[2]_i_2 [4]),
        .O(\y_reg_201_reg[13]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(\y_reg_201_reg[14]_0 [3]),
        .I1(\ap_CS_fsm_reg[2]_i_2 [3]),
        .I2(\y_reg_201_reg[14]_0 [2]),
        .I3(\ap_CS_fsm_reg[2]_i_2 [2]),
        .O(\y_reg_201_reg[13]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(\y_reg_201_reg[14]_0 [1]),
        .I1(\ap_CS_fsm_reg[2]_i_2 [1]),
        .I2(\y_reg_201_reg[14]_0 [0]),
        .I3(\ap_CS_fsm_reg[2]_i_2 [0]),
        .O(\y_reg_201_reg[13]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFF8FFF88888888)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter2_reg_n_4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_1__4_n_4 ));
  LUT6 #(
    .INIT(64'hFF7FFF7FFF7F0000)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln1458_reg_839),
        .I2(icmp_ln1448_reg_835),
        .I3(stream_in_empty_n),
        .I4(\ap_CS_fsm[3]_i_3_n_4 ),
        .I5(stream_upsampled_full_n),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'hF0FFFFFFBBBBBBBB)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(tmp_1_reg_853_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(tmp_1_reg_853_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_n_4),
        .I4(icmp_ln1448_reg_835_pp0_iter1_reg),
        .I5(v_hcresampler_core15_U0_p_read),
        .O(\ap_CS_fsm[3]_i_3_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[3]_i_1__4_n_4 ),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  LUT6 #(
    .INIT(64'hDDDDD00000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(\icmp_ln1448_reg_835[0]_i_1_n_4 ),
        .I1(icmp_ln1448_fu_276_p2),
        .I2(Q[1]),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  LUT6 #(
    .INIT(64'hC0C0C0C000A0A0A0)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter2_reg_n_4),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(Q[1]),
        .I4(CO),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter2_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter2_reg_n_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hC000C0000000AA00)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter3_reg_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter00),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter3_i_1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_4),
        .Q(ap_enable_reg_pp0_iter3_reg_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h3AAA)) 
    \cmp119_reg_843[0]_i_1 
       (.I0(\cmp119_reg_843_reg_n_4_[0] ),
        .I1(\cmp119_reg_843[0]_i_2_n_4 ),
        .I2(icmp_ln1448_fu_276_p2),
        .I3(\icmp_ln1448_reg_835[0]_i_1_n_4 ),
        .O(\cmp119_reg_843[0]_i_1_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp119_reg_843[0]_i_2 
       (.I0(\cmp119_reg_843[0]_i_3_n_4 ),
        .I1(\cmp119_reg_843[0]_i_4_n_4 ),
        .I2(\cmp119_reg_843[0]_i_5_n_4 ),
        .I3(\x_reg_212_reg[14]_0 [8]),
        .I4(\x_reg_212_reg[14]_0 [3]),
        .I5(\x_reg_212_reg[14]_0 [0]),
        .O(\cmp119_reg_843[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp119_reg_843[0]_i_3 
       (.I0(\x_reg_212_reg[14]_0 [14]),
        .I1(\x_reg_212_reg[14]_0 [13]),
        .I2(\x_reg_212_reg[14]_0 [11]),
        .I3(\x_reg_212_reg[14]_0 [9]),
        .O(\cmp119_reg_843[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp119_reg_843[0]_i_4 
       (.I0(\x_reg_212_reg[14]_0 [5]),
        .I1(\x_reg_212_reg[14]_0 [4]),
        .I2(\x_reg_212_reg[14]_0 [6]),
        .I3(\x_reg_212_reg[14]_0 [2]),
        .O(\cmp119_reg_843[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp119_reg_843[0]_i_5 
       (.I0(\x_reg_212_reg[14]_0 [12]),
        .I1(\x_reg_212_reg[14]_0 [10]),
        .I2(\x_reg_212_reg[14]_0 [7]),
        .I3(\x_reg_212_reg[14]_0 [1]),
        .O(\cmp119_reg_843[0]_i_5_n_4 ));
  FDRE \cmp119_reg_843_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835[0]_i_1_n_4 ),
        .D(\cmp119_reg_843_reg_n_4_[0] ),
        .Q(cmp119_reg_843_pp0_iter1_reg),
        .R(1'b0));
  FDRE \cmp119_reg_843_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\cmp119_reg_843[0]_i_1_n_4 ),
        .Q(\cmp119_reg_843_reg_n_4_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \icmp_ln1448_reg_835[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\icmp_ln1448_reg_835[0]_i_1_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_835[0]_i_10 
       (.I0(loopWidth_reg_816[1]),
        .I1(\x_reg_212_reg[14]_0 [1]),
        .I2(loopWidth_reg_816[0]),
        .I3(\x_reg_212_reg[14]_0 [0]),
        .O(\icmp_ln1448_reg_835[0]_i_10_n_4 ));
  LUT3 #(
    .INIT(8'h41)) 
    \icmp_ln1448_reg_835[0]_i_11 
       (.I0(loopWidth_reg_816[15]),
        .I1(\x_reg_212_reg[14]_0 [14]),
        .I2(loopWidth_reg_816[14]),
        .O(\icmp_ln1448_reg_835[0]_i_11_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_835[0]_i_12 
       (.I0(\x_reg_212_reg[14]_0 [13]),
        .I1(loopWidth_reg_816[13]),
        .I2(\x_reg_212_reg[14]_0 [12]),
        .I3(loopWidth_reg_816[12]),
        .O(\icmp_ln1448_reg_835[0]_i_12_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_835[0]_i_13 
       (.I0(\x_reg_212_reg[14]_0 [11]),
        .I1(loopWidth_reg_816[11]),
        .I2(\x_reg_212_reg[14]_0 [10]),
        .I3(loopWidth_reg_816[10]),
        .O(\icmp_ln1448_reg_835[0]_i_13_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_835[0]_i_14 
       (.I0(\x_reg_212_reg[14]_0 [9]),
        .I1(loopWidth_reg_816[9]),
        .I2(\x_reg_212_reg[14]_0 [8]),
        .I3(loopWidth_reg_816[8]),
        .O(\icmp_ln1448_reg_835[0]_i_14_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_835[0]_i_15 
       (.I0(\x_reg_212_reg[14]_0 [7]),
        .I1(loopWidth_reg_816[7]),
        .I2(\x_reg_212_reg[14]_0 [6]),
        .I3(loopWidth_reg_816[6]),
        .O(\icmp_ln1448_reg_835[0]_i_15_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_835[0]_i_16 
       (.I0(\x_reg_212_reg[14]_0 [5]),
        .I1(loopWidth_reg_816[5]),
        .I2(\x_reg_212_reg[14]_0 [4]),
        .I3(loopWidth_reg_816[4]),
        .O(\icmp_ln1448_reg_835[0]_i_16_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_835[0]_i_17 
       (.I0(\x_reg_212_reg[14]_0 [3]),
        .I1(loopWidth_reg_816[3]),
        .I2(\x_reg_212_reg[14]_0 [2]),
        .I3(loopWidth_reg_816[2]),
        .O(\icmp_ln1448_reg_835[0]_i_17_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1448_reg_835[0]_i_18 
       (.I0(\x_reg_212_reg[14]_0 [1]),
        .I1(loopWidth_reg_816[1]),
        .I2(\x_reg_212_reg[14]_0 [0]),
        .I3(loopWidth_reg_816[0]),
        .O(\icmp_ln1448_reg_835[0]_i_18_n_4 ));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln1448_reg_835[0]_i_3 
       (.I0(loopWidth_reg_816[15]),
        .I1(loopWidth_reg_816[14]),
        .I2(\x_reg_212_reg[14]_0 [14]),
        .O(\icmp_ln1448_reg_835[0]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_835[0]_i_4 
       (.I0(loopWidth_reg_816[13]),
        .I1(\x_reg_212_reg[14]_0 [13]),
        .I2(loopWidth_reg_816[12]),
        .I3(\x_reg_212_reg[14]_0 [12]),
        .O(\icmp_ln1448_reg_835[0]_i_4_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_835[0]_i_5 
       (.I0(loopWidth_reg_816[11]),
        .I1(\x_reg_212_reg[14]_0 [11]),
        .I2(loopWidth_reg_816[10]),
        .I3(\x_reg_212_reg[14]_0 [10]),
        .O(\icmp_ln1448_reg_835[0]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_835[0]_i_6 
       (.I0(loopWidth_reg_816[9]),
        .I1(\x_reg_212_reg[14]_0 [9]),
        .I2(loopWidth_reg_816[8]),
        .I3(\x_reg_212_reg[14]_0 [8]),
        .O(\icmp_ln1448_reg_835[0]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_835[0]_i_7 
       (.I0(loopWidth_reg_816[7]),
        .I1(\x_reg_212_reg[14]_0 [7]),
        .I2(loopWidth_reg_816[6]),
        .I3(\x_reg_212_reg[14]_0 [6]),
        .O(\icmp_ln1448_reg_835[0]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_835[0]_i_8 
       (.I0(loopWidth_reg_816[5]),
        .I1(\x_reg_212_reg[14]_0 [5]),
        .I2(loopWidth_reg_816[4]),
        .I3(\x_reg_212_reg[14]_0 [4]),
        .O(\icmp_ln1448_reg_835[0]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \icmp_ln1448_reg_835[0]_i_9 
       (.I0(loopWidth_reg_816[3]),
        .I1(\x_reg_212_reg[14]_0 [3]),
        .I2(loopWidth_reg_816[2]),
        .I3(\x_reg_212_reg[14]_0 [2]),
        .O(\icmp_ln1448_reg_835[0]_i_9_n_4 ));
  FDRE \icmp_ln1448_reg_835_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835[0]_i_1_n_4 ),
        .D(icmp_ln1448_reg_835),
        .Q(icmp_ln1448_reg_835_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1448_reg_835_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835[0]_i_1_n_4 ),
        .D(icmp_ln1448_fu_276_p2),
        .Q(icmp_ln1448_reg_835),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY8 \icmp_ln1448_reg_835_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({icmp_ln1448_fu_276_p2,\icmp_ln1448_reg_835_reg[0]_i_2_n_5 ,\icmp_ln1448_reg_835_reg[0]_i_2_n_6 ,\icmp_ln1448_reg_835_reg[0]_i_2_n_7 ,\icmp_ln1448_reg_835_reg[0]_i_2_n_8 ,\icmp_ln1448_reg_835_reg[0]_i_2_n_9 ,\icmp_ln1448_reg_835_reg[0]_i_2_n_10 ,\icmp_ln1448_reg_835_reg[0]_i_2_n_11 }),
        .DI({\icmp_ln1448_reg_835[0]_i_3_n_4 ,\icmp_ln1448_reg_835[0]_i_4_n_4 ,\icmp_ln1448_reg_835[0]_i_5_n_4 ,\icmp_ln1448_reg_835[0]_i_6_n_4 ,\icmp_ln1448_reg_835[0]_i_7_n_4 ,\icmp_ln1448_reg_835[0]_i_8_n_4 ,\icmp_ln1448_reg_835[0]_i_9_n_4 ,\icmp_ln1448_reg_835[0]_i_10_n_4 }),
        .O(\NLW_icmp_ln1448_reg_835_reg[0]_i_2_O_UNCONNECTED [7:0]),
        .S({\icmp_ln1448_reg_835[0]_i_11_n_4 ,\icmp_ln1448_reg_835[0]_i_12_n_4 ,\icmp_ln1448_reg_835[0]_i_13_n_4 ,\icmp_ln1448_reg_835[0]_i_14_n_4 ,\icmp_ln1448_reg_835[0]_i_15_n_4 ,\icmp_ln1448_reg_835[0]_i_16_n_4 ,\icmp_ln1448_reg_835[0]_i_17_n_4 ,\icmp_ln1448_reg_835[0]_i_18_n_4 }));
  LUT2 #(
    .INIT(4'h9)) 
    \icmp_ln1458_reg_839[0]_i_10 
       (.I0(\x_reg_212_reg[14]_0 [14]),
        .I1(\icmp_ln1458_reg_839_reg[0]_1 [14]),
        .O(\x_reg_212_reg[14]_1 [7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_839[0]_i_11 
       (.I0(\x_reg_212_reg[14]_0 [13]),
        .I1(\icmp_ln1458_reg_839_reg[0]_1 [13]),
        .I2(\x_reg_212_reg[14]_0 [12]),
        .I3(\icmp_ln1458_reg_839_reg[0]_1 [12]),
        .O(\x_reg_212_reg[14]_1 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_839[0]_i_12 
       (.I0(\x_reg_212_reg[14]_0 [11]),
        .I1(\icmp_ln1458_reg_839_reg[0]_1 [11]),
        .I2(\x_reg_212_reg[14]_0 [10]),
        .I3(\icmp_ln1458_reg_839_reg[0]_1 [10]),
        .O(\x_reg_212_reg[14]_1 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_839[0]_i_13 
       (.I0(\x_reg_212_reg[14]_0 [9]),
        .I1(\icmp_ln1458_reg_839_reg[0]_1 [9]),
        .I2(\x_reg_212_reg[14]_0 [8]),
        .I3(\icmp_ln1458_reg_839_reg[0]_1 [8]),
        .O(\x_reg_212_reg[14]_1 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_839[0]_i_14 
       (.I0(\x_reg_212_reg[14]_0 [7]),
        .I1(\icmp_ln1458_reg_839_reg[0]_1 [7]),
        .I2(\x_reg_212_reg[14]_0 [6]),
        .I3(\icmp_ln1458_reg_839_reg[0]_1 [6]),
        .O(\x_reg_212_reg[14]_1 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_839[0]_i_15 
       (.I0(\x_reg_212_reg[14]_0 [5]),
        .I1(\icmp_ln1458_reg_839_reg[0]_1 [5]),
        .I2(\x_reg_212_reg[14]_0 [4]),
        .I3(\icmp_ln1458_reg_839_reg[0]_1 [4]),
        .O(\x_reg_212_reg[14]_1 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_839[0]_i_16 
       (.I0(\x_reg_212_reg[14]_0 [3]),
        .I1(\icmp_ln1458_reg_839_reg[0]_1 [3]),
        .I2(\icmp_ln1458_reg_839_reg[0]_1 [2]),
        .I3(\x_reg_212_reg[14]_0 [2]),
        .O(\x_reg_212_reg[14]_1 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \icmp_ln1458_reg_839[0]_i_17 
       (.I0(\x_reg_212_reg[14]_0 [1]),
        .I1(\icmp_ln1458_reg_839_reg[0]_1 [1]),
        .I2(\icmp_ln1458_reg_839_reg[0]_1 [0]),
        .I3(\x_reg_212_reg[14]_0 [0]),
        .O(\x_reg_212_reg[14]_1 [0]));
  FDRE \icmp_ln1458_reg_839_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\icmp_ln1458_reg_839_reg[0]_0 ),
        .Q(icmp_ln1458_reg_839),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[16]),
        .Q(inpix_val_V_2_1_fu_90[0]),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[17]),
        .Q(inpix_val_V_2_1_fu_90[1]),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[18]),
        .Q(inpix_val_V_2_1_fu_90[2]),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[19]),
        .Q(inpix_val_V_2_1_fu_90[3]),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[20]),
        .Q(inpix_val_V_2_1_fu_90[4]),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[21]),
        .Q(inpix_val_V_2_1_fu_90[5]),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[22]),
        .Q(inpix_val_V_2_1_fu_90[6]),
        .R(1'b0));
  FDRE \inpix_val_V_2_1_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[23]),
        .Q(inpix_val_V_2_1_fu_90[7]),
        .R(1'b0));
  FDRE \inpix_val_V_5_1_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[40]),
        .Q(inpix_val_V_5_1_fu_102[0]),
        .R(1'b0));
  FDRE \inpix_val_V_5_1_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[41]),
        .Q(inpix_val_V_5_1_fu_102[1]),
        .R(1'b0));
  FDRE \inpix_val_V_5_1_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[42]),
        .Q(inpix_val_V_5_1_fu_102[2]),
        .R(1'b0));
  FDRE \inpix_val_V_5_1_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[43]),
        .Q(inpix_val_V_5_1_fu_102[3]),
        .R(1'b0));
  FDRE \inpix_val_V_5_1_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[44]),
        .Q(inpix_val_V_5_1_fu_102[4]),
        .R(1'b0));
  FDRE \inpix_val_V_5_1_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[45]),
        .Q(inpix_val_V_5_1_fu_102[5]),
        .R(1'b0));
  FDRE \inpix_val_V_5_1_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[46]),
        .Q(inpix_val_V_5_1_fu_102[6]),
        .R(1'b0));
  FDRE \inpix_val_V_5_1_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[47]),
        .Q(inpix_val_V_5_1_fu_102[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[0]),
        .Q(loopWidth_reg_816[0]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[10]),
        .Q(loopWidth_reg_816[10]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[11]),
        .Q(loopWidth_reg_816[11]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[12]),
        .Q(loopWidth_reg_816[12]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[13]),
        .Q(loopWidth_reg_816[13]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[14]),
        .Q(loopWidth_reg_816[14]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[15]),
        .Q(loopWidth_reg_816[15]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[1]),
        .Q(loopWidth_reg_816[1]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[2]),
        .Q(loopWidth_reg_816[2]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[3]),
        .Q(loopWidth_reg_816[3]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[4]),
        .Q(loopWidth_reg_816[4]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[5]),
        .Q(loopWidth_reg_816[5]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[6]),
        .Q(loopWidth_reg_816[6]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[7]),
        .Q(loopWidth_reg_816[7]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[8]),
        .Q(loopWidth_reg_816[8]),
        .R(1'b0));
  FDRE \loopWidth_reg_816_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(D[9]),
        .Q(loopWidth_reg_816[9]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_1_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[8]),
        .Q(mpix_cb_val_V_0_fu_86[0]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_1_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[9]),
        .Q(mpix_cb_val_V_0_fu_86[1]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_1_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[10]),
        .Q(mpix_cb_val_V_0_fu_86[2]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_1_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[11]),
        .Q(mpix_cb_val_V_0_fu_86[3]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_1_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[12]),
        .Q(mpix_cb_val_V_0_fu_86[4]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_1_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[13]),
        .Q(mpix_cb_val_V_0_fu_86[5]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_1_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[14]),
        .Q(mpix_cb_val_V_0_fu_86[6]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_1_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[15]),
        .Q(mpix_cb_val_V_0_fu_86[7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \mpix_cb_val_V_0_2_fu_142[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_4),
        .I1(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .O(mpix_cb_val_V_0_2_fu_1420));
  FDRE \mpix_cb_val_V_0_2_fu_142_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cb_val_V_0_fu_86[0]),
        .Q(mpix_cb_val_V_0_2_fu_142[0]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_2_fu_142_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cb_val_V_0_fu_86[1]),
        .Q(mpix_cb_val_V_0_2_fu_142[1]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_2_fu_142_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cb_val_V_0_fu_86[2]),
        .Q(mpix_cb_val_V_0_2_fu_142[2]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_2_fu_142_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cb_val_V_0_fu_86[3]),
        .Q(mpix_cb_val_V_0_2_fu_142[3]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_2_fu_142_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cb_val_V_0_fu_86[4]),
        .Q(mpix_cb_val_V_0_2_fu_142[4]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_2_fu_142_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cb_val_V_0_fu_86[5]),
        .Q(mpix_cb_val_V_0_2_fu_142[5]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_2_fu_142_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cb_val_V_0_fu_86[6]),
        .Q(mpix_cb_val_V_0_2_fu_142[6]),
        .R(1'b0));
  FDRE \mpix_cb_val_V_0_2_fu_142_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cb_val_V_0_fu_86[7]),
        .Q(mpix_cb_val_V_0_2_fu_142[7]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[32]),
        .Q(mpix_cr_val_V_0_fu_98[0]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[33]),
        .Q(mpix_cr_val_V_0_fu_98[1]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[34]),
        .Q(mpix_cr_val_V_0_fu_98[2]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[35]),
        .Q(mpix_cr_val_V_0_fu_98[3]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[36]),
        .Q(mpix_cr_val_V_0_fu_98[4]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[37]),
        .Q(mpix_cr_val_V_0_fu_98[5]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[38]),
        .Q(mpix_cr_val_V_0_fu_98[6]),
        .R(1'b0));
  FDRE \mpix_cr_val_V_0_1_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[39]),
        .Q(mpix_cr_val_V_0_fu_98[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \mpix_y_val_V_0_3_fu_118[7]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(icmp_ln1448_reg_835),
        .I3(icmp_ln1458_reg_839),
        .I4(ap_enable_reg_pp0_iter1),
        .O(E));
  FDRE \mpix_y_val_V_0_3_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[0]),
        .Q(mpix_y_val_V_0_fu_82[0]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_3_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[1]),
        .Q(mpix_y_val_V_0_fu_82[1]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_3_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[2]),
        .Q(mpix_y_val_V_0_fu_82[2]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_3_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[3]),
        .Q(mpix_y_val_V_0_fu_82[3]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_3_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[4]),
        .Q(mpix_y_val_V_0_fu_82[4]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_3_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[5]),
        .Q(mpix_y_val_V_0_fu_82[5]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_3_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[6]),
        .Q(mpix_y_val_V_0_fu_82[6]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_3_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[7]),
        .Q(mpix_y_val_V_0_fu_82[7]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_3_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(out[24]),
        .Q(mpix_y_val_V_1_fu_94[0]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_3_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(out[25]),
        .Q(mpix_y_val_V_1_fu_94[1]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_3_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(out[26]),
        .Q(mpix_y_val_V_1_fu_94[2]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_3_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(out[27]),
        .Q(mpix_y_val_V_1_fu_94[3]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_3_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(out[28]),
        .Q(mpix_y_val_V_1_fu_94[4]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_3_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(out[29]),
        .Q(mpix_y_val_V_1_fu_94[5]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_3_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(out[30]),
        .Q(mpix_y_val_V_1_fu_94[6]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_3_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(out[31]),
        .Q(mpix_y_val_V_1_fu_94[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_1_reg_857[0]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[0]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_2_0_0_fu_134[0]),
        .O(conv_i8_i115_fu_488_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_1_reg_857[1]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[1]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_2_0_0_fu_134[1]),
        .O(conv_i8_i115_fu_488_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_1_reg_857[2]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[2]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_2_0_0_fu_134[2]),
        .O(conv_i8_i115_fu_488_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \outpix_val_V_1_reg_857[3]_i_1 
       (.I0(pixbuf_cb_val_V_2_0_0_fu_134[3]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_fu_86[3]),
        .O(conv_i8_i115_fu_488_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \outpix_val_V_1_reg_857[4]_i_1 
       (.I0(pixbuf_cb_val_V_2_0_0_fu_134[4]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_fu_86[4]),
        .O(conv_i8_i115_fu_488_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \outpix_val_V_1_reg_857[5]_i_1 
       (.I0(pixbuf_cb_val_V_2_0_0_fu_134[5]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_fu_86[5]),
        .O(conv_i8_i115_fu_488_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \outpix_val_V_1_reg_857[6]_i_1 
       (.I0(pixbuf_cb_val_V_2_0_0_fu_134[6]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_fu_86[6]),
        .O(conv_i8_i115_fu_488_p1[6]));
  LUT2 #(
    .INIT(4'h8)) 
    \outpix_val_V_1_reg_857[7]_i_1 
       (.I0(icmp_ln1448_reg_835_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \outpix_val_V_1_reg_857[7]_i_2 
       (.I0(pixbuf_cb_val_V_2_0_0_fu_134[7]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_fu_86[7]),
        .O(conv_i8_i115_fu_488_p1[7]));
  FDRE \outpix_val_V_1_reg_857_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i115_fu_488_p1[0]),
        .Q(outpix_val_V_1_reg_857[0]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_857_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i115_fu_488_p1[1]),
        .Q(outpix_val_V_1_reg_857[1]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_857_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i115_fu_488_p1[2]),
        .Q(outpix_val_V_1_reg_857[2]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_857_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i115_fu_488_p1[3]),
        .Q(outpix_val_V_1_reg_857[3]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_857_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i115_fu_488_p1[4]),
        .Q(outpix_val_V_1_reg_857[4]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_857_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i115_fu_488_p1[5]),
        .Q(outpix_val_V_1_reg_857[5]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_857_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i115_fu_488_p1[6]),
        .Q(outpix_val_V_1_reg_857[6]),
        .R(1'b0));
  FDRE \outpix_val_V_1_reg_857_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i115_fu_488_p1[7]),
        .Q(outpix_val_V_1_reg_857[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_2_reg_862[0]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[0]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_2_0_0_fu_114[0]),
        .O(conv_i8_i_fu_518_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_2_reg_862[1]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[1]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_2_0_0_fu_114[1]),
        .O(conv_i8_i_fu_518_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \outpix_val_V_2_reg_862[2]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[2]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_2_0_0_fu_114[2]),
        .O(conv_i8_i_fu_518_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \outpix_val_V_2_reg_862[3]_i_1 
       (.I0(pixbuf_cr_val_V_2_0_0_fu_114[3]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cr_val_V_0_fu_98[3]),
        .O(conv_i8_i_fu_518_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \outpix_val_V_2_reg_862[4]_i_1 
       (.I0(pixbuf_cr_val_V_2_0_0_fu_114[4]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cr_val_V_0_fu_98[4]),
        .O(conv_i8_i_fu_518_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \outpix_val_V_2_reg_862[5]_i_1 
       (.I0(pixbuf_cr_val_V_2_0_0_fu_114[5]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cr_val_V_0_fu_98[5]),
        .O(conv_i8_i_fu_518_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \outpix_val_V_2_reg_862[6]_i_1 
       (.I0(pixbuf_cr_val_V_2_0_0_fu_114[6]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cr_val_V_0_fu_98[6]),
        .O(conv_i8_i_fu_518_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \outpix_val_V_2_reg_862[7]_i_1 
       (.I0(pixbuf_cr_val_V_2_0_0_fu_114[7]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cr_val_V_0_fu_98[7]),
        .O(conv_i8_i_fu_518_p1[7]));
  FDRE \outpix_val_V_2_reg_862_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i_fu_518_p1[0]),
        .Q(outpix_val_V_2_reg_862[0]),
        .R(1'b0));
  FDRE \outpix_val_V_2_reg_862_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i_fu_518_p1[1]),
        .Q(outpix_val_V_2_reg_862[1]),
        .R(1'b0));
  FDRE \outpix_val_V_2_reg_862_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i_fu_518_p1[2]),
        .Q(outpix_val_V_2_reg_862[2]),
        .R(1'b0));
  FDRE \outpix_val_V_2_reg_862_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i_fu_518_p1[3]),
        .Q(outpix_val_V_2_reg_862[3]),
        .R(1'b0));
  FDRE \outpix_val_V_2_reg_862_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i_fu_518_p1[4]),
        .Q(outpix_val_V_2_reg_862[4]),
        .R(1'b0));
  FDRE \outpix_val_V_2_reg_862_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i_fu_518_p1[5]),
        .Q(outpix_val_V_2_reg_862[5]),
        .R(1'b0));
  FDRE \outpix_val_V_2_reg_862_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i_fu_518_p1[6]),
        .Q(outpix_val_V_2_reg_862[6]),
        .R(1'b0));
  FDRE \outpix_val_V_2_reg_862_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(conv_i8_i_fu_518_p1[7]),
        .Q(outpix_val_V_2_reg_862[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'hA99A)) 
    \outpix_val_V_4_reg_867[0]_i_1 
       (.I0(\outpix_val_V_4_reg_867[0]_i_2_n_4 ),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_2_0_0_fu_134[1]),
        .I3(pixbuf_cb_val_V_3_0_0_fu_138[1]),
        .O(add_i_i104_fu_498_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'hFE0E)) 
    \outpix_val_V_4_reg_867[0]_i_2 
       (.I0(pixbuf_cb_val_V_3_0_0_fu_138[0]),
        .I1(pixbuf_cb_val_V_2_0_0_fu_134[0]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(mpix_cb_val_V_0_fu_86[0]),
        .O(\outpix_val_V_4_reg_867[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'hA99A)) 
    \outpix_val_V_4_reg_867[1]_i_1 
       (.I0(\outpix_val_V_4_reg_867[1]_i_2_n_4 ),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_2_0_0_fu_134[2]),
        .I3(pixbuf_cb_val_V_3_0_0_fu_138[2]),
        .O(add_i_i104_fu_498_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT5 #(
    .INIT(32'hFE0EF808)) 
    \outpix_val_V_4_reg_867[1]_i_2 
       (.I0(pixbuf_cb_val_V_3_0_0_fu_138[1]),
        .I1(pixbuf_cb_val_V_2_0_0_fu_134[1]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(mpix_cb_val_V_0_fu_86[1]),
        .I4(\outpix_val_V_4_reg_867[0]_i_2_n_4 ),
        .O(\outpix_val_V_4_reg_867[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'hA99A)) 
    \outpix_val_V_4_reg_867[2]_i_1 
       (.I0(\outpix_val_V_4_reg_867[2]_i_2_n_4 ),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_2_0_0_fu_134[3]),
        .I3(pixbuf_cb_val_V_3_0_0_fu_138[3]),
        .O(add_i_i104_fu_498_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT5 #(
    .INIT(32'hFE0EF808)) 
    \outpix_val_V_4_reg_867[2]_i_2 
       (.I0(pixbuf_cb_val_V_3_0_0_fu_138[2]),
        .I1(pixbuf_cb_val_V_2_0_0_fu_134[2]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(mpix_cb_val_V_0_fu_86[2]),
        .I4(\outpix_val_V_4_reg_867[1]_i_2_n_4 ),
        .O(\outpix_val_V_4_reg_867[2]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'hA99A)) 
    \outpix_val_V_4_reg_867[3]_i_1 
       (.I0(\outpix_val_V_4_reg_867[3]_i_2_n_4 ),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_2_0_0_fu_134[4]),
        .I3(pixbuf_cb_val_V_3_0_0_fu_138[4]),
        .O(add_i_i104_fu_498_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_4_reg_867[3]_i_2 
       (.I0(pixbuf_cb_val_V_3_0_0_fu_138[3]),
        .I1(mpix_cb_val_V_0_fu_86[3]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(pixbuf_cb_val_V_2_0_0_fu_134[3]),
        .I4(\outpix_val_V_4_reg_867[2]_i_2_n_4 ),
        .O(\outpix_val_V_4_reg_867[3]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'hA99A)) 
    \outpix_val_V_4_reg_867[4]_i_1 
       (.I0(\outpix_val_V_4_reg_867[5]_i_2_n_4 ),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_2_0_0_fu_134[5]),
        .I3(pixbuf_cb_val_V_3_0_0_fu_138[5]),
        .O(add_i_i104_fu_498_p2[5]));
  LUT6 #(
    .INIT(64'hFE0EF80801F107F7)) 
    \outpix_val_V_4_reg_867[5]_i_1 
       (.I0(\outpix_val_V_4_reg_867[5]_i_2_n_4 ),
        .I1(pixbuf_cb_val_V_2_0_0_fu_134[5]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(mpix_cb_val_V_0_fu_86[5]),
        .I4(pixbuf_cb_val_V_3_0_0_fu_138[5]),
        .I5(\outpix_val_V_4_reg_867[5]_i_3_n_4 ),
        .O(add_i_i104_fu_498_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_4_reg_867[5]_i_2 
       (.I0(pixbuf_cb_val_V_3_0_0_fu_138[4]),
        .I1(mpix_cb_val_V_0_fu_86[4]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(pixbuf_cb_val_V_2_0_0_fu_134[4]),
        .I4(\outpix_val_V_4_reg_867[3]_i_2_n_4 ),
        .O(\outpix_val_V_4_reg_867[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \outpix_val_V_4_reg_867[5]_i_3 
       (.I0(pixbuf_cb_val_V_3_0_0_fu_138[6]),
        .I1(pixbuf_cb_val_V_2_0_0_fu_134[6]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .O(\outpix_val_V_4_reg_867[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hE2C0F3E21D3F0C1D)) 
    \outpix_val_V_4_reg_867[6]_i_1 
       (.I0(pixbuf_cb_val_V_2_0_0_fu_134[6]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_fu_86[6]),
        .I3(pixbuf_cb_val_V_3_0_0_fu_138[6]),
        .I4(\outpix_val_V_4_reg_867[7]_i_4_n_4 ),
        .I5(\outpix_val_V_4_reg_867[6]_i_2_n_4 ),
        .O(add_i_i104_fu_498_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \outpix_val_V_4_reg_867[6]_i_2 
       (.I0(pixbuf_cb_val_V_3_0_0_fu_138[7]),
        .I1(pixbuf_cb_val_V_2_0_0_fu_134[7]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .O(\outpix_val_V_4_reg_867[6]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hBFAFBFAAAAAAAAAA)) 
    \outpix_val_V_4_reg_867[7]_i_1 
       (.I0(\outpix_val_V_4_reg_867[7]_i_2_n_4 ),
        .I1(\outpix_val_V_4_reg_867[7]_i_3_n_4 ),
        .I2(\outpix_val_V_4_reg_867[7]_i_4_n_4 ),
        .I3(conv_i_i112_fu_484_p1[6]),
        .I4(\outpix_val_V_4_reg_867[7]_i_5_n_4 ),
        .I5(\outpix_val_V_4_reg_867[7]_i_6_n_4 ),
        .O(add_i_i104_fu_498_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outpix_val_V_4_reg_867[7]_i_10 
       (.I0(pixbuf_cb_val_V_2_0_0_fu_134[4]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .O(\outpix_val_V_4_reg_867[7]_i_10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \outpix_val_V_4_reg_867[7]_i_2 
       (.I0(pixbuf_cb_val_V_3_0_0_fu_138[7]),
        .I1(pixbuf_cb_val_V_2_0_0_fu_134[7]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(mpix_cb_val_V_0_fu_86[7]),
        .O(\outpix_val_V_4_reg_867[7]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \outpix_val_V_4_reg_867[7]_i_3 
       (.I0(mpix_cb_val_V_0_fu_86[6]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_2_0_0_fu_134[6]),
        .O(\outpix_val_V_4_reg_867[7]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h4444445554555455)) 
    \outpix_val_V_4_reg_867[7]_i_4 
       (.I0(\outpix_val_V_4_reg_867[7]_i_7_n_4 ),
        .I1(\outpix_val_V_4_reg_867[7]_i_8_n_4 ),
        .I2(\outpix_val_V_4_reg_867[7]_i_9_n_4 ),
        .I3(conv_i_i112_fu_484_p1[4]),
        .I4(\outpix_val_V_4_reg_867[7]_i_10_n_4 ),
        .I5(\outpix_val_V_4_reg_867[3]_i_2_n_4 ),
        .O(\outpix_val_V_4_reg_867[7]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outpix_val_V_4_reg_867[7]_i_5 
       (.I0(pixbuf_cb_val_V_2_0_0_fu_134[6]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .O(\outpix_val_V_4_reg_867[7]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'hCFCA)) 
    \outpix_val_V_4_reg_867[7]_i_6 
       (.I0(pixbuf_cb_val_V_3_0_0_fu_138[7]),
        .I1(mpix_cb_val_V_0_fu_86[7]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(pixbuf_cb_val_V_2_0_0_fu_134[7]),
        .O(\outpix_val_V_4_reg_867[7]_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \outpix_val_V_4_reg_867[7]_i_7 
       (.I0(pixbuf_cb_val_V_3_0_0_fu_138[5]),
        .I1(pixbuf_cb_val_V_2_0_0_fu_134[5]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(mpix_cb_val_V_0_fu_86[5]),
        .O(\outpix_val_V_4_reg_867[7]_i_7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'h3035)) 
    \outpix_val_V_4_reg_867[7]_i_8 
       (.I0(pixbuf_cb_val_V_3_0_0_fu_138[5]),
        .I1(mpix_cb_val_V_0_fu_86[5]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(pixbuf_cb_val_V_2_0_0_fu_134[5]),
        .O(\outpix_val_V_4_reg_867[7]_i_8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \outpix_val_V_4_reg_867[7]_i_9 
       (.I0(mpix_cb_val_V_0_fu_86[4]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_2_0_0_fu_134[4]),
        .O(\outpix_val_V_4_reg_867[7]_i_9_n_4 ));
  FDRE \outpix_val_V_4_reg_867_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i104_fu_498_p2[1]),
        .Q(outpix_val_V_4_reg_867[0]),
        .R(1'b0));
  FDRE \outpix_val_V_4_reg_867_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i104_fu_498_p2[2]),
        .Q(outpix_val_V_4_reg_867[1]),
        .R(1'b0));
  FDRE \outpix_val_V_4_reg_867_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i104_fu_498_p2[3]),
        .Q(outpix_val_V_4_reg_867[2]),
        .R(1'b0));
  FDRE \outpix_val_V_4_reg_867_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i104_fu_498_p2[4]),
        .Q(outpix_val_V_4_reg_867[3]),
        .R(1'b0));
  FDRE \outpix_val_V_4_reg_867_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i104_fu_498_p2[5]),
        .Q(outpix_val_V_4_reg_867[4]),
        .R(1'b0));
  FDRE \outpix_val_V_4_reg_867_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i104_fu_498_p2[6]),
        .Q(outpix_val_V_4_reg_867[5]),
        .R(1'b0));
  FDRE \outpix_val_V_4_reg_867_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i104_fu_498_p2[7]),
        .Q(outpix_val_V_4_reg_867[6]),
        .R(1'b0));
  FDRE \outpix_val_V_4_reg_867_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i104_fu_498_p2[8]),
        .Q(outpix_val_V_4_reg_867[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'hA99A)) 
    \outpix_val_V_5_reg_872[0]_i_1 
       (.I0(\outpix_val_V_5_reg_872[0]_i_2_n_4 ),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_2_0_0_fu_114[1]),
        .I3(pixbuf_cr_val_V_3_0_0_fu_110[1]),
        .O(add_i_i_fu_528_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'hFE0E)) 
    \outpix_val_V_5_reg_872[0]_i_2 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_110[0]),
        .I1(pixbuf_cr_val_V_2_0_0_fu_114[0]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(mpix_cr_val_V_0_fu_98[0]),
        .O(\outpix_val_V_5_reg_872[0]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'hA99A)) 
    \outpix_val_V_5_reg_872[1]_i_1 
       (.I0(\outpix_val_V_5_reg_872[1]_i_2_n_4 ),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_2_0_0_fu_114[2]),
        .I3(pixbuf_cr_val_V_3_0_0_fu_110[2]),
        .O(add_i_i_fu_528_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT5 #(
    .INIT(32'hFE0EF808)) 
    \outpix_val_V_5_reg_872[1]_i_2 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_110[1]),
        .I1(pixbuf_cr_val_V_2_0_0_fu_114[1]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(mpix_cr_val_V_0_fu_98[1]),
        .I4(\outpix_val_V_5_reg_872[0]_i_2_n_4 ),
        .O(\outpix_val_V_5_reg_872[1]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'hA99A)) 
    \outpix_val_V_5_reg_872[2]_i_1 
       (.I0(\outpix_val_V_5_reg_872[2]_i_2_n_4 ),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_2_0_0_fu_114[3]),
        .I3(pixbuf_cr_val_V_3_0_0_fu_110[3]),
        .O(add_i_i_fu_528_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT5 #(
    .INIT(32'hFE0EF808)) 
    \outpix_val_V_5_reg_872[2]_i_2 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_110[2]),
        .I1(pixbuf_cr_val_V_2_0_0_fu_114[2]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(mpix_cr_val_V_0_fu_98[2]),
        .I4(\outpix_val_V_5_reg_872[1]_i_2_n_4 ),
        .O(\outpix_val_V_5_reg_872[2]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT4 #(
    .INIT(16'hA99A)) 
    \outpix_val_V_5_reg_872[3]_i_1 
       (.I0(\outpix_val_V_5_reg_872[3]_i_2_n_4 ),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_2_0_0_fu_114[4]),
        .I3(pixbuf_cr_val_V_3_0_0_fu_110[4]),
        .O(add_i_i_fu_528_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_5_reg_872[3]_i_2 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_110[3]),
        .I1(mpix_cr_val_V_0_fu_98[3]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(pixbuf_cr_val_V_2_0_0_fu_114[3]),
        .I4(\outpix_val_V_5_reg_872[2]_i_2_n_4 ),
        .O(\outpix_val_V_5_reg_872[3]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'hA99A)) 
    \outpix_val_V_5_reg_872[4]_i_1 
       (.I0(\outpix_val_V_5_reg_872[5]_i_2_n_4 ),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_2_0_0_fu_114[5]),
        .I3(pixbuf_cr_val_V_3_0_0_fu_110[5]),
        .O(add_i_i_fu_528_p2[5]));
  LUT6 #(
    .INIT(64'hFE0EF80801F107F7)) 
    \outpix_val_V_5_reg_872[5]_i_1 
       (.I0(\outpix_val_V_5_reg_872[5]_i_2_n_4 ),
        .I1(pixbuf_cr_val_V_2_0_0_fu_114[5]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(mpix_cr_val_V_0_fu_98[5]),
        .I4(pixbuf_cr_val_V_3_0_0_fu_110[5]),
        .I5(\outpix_val_V_5_reg_872[5]_i_3_n_4 ),
        .O(add_i_i_fu_528_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT5 #(
    .INIT(32'hCFCACAC0)) 
    \outpix_val_V_5_reg_872[5]_i_2 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_110[4]),
        .I1(mpix_cr_val_V_0_fu_98[4]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(pixbuf_cr_val_V_2_0_0_fu_114[4]),
        .I4(\outpix_val_V_5_reg_872[3]_i_2_n_4 ),
        .O(\outpix_val_V_5_reg_872[5]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \outpix_val_V_5_reg_872[5]_i_3 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_110[6]),
        .I1(pixbuf_cr_val_V_2_0_0_fu_114[6]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .O(\outpix_val_V_5_reg_872[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hE2C0F3E21D3F0C1D)) 
    \outpix_val_V_5_reg_872[6]_i_1 
       (.I0(pixbuf_cr_val_V_2_0_0_fu_114[6]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cr_val_V_0_fu_98[6]),
        .I3(pixbuf_cr_val_V_3_0_0_fu_110[6]),
        .I4(\outpix_val_V_5_reg_872[7]_i_4_n_4 ),
        .I5(\outpix_val_V_5_reg_872[6]_i_2_n_4 ),
        .O(add_i_i_fu_528_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hF9)) 
    \outpix_val_V_5_reg_872[6]_i_2 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_110[7]),
        .I1(pixbuf_cr_val_V_2_0_0_fu_114[7]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .O(\outpix_val_V_5_reg_872[6]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hBFAFBFAAAAAAAAAA)) 
    \outpix_val_V_5_reg_872[7]_i_1 
       (.I0(\outpix_val_V_5_reg_872[7]_i_2_n_4 ),
        .I1(\outpix_val_V_5_reg_872[7]_i_3_n_4 ),
        .I2(\outpix_val_V_5_reg_872[7]_i_4_n_4 ),
        .I3(conv_i_i75_fu_514_p1[6]),
        .I4(\outpix_val_V_5_reg_872[7]_i_5_n_4 ),
        .I5(\outpix_val_V_5_reg_872[7]_i_6_n_4 ),
        .O(add_i_i_fu_528_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outpix_val_V_5_reg_872[7]_i_10 
       (.I0(pixbuf_cr_val_V_2_0_0_fu_114[4]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .O(\outpix_val_V_5_reg_872[7]_i_10_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \outpix_val_V_5_reg_872[7]_i_2 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_110[7]),
        .I1(pixbuf_cr_val_V_2_0_0_fu_114[7]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(mpix_cr_val_V_0_fu_98[7]),
        .O(\outpix_val_V_5_reg_872[7]_i_2_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \outpix_val_V_5_reg_872[7]_i_3 
       (.I0(mpix_cr_val_V_0_fu_98[6]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_2_0_0_fu_114[6]),
        .O(\outpix_val_V_5_reg_872[7]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h4444445554555455)) 
    \outpix_val_V_5_reg_872[7]_i_4 
       (.I0(\outpix_val_V_5_reg_872[7]_i_7_n_4 ),
        .I1(\outpix_val_V_5_reg_872[7]_i_8_n_4 ),
        .I2(\outpix_val_V_5_reg_872[7]_i_9_n_4 ),
        .I3(conv_i_i75_fu_514_p1[4]),
        .I4(\outpix_val_V_5_reg_872[7]_i_10_n_4 ),
        .I5(\outpix_val_V_5_reg_872[3]_i_2_n_4 ),
        .O(\outpix_val_V_5_reg_872[7]_i_4_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \outpix_val_V_5_reg_872[7]_i_5 
       (.I0(pixbuf_cr_val_V_2_0_0_fu_114[6]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .O(\outpix_val_V_5_reg_872[7]_i_5_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'hCFCA)) 
    \outpix_val_V_5_reg_872[7]_i_6 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_110[7]),
        .I1(mpix_cr_val_V_0_fu_98[7]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(pixbuf_cr_val_V_2_0_0_fu_114[7]),
        .O(\outpix_val_V_5_reg_872[7]_i_6_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'hF808)) 
    \outpix_val_V_5_reg_872[7]_i_7 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_110[5]),
        .I1(pixbuf_cr_val_V_2_0_0_fu_114[5]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(mpix_cr_val_V_0_fu_98[5]),
        .O(\outpix_val_V_5_reg_872[7]_i_7_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'h3035)) 
    \outpix_val_V_5_reg_872[7]_i_8 
       (.I0(pixbuf_cr_val_V_3_0_0_fu_110[5]),
        .I1(mpix_cr_val_V_0_fu_98[5]),
        .I2(cmp119_reg_843_pp0_iter1_reg),
        .I3(pixbuf_cr_val_V_2_0_0_fu_114[5]),
        .O(\outpix_val_V_5_reg_872[7]_i_8_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT3 #(
    .INIT(8'h47)) 
    \outpix_val_V_5_reg_872[7]_i_9 
       (.I0(mpix_cr_val_V_0_fu_98[4]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_2_0_0_fu_114[4]),
        .O(\outpix_val_V_5_reg_872[7]_i_9_n_4 ));
  FDRE \outpix_val_V_5_reg_872_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i_fu_528_p2[1]),
        .Q(outpix_val_V_5_reg_872[0]),
        .R(1'b0));
  FDRE \outpix_val_V_5_reg_872_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i_fu_528_p2[2]),
        .Q(outpix_val_V_5_reg_872[1]),
        .R(1'b0));
  FDRE \outpix_val_V_5_reg_872_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i_fu_528_p2[3]),
        .Q(outpix_val_V_5_reg_872[2]),
        .R(1'b0));
  FDRE \outpix_val_V_5_reg_872_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i_fu_528_p2[4]),
        .Q(outpix_val_V_5_reg_872[3]),
        .R(1'b0));
  FDRE \outpix_val_V_5_reg_872_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i_fu_528_p2[5]),
        .Q(outpix_val_V_5_reg_872[4]),
        .R(1'b0));
  FDRE \outpix_val_V_5_reg_872_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i_fu_528_p2[6]),
        .Q(outpix_val_V_5_reg_872[5]),
        .R(1'b0));
  FDRE \outpix_val_V_5_reg_872_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i_fu_528_p2[7]),
        .Q(outpix_val_V_5_reg_872[6]),
        .R(1'b0));
  FDRE \outpix_val_V_5_reg_872_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 ),
        .D(add_i_i_fu_528_p2[8]),
        .Q(outpix_val_V_5_reg_872[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_fu_134[0]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[0]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_3_0_0_fu_138[0]),
        .O(conv_i_i112_fu_484_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_fu_134[1]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[1]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_3_0_0_fu_138[1]),
        .O(conv_i_i112_fu_484_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_fu_134[2]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[2]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_3_0_0_fu_138[2]),
        .O(conv_i_i112_fu_484_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_fu_134[3]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[3]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_3_0_0_fu_138[3]),
        .O(conv_i_i112_fu_484_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_fu_134[4]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[4]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_3_0_0_fu_138[4]),
        .O(conv_i_i112_fu_484_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_fu_134[5]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[5]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_3_0_0_fu_138[5]),
        .O(conv_i_i112_fu_484_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_fu_134[6]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[6]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_3_0_0_fu_138[6]),
        .O(conv_i_i112_fu_484_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_2_0_0_fu_134[7]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[7]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cb_val_V_3_0_0_fu_138[7]),
        .O(conv_i_i112_fu_484_p1[7]));
  FDRE \pixbuf_cb_val_V_2_0_0_fu_134_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i112_fu_484_p1[0]),
        .Q(pixbuf_cb_val_V_2_0_0_fu_134[0]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_2_0_0_fu_134_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i112_fu_484_p1[1]),
        .Q(pixbuf_cb_val_V_2_0_0_fu_134[1]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_2_0_0_fu_134_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i112_fu_484_p1[2]),
        .Q(pixbuf_cb_val_V_2_0_0_fu_134[2]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_2_0_0_fu_134_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i112_fu_484_p1[3]),
        .Q(pixbuf_cb_val_V_2_0_0_fu_134[3]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_2_0_0_fu_134_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i112_fu_484_p1[4]),
        .Q(pixbuf_cb_val_V_2_0_0_fu_134[4]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_2_0_0_fu_134_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i112_fu_484_p1[5]),
        .Q(pixbuf_cb_val_V_2_0_0_fu_134[5]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_2_0_0_fu_134_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i112_fu_484_p1[6]),
        .Q(pixbuf_cb_val_V_2_0_0_fu_134[6]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_2_0_0_fu_134_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i112_fu_484_p1[7]),
        .Q(pixbuf_cb_val_V_2_0_0_fu_134[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_3_0_0_fu_138[0]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[0]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_142[0]),
        .O(select_ln1539_fu_442_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_3_0_0_fu_138[1]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[1]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_142[1]),
        .O(select_ln1539_fu_442_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_3_0_0_fu_138[2]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[2]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_142[2]),
        .O(select_ln1539_fu_442_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_3_0_0_fu_138[3]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[3]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_142[3]),
        .O(select_ln1539_fu_442_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_3_0_0_fu_138[4]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[4]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_142[4]),
        .O(select_ln1539_fu_442_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_3_0_0_fu_138[5]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[5]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_142[5]),
        .O(select_ln1539_fu_442_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_3_0_0_fu_138[6]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[6]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_142[6]),
        .O(select_ln1539_fu_442_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cb_val_V_3_0_0_fu_138[7]_i_1 
       (.I0(mpix_cb_val_V_0_fu_86[7]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(mpix_cb_val_V_0_2_fu_142[7]),
        .O(select_ln1539_fu_442_p3[7]));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_138_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_fu_442_p3[0]),
        .Q(pixbuf_cb_val_V_3_0_0_fu_138[0]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_138_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_fu_442_p3[1]),
        .Q(pixbuf_cb_val_V_3_0_0_fu_138[1]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_138_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_fu_442_p3[2]),
        .Q(pixbuf_cb_val_V_3_0_0_fu_138[2]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_138_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_fu_442_p3[3]),
        .Q(pixbuf_cb_val_V_3_0_0_fu_138[3]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_138_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_fu_442_p3[4]),
        .Q(pixbuf_cb_val_V_3_0_0_fu_138[4]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_138_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_fu_442_p3[5]),
        .Q(pixbuf_cb_val_V_3_0_0_fu_138[5]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_138_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_fu_442_p3[6]),
        .Q(pixbuf_cb_val_V_3_0_0_fu_138[6]),
        .R(1'b0));
  FDRE \pixbuf_cb_val_V_3_0_0_fu_138_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_fu_442_p3[7]),
        .Q(pixbuf_cb_val_V_3_0_0_fu_138[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_fu_114[0]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[0]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_110[0]),
        .O(conv_i_i75_fu_514_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_fu_114[1]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[1]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_110[1]),
        .O(conv_i_i75_fu_514_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_fu_114[2]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[2]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_110[2]),
        .O(conv_i_i75_fu_514_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_fu_114[3]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[3]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_110[3]),
        .O(conv_i_i75_fu_514_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_fu_114[4]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[4]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_110[4]),
        .O(conv_i_i75_fu_514_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_fu_114[5]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[5]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_110[5]),
        .O(conv_i_i75_fu_514_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_fu_114[6]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[6]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_110[6]),
        .O(conv_i_i75_fu_514_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_2_0_0_fu_114[7]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[7]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_3_0_0_fu_110[7]),
        .O(conv_i_i75_fu_514_p1[7]));
  FDRE \pixbuf_cr_val_V_2_0_0_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i75_fu_514_p1[0]),
        .Q(pixbuf_cr_val_V_2_0_0_fu_114[0]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_2_0_0_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i75_fu_514_p1[1]),
        .Q(pixbuf_cr_val_V_2_0_0_fu_114[1]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_2_0_0_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i75_fu_514_p1[2]),
        .Q(pixbuf_cr_val_V_2_0_0_fu_114[2]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_2_0_0_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i75_fu_514_p1[3]),
        .Q(pixbuf_cr_val_V_2_0_0_fu_114[3]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_2_0_0_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i75_fu_514_p1[4]),
        .Q(pixbuf_cr_val_V_2_0_0_fu_114[4]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_2_0_0_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i75_fu_514_p1[5]),
        .Q(pixbuf_cr_val_V_2_0_0_fu_114[5]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_2_0_0_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i75_fu_514_p1[6]),
        .Q(pixbuf_cr_val_V_2_0_0_fu_114[6]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_2_0_0_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(conv_i_i75_fu_514_p1[7]),
        .Q(pixbuf_cr_val_V_2_0_0_fu_114[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_3_0_0_fu_110[0]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[0]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_fu_106[0]),
        .O(select_ln1539_5_fu_477_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_3_0_0_fu_110[1]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[1]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_fu_106[1]),
        .O(select_ln1539_5_fu_477_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_3_0_0_fu_110[2]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[2]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_fu_106[2]),
        .O(select_ln1539_5_fu_477_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_3_0_0_fu_110[3]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[3]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_fu_106[3]),
        .O(select_ln1539_5_fu_477_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_3_0_0_fu_110[4]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[4]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_fu_106[4]),
        .O(select_ln1539_5_fu_477_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_3_0_0_fu_110[5]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[5]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_fu_106[5]),
        .O(select_ln1539_5_fu_477_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_3_0_0_fu_110[6]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[6]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_fu_106[6]),
        .O(select_ln1539_5_fu_477_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \pixbuf_cr_val_V_3_0_0_fu_110[7]_i_1 
       (.I0(mpix_cr_val_V_0_fu_98[7]),
        .I1(cmp119_reg_843_pp0_iter1_reg),
        .I2(pixbuf_cr_val_V_4_0_0_fu_106[7]),
        .O(select_ln1539_5_fu_477_p3[7]));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_5_fu_477_p3[0]),
        .Q(pixbuf_cr_val_V_3_0_0_fu_110[0]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_5_fu_477_p3[1]),
        .Q(pixbuf_cr_val_V_3_0_0_fu_110[1]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_5_fu_477_p3[2]),
        .Q(pixbuf_cr_val_V_3_0_0_fu_110[2]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_5_fu_477_p3[3]),
        .Q(pixbuf_cr_val_V_3_0_0_fu_110[3]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_5_fu_477_p3[4]),
        .Q(pixbuf_cr_val_V_3_0_0_fu_110[4]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_5_fu_477_p3[5]),
        .Q(pixbuf_cr_val_V_3_0_0_fu_110[5]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_5_fu_477_p3[6]),
        .Q(pixbuf_cr_val_V_3_0_0_fu_110[6]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_3_0_0_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(select_ln1539_5_fu_477_p3[7]),
        .Q(pixbuf_cr_val_V_3_0_0_fu_110[7]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cr_val_V_0_fu_98[0]),
        .Q(pixbuf_cr_val_V_4_0_0_fu_106[0]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cr_val_V_0_fu_98[1]),
        .Q(pixbuf_cr_val_V_4_0_0_fu_106[1]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cr_val_V_0_fu_98[2]),
        .Q(pixbuf_cr_val_V_4_0_0_fu_106[2]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cr_val_V_0_fu_98[3]),
        .Q(pixbuf_cr_val_V_4_0_0_fu_106[3]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cr_val_V_0_fu_98[4]),
        .Q(pixbuf_cr_val_V_4_0_0_fu_106[4]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cr_val_V_0_fu_98[5]),
        .Q(pixbuf_cr_val_V_4_0_0_fu_106[5]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cr_val_V_0_fu_98[6]),
        .Q(pixbuf_cr_val_V_4_0_0_fu_106[6]),
        .R(1'b0));
  FDRE \pixbuf_cr_val_V_4_0_0_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .D(mpix_cr_val_V_0_fu_98[7]),
        .Q(pixbuf_cr_val_V_4_0_0_fu_106[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg[0]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_2_0_02_fu_150_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_82[0]),
        .Q(pixbuf_y_val_V_2_0_02_fu_150[0]));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg[1]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_2_0_02_fu_150_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_82[1]),
        .Q(pixbuf_y_val_V_2_0_02_fu_150[1]));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg[2]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_2_0_02_fu_150_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_82[2]),
        .Q(pixbuf_y_val_V_2_0_02_fu_150[2]));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg[3]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_2_0_02_fu_150_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_82[3]),
        .Q(pixbuf_y_val_V_2_0_02_fu_150[3]));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg[4]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_2_0_02_fu_150_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_82[4]),
        .Q(pixbuf_y_val_V_2_0_02_fu_150[4]));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg[5]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_2_0_02_fu_150_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_82[5]),
        .Q(pixbuf_y_val_V_2_0_02_fu_150[5]));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg[6]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_2_0_02_fu_150_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_82[6]),
        .Q(pixbuf_y_val_V_2_0_02_fu_150[6]));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_2_0_02_fu_150_reg[7]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_2_0_02_fu_150_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_0_fu_82[7]),
        .Q(pixbuf_y_val_V_2_0_02_fu_150[7]));
  FDRE \pixbuf_y_val_V_2_0_02_load_reg_877_reg[0] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_2_0_02_fu_150[0]),
        .Q(pixbuf_y_val_V_2_0_02_load_reg_877[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_0_02_load_reg_877_reg[1] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_2_0_02_fu_150[1]),
        .Q(pixbuf_y_val_V_2_0_02_load_reg_877[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_0_02_load_reg_877_reg[2] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_2_0_02_fu_150[2]),
        .Q(pixbuf_y_val_V_2_0_02_load_reg_877[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_0_02_load_reg_877_reg[3] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_2_0_02_fu_150[3]),
        .Q(pixbuf_y_val_V_2_0_02_load_reg_877[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_0_02_load_reg_877_reg[4] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_2_0_02_fu_150[4]),
        .Q(pixbuf_y_val_V_2_0_02_load_reg_877[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_0_02_load_reg_877_reg[5] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_2_0_02_fu_150[5]),
        .Q(pixbuf_y_val_V_2_0_02_load_reg_877[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_0_02_load_reg_877_reg[6] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_2_0_02_fu_150[6]),
        .Q(pixbuf_y_val_V_2_0_02_load_reg_877[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_2_0_02_load_reg_877_reg[7] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_2_0_02_fu_150[7]),
        .Q(pixbuf_y_val_V_2_0_02_load_reg_877[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg[0]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_3_0_03_fu_154_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_1_fu_94[0]),
        .Q(pixbuf_y_val_V_3_0_03_fu_154[0]));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg[1]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_3_0_03_fu_154_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_1_fu_94[1]),
        .Q(pixbuf_y_val_V_3_0_03_fu_154[1]));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg[2]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_3_0_03_fu_154_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_1_fu_94[2]),
        .Q(pixbuf_y_val_V_3_0_03_fu_154[2]));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg[3]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_3_0_03_fu_154_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_1_fu_94[3]),
        .Q(pixbuf_y_val_V_3_0_03_fu_154[3]));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg[4]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_3_0_03_fu_154_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_1_fu_94[4]),
        .Q(pixbuf_y_val_V_3_0_03_fu_154[4]));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg[5]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_3_0_03_fu_154_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_1_fu_94[5]),
        .Q(pixbuf_y_val_V_3_0_03_fu_154[5]));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg[6]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_3_0_03_fu_154_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_1_fu_94[6]),
        .Q(pixbuf_y_val_V_3_0_03_fu_154[6]));
  (* srl_bus_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg " *) 
  (* srl_name = "inst/\v_hcresampler_core15_U0/pixbuf_y_val_V_3_0_03_fu_154_reg[7]_srl3 " *) 
  SRL16E \pixbuf_y_val_V_3_0_03_fu_154_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(mpix_cb_val_V_0_2_fu_1420),
        .CLK(ap_clk),
        .D(mpix_y_val_V_1_fu_94[7]),
        .Q(pixbuf_y_val_V_3_0_03_fu_154[7]));
  FDRE \pixbuf_y_val_V_3_0_03_load_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_3_0_03_fu_154[0]),
        .Q(pixbuf_y_val_V_3_0_03_load_reg_882[0]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_0_03_load_reg_882_reg[1] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_3_0_03_fu_154[1]),
        .Q(pixbuf_y_val_V_3_0_03_load_reg_882[1]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_0_03_load_reg_882_reg[2] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_3_0_03_fu_154[2]),
        .Q(pixbuf_y_val_V_3_0_03_load_reg_882[2]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_0_03_load_reg_882_reg[3] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_3_0_03_fu_154[3]),
        .Q(pixbuf_y_val_V_3_0_03_load_reg_882[3]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_0_03_load_reg_882_reg[4] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_3_0_03_fu_154[4]),
        .Q(pixbuf_y_val_V_3_0_03_load_reg_882[4]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_0_03_load_reg_882_reg[5] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_3_0_03_fu_154[5]),
        .Q(pixbuf_y_val_V_3_0_03_load_reg_882[5]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_0_03_load_reg_882_reg[6] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_3_0_03_fu_154[6]),
        .Q(pixbuf_y_val_V_3_0_03_load_reg_882[6]),
        .R(1'b0));
  FDRE \pixbuf_y_val_V_3_0_03_load_reg_882_reg[7] 
       (.C(ap_clk),
        .CE(\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 ),
        .D(pixbuf_y_val_V_3_0_03_fu_154[7]),
        .Q(pixbuf_y_val_V_3_0_03_load_reg_882[7]),
        .R(1'b0));
  FDRE \select_ln1443_reg_806_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(ap_block_pp0_stage0_110014),
        .Q(select_ln1443_reg_806_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_1_reg_853[0]_i_1 
       (.I0(icmp_ln1448_fu_276_p2),
        .I1(\icmp_ln1448_reg_835[0]_i_1_n_4 ),
        .O(p_6_in));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_853[0]_i_10 
       (.I0(\x_reg_212_reg[14]_0 [8]),
        .O(\tmp_1_reg_853[0]_i_10_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_853[0]_i_11 
       (.I0(\x_reg_212_reg[14]_0 [7]),
        .O(\tmp_1_reg_853[0]_i_11_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_853[0]_i_12 
       (.I0(\x_reg_212_reg[14]_0 [6]),
        .O(\tmp_1_reg_853[0]_i_12_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_853[0]_i_13 
       (.I0(\x_reg_212_reg[14]_0 [5]),
        .O(\tmp_1_reg_853[0]_i_13_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_853[0]_i_14 
       (.I0(\x_reg_212_reg[14]_0 [4]),
        .O(\tmp_1_reg_853[0]_i_14_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_853[0]_i_15 
       (.I0(\x_reg_212_reg[14]_0 [3]),
        .O(\tmp_1_reg_853[0]_i_15_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_853[0]_i_16 
       (.I0(\x_reg_212_reg[14]_0 [2]),
        .O(\tmp_1_reg_853[0]_i_16_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_853[0]_i_17 
       (.I0(\x_reg_212_reg[14]_0 [1]),
        .I1(select_ln1443_reg_806_reg),
        .O(\tmp_1_reg_853[0]_i_17_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_1_reg_853[0]_i_18 
       (.I0(\x_reg_212_reg[14]_0 [0]),
        .I1(select_ln1443_reg_806_reg),
        .O(\tmp_1_reg_853[0]_i_18_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_853[0]_i_4 
       (.I0(\x_reg_212_reg[14]_0 [14]),
        .O(\tmp_1_reg_853[0]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_853[0]_i_5 
       (.I0(\x_reg_212_reg[14]_0 [13]),
        .O(\tmp_1_reg_853[0]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_853[0]_i_6 
       (.I0(\x_reg_212_reg[14]_0 [12]),
        .O(\tmp_1_reg_853[0]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_853[0]_i_7 
       (.I0(\x_reg_212_reg[14]_0 [11]),
        .O(\tmp_1_reg_853[0]_i_7_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_853[0]_i_8 
       (.I0(\x_reg_212_reg[14]_0 [10]),
        .O(\tmp_1_reg_853[0]_i_8_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_853[0]_i_9 
       (.I0(\x_reg_212_reg[14]_0 [9]),
        .O(\tmp_1_reg_853[0]_i_9_n_4 ));
  FDRE \tmp_1_reg_853_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln1448_reg_835[0]_i_1_n_4 ),
        .D(tmp_1_reg_853),
        .Q(tmp_1_reg_853_pp0_iter1_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_1_reg_853_pp0_iter2_reg[0]_i_1 
       (.I0(tmp_1_reg_853_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(tmp_1_reg_853_pp0_iter2_reg),
        .O(\tmp_1_reg_853_pp0_iter2_reg[0]_i_1_n_4 ));
  FDRE \tmp_1_reg_853_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_1_reg_853_pp0_iter2_reg[0]_i_1_n_4 ),
        .Q(tmp_1_reg_853_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_1_reg_853_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(p_0_in),
        .Q(tmp_1_reg_853),
        .R(1'b0));
  CARRY8 \tmp_1_reg_853_reg[0]_i_2 
       (.CI(\tmp_1_reg_853_reg[0]_i_3_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_1_reg_853_reg[0]_i_2_CO_UNCONNECTED [7],\tmp_1_reg_853_reg[0]_i_2_n_5 ,\tmp_1_reg_853_reg[0]_i_2_n_6 ,\tmp_1_reg_853_reg[0]_i_2_n_7 ,\tmp_1_reg_853_reg[0]_i_2_n_8 ,\tmp_1_reg_853_reg[0]_i_2_n_9 ,\tmp_1_reg_853_reg[0]_i_2_n_10 ,\tmp_1_reg_853_reg[0]_i_2_n_11 }),
        .DI({1'b0,\x_reg_212_reg[14]_0 [14:8]}),
        .O({p_0_in,\NLW_tmp_1_reg_853_reg[0]_i_2_O_UNCONNECTED [6:0]}),
        .S({1'b1,\tmp_1_reg_853[0]_i_4_n_4 ,\tmp_1_reg_853[0]_i_5_n_4 ,\tmp_1_reg_853[0]_i_6_n_4 ,\tmp_1_reg_853[0]_i_7_n_4 ,\tmp_1_reg_853[0]_i_8_n_4 ,\tmp_1_reg_853[0]_i_9_n_4 ,\tmp_1_reg_853[0]_i_10_n_4 }));
  CARRY8 \tmp_1_reg_853_reg[0]_i_3 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\tmp_1_reg_853_reg[0]_i_3_n_4 ,\tmp_1_reg_853_reg[0]_i_3_n_5 ,\tmp_1_reg_853_reg[0]_i_3_n_6 ,\tmp_1_reg_853_reg[0]_i_3_n_7 ,\tmp_1_reg_853_reg[0]_i_3_n_8 ,\tmp_1_reg_853_reg[0]_i_3_n_9 ,\tmp_1_reg_853_reg[0]_i_3_n_10 ,\tmp_1_reg_853_reg[0]_i_3_n_11 }),
        .DI(\x_reg_212_reg[14]_0 [7:0]),
        .O(\NLW_tmp_1_reg_853_reg[0]_i_3_O_UNCONNECTED [7:0]),
        .S({\tmp_1_reg_853[0]_i_11_n_4 ,\tmp_1_reg_853[0]_i_12_n_4 ,\tmp_1_reg_853[0]_i_13_n_4 ,\tmp_1_reg_853[0]_i_14_n_4 ,\tmp_1_reg_853[0]_i_15_n_4 ,\tmp_1_reg_853[0]_i_16_n_4 ,\tmp_1_reg_853[0]_i_17_n_4 ,\tmp_1_reg_853[0]_i_18_n_4 }));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_212[0]_i_1 
       (.I0(\x_reg_212_reg[14]_0 [0]),
        .O(\x_reg_212[0]_i_1_n_4 ));
  LUT5 #(
    .INIT(32'h7F000000)) 
    \x_reg_212[14]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln1448_reg_835[0]_i_1_n_4 ),
        .I2(icmp_ln1448_fu_276_p2),
        .I3(Q[1]),
        .I4(CO),
        .O(x_reg_212));
  LUT3 #(
    .INIT(8'h80)) 
    \x_reg_212[14]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\icmp_ln1448_reg_835[0]_i_1_n_4 ),
        .I2(icmp_ln1448_fu_276_p2),
        .O(x_reg_2120));
  FDRE \x_reg_212_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_2120),
        .D(\x_reg_212[0]_i_1_n_4 ),
        .Q(\x_reg_212_reg[14]_0 [0]),
        .R(x_reg_212));
  FDRE \x_reg_212_reg[10] 
       (.C(ap_clk),
        .CE(x_reg_2120),
        .D(x_1_fu_266_p2[10]),
        .Q(\x_reg_212_reg[14]_0 [10]),
        .R(x_reg_212));
  FDRE \x_reg_212_reg[11] 
       (.C(ap_clk),
        .CE(x_reg_2120),
        .D(x_1_fu_266_p2[11]),
        .Q(\x_reg_212_reg[14]_0 [11]),
        .R(x_reg_212));
  FDRE \x_reg_212_reg[12] 
       (.C(ap_clk),
        .CE(x_reg_2120),
        .D(x_1_fu_266_p2[12]),
        .Q(\x_reg_212_reg[14]_0 [12]),
        .R(x_reg_212));
  FDRE \x_reg_212_reg[13] 
       (.C(ap_clk),
        .CE(x_reg_2120),
        .D(x_1_fu_266_p2[13]),
        .Q(\x_reg_212_reg[14]_0 [13]),
        .R(x_reg_212));
  FDRE \x_reg_212_reg[14] 
       (.C(ap_clk),
        .CE(x_reg_2120),
        .D(x_1_fu_266_p2[14]),
        .Q(\x_reg_212_reg[14]_0 [14]),
        .R(x_reg_212));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_reg_212_reg[14]_i_3 
       (.CI(\x_reg_212_reg[8]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_x_reg_212_reg[14]_i_3_CO_UNCONNECTED [7:5],\x_reg_212_reg[14]_i_3_n_7 ,\x_reg_212_reg[14]_i_3_n_8 ,\x_reg_212_reg[14]_i_3_n_9 ,\x_reg_212_reg[14]_i_3_n_10 ,\x_reg_212_reg[14]_i_3_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_x_reg_212_reg[14]_i_3_O_UNCONNECTED [7:6],x_1_fu_266_p2[14:9]}),
        .S({1'b0,1'b0,\x_reg_212_reg[14]_0 [14:9]}));
  FDRE \x_reg_212_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_2120),
        .D(x_1_fu_266_p2[1]),
        .Q(\x_reg_212_reg[14]_0 [1]),
        .R(x_reg_212));
  FDRE \x_reg_212_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_2120),
        .D(x_1_fu_266_p2[2]),
        .Q(\x_reg_212_reg[14]_0 [2]),
        .R(x_reg_212));
  FDRE \x_reg_212_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_2120),
        .D(x_1_fu_266_p2[3]),
        .Q(\x_reg_212_reg[14]_0 [3]),
        .R(x_reg_212));
  FDRE \x_reg_212_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_2120),
        .D(x_1_fu_266_p2[4]),
        .Q(\x_reg_212_reg[14]_0 [4]),
        .R(x_reg_212));
  FDRE \x_reg_212_reg[5] 
       (.C(ap_clk),
        .CE(x_reg_2120),
        .D(x_1_fu_266_p2[5]),
        .Q(\x_reg_212_reg[14]_0 [5]),
        .R(x_reg_212));
  FDRE \x_reg_212_reg[6] 
       (.C(ap_clk),
        .CE(x_reg_2120),
        .D(x_1_fu_266_p2[6]),
        .Q(\x_reg_212_reg[14]_0 [6]),
        .R(x_reg_212));
  FDRE \x_reg_212_reg[7] 
       (.C(ap_clk),
        .CE(x_reg_2120),
        .D(x_1_fu_266_p2[7]),
        .Q(\x_reg_212_reg[14]_0 [7]),
        .R(x_reg_212));
  FDRE \x_reg_212_reg[8] 
       (.C(ap_clk),
        .CE(x_reg_2120),
        .D(x_1_fu_266_p2[8]),
        .Q(\x_reg_212_reg[14]_0 [8]),
        .R(x_reg_212));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \x_reg_212_reg[8]_i_1 
       (.CI(\x_reg_212_reg[14]_0 [0]),
        .CI_TOP(1'b0),
        .CO({\x_reg_212_reg[8]_i_1_n_4 ,\x_reg_212_reg[8]_i_1_n_5 ,\x_reg_212_reg[8]_i_1_n_6 ,\x_reg_212_reg[8]_i_1_n_7 ,\x_reg_212_reg[8]_i_1_n_8 ,\x_reg_212_reg[8]_i_1_n_9 ,\x_reg_212_reg[8]_i_1_n_10 ,\x_reg_212_reg[8]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(x_1_fu_266_p2[8:1]),
        .S(\x_reg_212_reg[14]_0 [8:1]));
  FDRE \x_reg_212_reg[9] 
       (.C(ap_clk),
        .CE(x_reg_2120),
        .D(x_1_fu_266_p2[9]),
        .Q(\x_reg_212_reg[14]_0 [9]),
        .R(x_reg_212));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_821[0]_i_1 
       (.I0(\y_reg_201_reg[14]_0 [0]),
        .O(y_1_fu_251_p2[0]));
  FDRE \y_1_reg_821_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_251_p2[0]),
        .Q(y_1_reg_821[0]),
        .R(1'b0));
  FDRE \y_1_reg_821_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_251_p2[10]),
        .Q(y_1_reg_821[10]),
        .R(1'b0));
  FDRE \y_1_reg_821_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_251_p2[11]),
        .Q(y_1_reg_821[11]),
        .R(1'b0));
  FDRE \y_1_reg_821_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_251_p2[12]),
        .Q(y_1_reg_821[12]),
        .R(1'b0));
  FDRE \y_1_reg_821_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_251_p2[13]),
        .Q(y_1_reg_821[13]),
        .R(1'b0));
  FDRE \y_1_reg_821_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_251_p2[14]),
        .Q(y_1_reg_821[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_1_reg_821_reg[14]_i_1 
       (.CI(\y_1_reg_821_reg[8]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_y_1_reg_821_reg[14]_i_1_CO_UNCONNECTED [7:5],\y_1_reg_821_reg[14]_i_1_n_7 ,\y_1_reg_821_reg[14]_i_1_n_8 ,\y_1_reg_821_reg[14]_i_1_n_9 ,\y_1_reg_821_reg[14]_i_1_n_10 ,\y_1_reg_821_reg[14]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_1_reg_821_reg[14]_i_1_O_UNCONNECTED [7:6],y_1_fu_251_p2[14:9]}),
        .S({1'b0,1'b0,\y_reg_201_reg[14]_0 [14:9]}));
  FDRE \y_1_reg_821_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_251_p2[1]),
        .Q(y_1_reg_821[1]),
        .R(1'b0));
  FDRE \y_1_reg_821_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_251_p2[2]),
        .Q(y_1_reg_821[2]),
        .R(1'b0));
  FDRE \y_1_reg_821_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_251_p2[3]),
        .Q(y_1_reg_821[3]),
        .R(1'b0));
  FDRE \y_1_reg_821_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_251_p2[4]),
        .Q(y_1_reg_821[4]),
        .R(1'b0));
  FDRE \y_1_reg_821_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_251_p2[5]),
        .Q(y_1_reg_821[5]),
        .R(1'b0));
  FDRE \y_1_reg_821_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_251_p2[6]),
        .Q(y_1_reg_821[6]),
        .R(1'b0));
  FDRE \y_1_reg_821_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_251_p2[7]),
        .Q(y_1_reg_821[7]),
        .R(1'b0));
  FDRE \y_1_reg_821_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_251_p2[8]),
        .Q(y_1_reg_821[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \y_1_reg_821_reg[8]_i_1 
       (.CI(\y_reg_201_reg[14]_0 [0]),
        .CI_TOP(1'b0),
        .CO({\y_1_reg_821_reg[8]_i_1_n_4 ,\y_1_reg_821_reg[8]_i_1_n_5 ,\y_1_reg_821_reg[8]_i_1_n_6 ,\y_1_reg_821_reg[8]_i_1_n_7 ,\y_1_reg_821_reg[8]_i_1_n_8 ,\y_1_reg_821_reg[8]_i_1_n_9 ,\y_1_reg_821_reg[8]_i_1_n_10 ,\y_1_reg_821_reg[8]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(y_1_fu_251_p2[8:1]),
        .S(\y_reg_201_reg[14]_0 [8:1]));
  FDRE \y_1_reg_821_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(y_1_fu_251_p2[9]),
        .Q(y_1_reg_821[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \y_reg_201[14]_i_1 
       (.I0(v_hcresampler_core15_U0_ap_start),
        .I1(Q[0]),
        .I2(ap_CS_fsm_state7),
        .O(y_reg_201));
  FDRE \y_reg_201_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_821[0]),
        .Q(\y_reg_201_reg[14]_0 [0]),
        .R(y_reg_201));
  FDRE \y_reg_201_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_821[10]),
        .Q(\y_reg_201_reg[14]_0 [10]),
        .R(y_reg_201));
  FDRE \y_reg_201_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_821[11]),
        .Q(\y_reg_201_reg[14]_0 [11]),
        .R(y_reg_201));
  FDRE \y_reg_201_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_821[12]),
        .Q(\y_reg_201_reg[14]_0 [12]),
        .R(y_reg_201));
  FDRE \y_reg_201_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_821[13]),
        .Q(\y_reg_201_reg[14]_0 [13]),
        .R(y_reg_201));
  FDRE \y_reg_201_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_821[14]),
        .Q(\y_reg_201_reg[14]_0 [14]),
        .R(y_reg_201));
  FDRE \y_reg_201_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_821[1]),
        .Q(\y_reg_201_reg[14]_0 [1]),
        .R(y_reg_201));
  FDRE \y_reg_201_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_821[2]),
        .Q(\y_reg_201_reg[14]_0 [2]),
        .R(y_reg_201));
  FDRE \y_reg_201_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_821[3]),
        .Q(\y_reg_201_reg[14]_0 [3]),
        .R(y_reg_201));
  FDRE \y_reg_201_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_821[4]),
        .Q(\y_reg_201_reg[14]_0 [4]),
        .R(y_reg_201));
  FDRE \y_reg_201_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_821[5]),
        .Q(\y_reg_201_reg[14]_0 [5]),
        .R(y_reg_201));
  FDRE \y_reg_201_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_821[6]),
        .Q(\y_reg_201_reg[14]_0 [6]),
        .R(y_reg_201));
  FDRE \y_reg_201_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_821[7]),
        .Q(\y_reg_201_reg[14]_0 [7]),
        .R(y_reg_201));
  FDRE \y_reg_201_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_821[8]),
        .Q(\y_reg_201_reg[14]_0 [8]),
        .R(y_reg_201));
  FDRE \y_reg_201_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(y_1_reg_821[9]),
        .Q(\y_reg_201_reg[14]_0 [9]),
        .R(y_reg_201));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CTRL_ADDR_WIDTH = "16" *) (* C_S_AXI_CTRL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CTRL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_hscaler
   (s_axi_CTRL_AWVALID,
    s_axi_CTRL_AWREADY,
    s_axi_CTRL_AWADDR,
    s_axi_CTRL_WVALID,
    s_axi_CTRL_WREADY,
    s_axi_CTRL_WDATA,
    s_axi_CTRL_WSTRB,
    s_axi_CTRL_ARVALID,
    s_axi_CTRL_ARREADY,
    s_axi_CTRL_ARADDR,
    s_axi_CTRL_RVALID,
    s_axi_CTRL_RREADY,
    s_axi_CTRL_RDATA,
    s_axi_CTRL_RRESP,
    s_axi_CTRL_BVALID,
    s_axi_CTRL_BREADY,
    s_axi_CTRL_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axis_video_TDATA,
    s_axis_video_TKEEP,
    s_axis_video_TSTRB,
    s_axis_video_TUSER,
    s_axis_video_TLAST,
    s_axis_video_TID,
    s_axis_video_TDEST,
    m_axis_video_TDATA,
    m_axis_video_TKEEP,
    m_axis_video_TSTRB,
    m_axis_video_TUSER,
    m_axis_video_TLAST,
    m_axis_video_TID,
    m_axis_video_TDEST,
    s_axis_video_TVALID,
    s_axis_video_TREADY,
    m_axis_video_TVALID,
    m_axis_video_TREADY);
  input s_axi_CTRL_AWVALID;
  output s_axi_CTRL_AWREADY;
  input [15:0]s_axi_CTRL_AWADDR;
  input s_axi_CTRL_WVALID;
  output s_axi_CTRL_WREADY;
  input [31:0]s_axi_CTRL_WDATA;
  input [3:0]s_axi_CTRL_WSTRB;
  input s_axi_CTRL_ARVALID;
  output s_axi_CTRL_ARREADY;
  input [15:0]s_axi_CTRL_ARADDR;
  output s_axi_CTRL_RVALID;
  input s_axi_CTRL_RREADY;
  output [31:0]s_axi_CTRL_RDATA;
  output [1:0]s_axi_CTRL_RRESP;
  output s_axi_CTRL_BVALID;
  input s_axi_CTRL_BREADY;
  output [1:0]s_axi_CTRL_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [47:0]s_axis_video_TDATA;
  input [5:0]s_axis_video_TKEEP;
  input [5:0]s_axis_video_TSTRB;
  input [0:0]s_axis_video_TUSER;
  input [0:0]s_axis_video_TLAST;
  input [0:0]s_axis_video_TID;
  input [0:0]s_axis_video_TDEST;
  output [47:0]m_axis_video_TDATA;
  output [5:0]m_axis_video_TKEEP;
  output [5:0]m_axis_video_TSTRB;
  output [0:0]m_axis_video_TUSER;
  output [0:0]m_axis_video_TLAST;
  output [0:0]m_axis_video_TID;
  output [0:0]m_axis_video_TDEST;
  input s_axis_video_TVALID;
  output s_axis_video_TREADY;
  output m_axis_video_TVALID;
  input m_axis_video_TREADY;

  wire \<const0> ;
  wire AXIvideo2MultiPixStream_U0_ColorMode_read;
  wire AXIvideo2MultiPixStream_U0_ap_start;
  wire AXIvideo2MultiPixStream_U0_n_10;
  wire AXIvideo2MultiPixStream_U0_n_13;
  wire AXIvideo2MultiPixStream_U0_n_14;
  wire AXIvideo2MultiPixStream_U0_n_15;
  wire AXIvideo2MultiPixStream_U0_n_17;
  wire AXIvideo2MultiPixStream_U0_n_18;
  wire AXIvideo2MultiPixStream_U0_n_30;
  wire AXIvideo2MultiPixStream_U0_n_31;
  wire AXIvideo2MultiPixStream_U0_n_5;
  wire AXIvideo2MultiPixStream_U0_n_6;
  wire AXIvideo2MultiPixStream_U0_n_7;
  wire AXIvideo2MultiPixStream_U0_n_8;
  wire AXIvideo2MultiPixStream_U0_n_9;
  wire [47:0]AXIvideo2MultiPixStream_U0_stream_in_din;
  wire AXIvideo2MultiPixStream_U0_stream_in_write;
  wire Block_split12_proc_U0_ColorMode_out_write;
  wire Block_split12_proc_U0_ap_return_0;
  wire Block_split12_proc_U0_ap_start;
  wire Block_split12_proc_U0_n_7;
  wire Block_split13_proc_U0_ap_start;
  wire Block_split13_proc_U0_bPassThruCsc_out_din;
  wire Block_split13_proc_U0_bPassThruHcr2_out_din;
  wire Block_split13_proc_U0_bPassThruVcr_out_din;
  wire Block_split13_proc_U0_n_5;
  wire CTRL_s_axi_U_n_10;
  wire CTRL_s_axi_U_n_100;
  wire CTRL_s_axi_U_n_101;
  wire CTRL_s_axi_U_n_102;
  wire CTRL_s_axi_U_n_103;
  wire CTRL_s_axi_U_n_104;
  wire CTRL_s_axi_U_n_105;
  wire CTRL_s_axi_U_n_106;
  wire CTRL_s_axi_U_n_107;
  wire CTRL_s_axi_U_n_108;
  wire CTRL_s_axi_U_n_109;
  wire CTRL_s_axi_U_n_11;
  wire CTRL_s_axi_U_n_110;
  wire CTRL_s_axi_U_n_111;
  wire CTRL_s_axi_U_n_112;
  wire CTRL_s_axi_U_n_113;
  wire CTRL_s_axi_U_n_114;
  wire CTRL_s_axi_U_n_115;
  wire CTRL_s_axi_U_n_116;
  wire CTRL_s_axi_U_n_117;
  wire CTRL_s_axi_U_n_119;
  wire CTRL_s_axi_U_n_12;
  wire CTRL_s_axi_U_n_13;
  wire CTRL_s_axi_U_n_14;
  wire CTRL_s_axi_U_n_140;
  wire CTRL_s_axi_U_n_15;
  wire CTRL_s_axi_U_n_157;
  wire CTRL_s_axi_U_n_16;
  wire CTRL_s_axi_U_n_17;
  wire CTRL_s_axi_U_n_18;
  wire CTRL_s_axi_U_n_19;
  wire CTRL_s_axi_U_n_191;
  wire CTRL_s_axi_U_n_193;
  wire CTRL_s_axi_U_n_194;
  wire CTRL_s_axi_U_n_195;
  wire CTRL_s_axi_U_n_196;
  wire CTRL_s_axi_U_n_197;
  wire CTRL_s_axi_U_n_198;
  wire CTRL_s_axi_U_n_20;
  wire CTRL_s_axi_U_n_21;
  wire CTRL_s_axi_U_n_215;
  wire CTRL_s_axi_U_n_216;
  wire CTRL_s_axi_U_n_217;
  wire CTRL_s_axi_U_n_218;
  wire CTRL_s_axi_U_n_219;
  wire CTRL_s_axi_U_n_22;
  wire CTRL_s_axi_U_n_220;
  wire CTRL_s_axi_U_n_221;
  wire CTRL_s_axi_U_n_23;
  wire CTRL_s_axi_U_n_24;
  wire CTRL_s_axi_U_n_25;
  wire CTRL_s_axi_U_n_26;
  wire CTRL_s_axi_U_n_260;
  wire CTRL_s_axi_U_n_261;
  wire CTRL_s_axi_U_n_264;
  wire CTRL_s_axi_U_n_265;
  wire CTRL_s_axi_U_n_266;
  wire CTRL_s_axi_U_n_267;
  wire CTRL_s_axi_U_n_268;
  wire CTRL_s_axi_U_n_269;
  wire CTRL_s_axi_U_n_27;
  wire CTRL_s_axi_U_n_270;
  wire CTRL_s_axi_U_n_28;
  wire CTRL_s_axi_U_n_29;
  wire CTRL_s_axi_U_n_30;
  wire CTRL_s_axi_U_n_31;
  wire CTRL_s_axi_U_n_32;
  wire CTRL_s_axi_U_n_33;
  wire CTRL_s_axi_U_n_34;
  wire CTRL_s_axi_U_n_35;
  wire CTRL_s_axi_U_n_36;
  wire CTRL_s_axi_U_n_37;
  wire CTRL_s_axi_U_n_38;
  wire CTRL_s_axi_U_n_39;
  wire CTRL_s_axi_U_n_4;
  wire CTRL_s_axi_U_n_40;
  wire CTRL_s_axi_U_n_41;
  wire CTRL_s_axi_U_n_42;
  wire CTRL_s_axi_U_n_43;
  wire CTRL_s_axi_U_n_44;
  wire CTRL_s_axi_U_n_45;
  wire CTRL_s_axi_U_n_46;
  wire CTRL_s_axi_U_n_47;
  wire CTRL_s_axi_U_n_48;
  wire CTRL_s_axi_U_n_49;
  wire CTRL_s_axi_U_n_5;
  wire CTRL_s_axi_U_n_50;
  wire CTRL_s_axi_U_n_51;
  wire CTRL_s_axi_U_n_52;
  wire CTRL_s_axi_U_n_53;
  wire CTRL_s_axi_U_n_54;
  wire CTRL_s_axi_U_n_55;
  wire CTRL_s_axi_U_n_56;
  wire CTRL_s_axi_U_n_57;
  wire CTRL_s_axi_U_n_58;
  wire CTRL_s_axi_U_n_59;
  wire CTRL_s_axi_U_n_6;
  wire CTRL_s_axi_U_n_60;
  wire CTRL_s_axi_U_n_61;
  wire CTRL_s_axi_U_n_62;
  wire CTRL_s_axi_U_n_63;
  wire CTRL_s_axi_U_n_64;
  wire CTRL_s_axi_U_n_65;
  wire CTRL_s_axi_U_n_66;
  wire CTRL_s_axi_U_n_67;
  wire CTRL_s_axi_U_n_68;
  wire CTRL_s_axi_U_n_69;
  wire CTRL_s_axi_U_n_7;
  wire CTRL_s_axi_U_n_70;
  wire CTRL_s_axi_U_n_71;
  wire CTRL_s_axi_U_n_72;
  wire CTRL_s_axi_U_n_73;
  wire CTRL_s_axi_U_n_74;
  wire CTRL_s_axi_U_n_75;
  wire CTRL_s_axi_U_n_76;
  wire CTRL_s_axi_U_n_77;
  wire CTRL_s_axi_U_n_78;
  wire CTRL_s_axi_U_n_79;
  wire CTRL_s_axi_U_n_8;
  wire CTRL_s_axi_U_n_80;
  wire CTRL_s_axi_U_n_81;
  wire CTRL_s_axi_U_n_82;
  wire CTRL_s_axi_U_n_83;
  wire CTRL_s_axi_U_n_84;
  wire CTRL_s_axi_U_n_85;
  wire CTRL_s_axi_U_n_86;
  wire CTRL_s_axi_U_n_87;
  wire CTRL_s_axi_U_n_88;
  wire CTRL_s_axi_U_n_89;
  wire CTRL_s_axi_U_n_9;
  wire CTRL_s_axi_U_n_90;
  wire CTRL_s_axi_U_n_91;
  wire CTRL_s_axi_U_n_92;
  wire CTRL_s_axi_U_n_93;
  wire CTRL_s_axi_U_n_94;
  wire CTRL_s_axi_U_n_95;
  wire CTRL_s_axi_U_n_96;
  wire CTRL_s_axi_U_n_97;
  wire CTRL_s_axi_U_n_98;
  wire CTRL_s_axi_U_n_99;
  wire [7:0]ColorMode;
  wire [1:0]ColorModeOut;
  wire ColorMode_c20_U_n_6;
  wire [7:0]ColorMode_c20_dout;
  wire ColorMode_c20_empty_n;
  wire ColorMode_c20_full_n;
  wire [7:0]ColorMode_c21_dout;
  wire ColorMode_c21_empty_n;
  wire ColorMode_c21_full_n;
  wire ColorMode_c_U_n_14;
  wire ColorMode_c_U_n_17;
  wire ColorMode_c_U_n_20;
  wire [7:0]ColorMode_c_dout;
  wire ColorMode_c_empty_n;
  wire ColorMode_c_full_n;
  wire [13:0]Height;
  wire MultiPixStream2AXIvideo_U0_ap_done;
  wire MultiPixStream2AXIvideo_U0_ap_start;
  wire MultiPixStream2AXIvideo_U0_n_21;
  wire MultiPixStream2AXIvideo_U0_n_6;
  wire MultiPixStream2AXIvideo_U0_stream_out_420_read;
  wire [15:0]WidthIn;
  wire [15:0]WidthOut;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_12;
  wire ap_CS_fsm_state1_16;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_13;
  wire ap_CS_fsm_state2_17;
  wire ap_NS_fsm117_out;
  wire ap_block_pp0_stage0_110014;
  wire ap_clk;
  wire ap_condition_1167;
  wire ap_done_reg;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter00_1;
  wire [11:2]ap_phi_mux_x_phi_fu_731_p4;
  wire ap_return_0_preg;
  wire ap_return_1_preg;
  wire ap_return_1_preg0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_bPassThruHcr1;
  wire ap_sync_channel_write_icmp_ln165_loc_channel;
  wire ap_sync_hscale_core_polyphase_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_channel_write_bPassThruHcr1;
  wire ap_sync_reg_channel_write_icmp_ln165_loc_channel;
  wire ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg_n_4;
  wire ap_sync_reg_hscale_core_polyphase_U0_ap_ready;
  wire ap_sync_reg_v_hscaler_entry22_U0_ap_ready;
  wire ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg_n_4;
  wire ap_sync_v_hscaler_entry22_U0_ap_ready;
  wire ar_hs;
  wire axi_last_V_reg_765;
  wire bPassThruCsc_c_U_n_7;
  wire bPassThruCsc_c_empty_n;
  wire bPassThruCsc_c_full_n;
  wire bPassThruHcr1_U_n_10;
  wire bPassThruHcr1_U_n_11;
  wire bPassThruHcr1_U_n_12;
  wire bPassThruHcr1_U_n_13;
  wire bPassThruHcr1_U_n_14;
  wire bPassThruHcr1_U_n_7;
  wire bPassThruHcr1_U_n_9;
  wire bPassThruHcr1_full_n;
  wire bPassThruHcr2_c_empty_n;
  wire bPassThruHcr2_c_full_n;
  wire bPassThruVcr_c_dout;
  wire bPassThruVcr_c_empty_n;
  wire bPassThruVcr_c_full_n;
  wire bPassThru_read_reg_751;
  wire cmp24_i_fu_344_p2;
  wire cmp24_i_reg_8590;
  wire \d_read_reg_22_reg[0]_i_2_n_4 ;
  wire \d_read_reg_22_reg[10]_i_2_n_4 ;
  wire \d_read_reg_22_reg[11]_i_2_n_4 ;
  wire \d_read_reg_22_reg[12]_i_2_n_4 ;
  wire \d_read_reg_22_reg[13]_i_2_n_4 ;
  wire \d_read_reg_22_reg[14]_i_2_n_4 ;
  wire \d_read_reg_22_reg[15]_i_2_n_4 ;
  wire \d_read_reg_22_reg[16]_i_2_n_4 ;
  wire \d_read_reg_22_reg[17]_i_2_n_4 ;
  wire \d_read_reg_22_reg[17]_i_3_n_4 ;
  wire \d_read_reg_22_reg[1]_i_2_n_4 ;
  wire \d_read_reg_22_reg[2]_i_2_n_4 ;
  wire \d_read_reg_22_reg[3]_i_2_n_4 ;
  wire \d_read_reg_22_reg[4]_i_2_n_4 ;
  wire \d_read_reg_22_reg[5]_i_2_n_4 ;
  wire \d_read_reg_22_reg[6]_i_2_n_4 ;
  wire \d_read_reg_22_reg[7]_i_2_n_4 ;
  wire \d_read_reg_22_reg[8]_i_2_n_4 ;
  wire \d_read_reg_22_reg[9]_i_2_n_4 ;
  wire [47:0]data_in0;
  wire [15:0]hfltCoeff_q0;
  wire [8:1]hscale_core_polyphase_U0_hfltCoeff_address0;
  wire hscale_core_polyphase_U0_hfltCoeff_ce0;
  wire hscale_core_polyphase_U0_n_18;
  wire hscale_core_polyphase_U0_n_21;
  wire hscale_core_polyphase_U0_n_23;
  wire hscale_core_polyphase_U0_n_25;
  wire hscale_core_polyphase_U0_n_27;
  wire hscale_core_polyphase_U0_n_28;
  wire hscale_core_polyphase_U0_n_6;
  wire hscale_core_polyphase_U0_n_84;
  wire hscale_core_polyphase_U0_n_85;
  wire hscale_core_polyphase_U0_n_86;
  wire hscale_core_polyphase_U0_n_87;
  wire hscale_core_polyphase_U0_n_88;
  wire hscale_core_polyphase_U0_n_89;
  wire hscale_core_polyphase_U0_n_90;
  wire hscale_core_polyphase_U0_n_93;
  wire hscale_core_polyphase_U0_n_95;
  wire [10:0]hscale_core_polyphase_U0_phasesH_address0;
  wire hscale_core_polyphase_U0_phasesH_ce0;
  wire [47:0]hscale_core_polyphase_U0_stream_scaled_din;
  wire hscale_core_polyphase_U0_stream_upsampled_read;
  wire icmp_ln1445_fu_261_p2;
  wire icmp_ln1445_fu_299_p2;
  wire icmp_ln1458_fu_286_p2;
  wire icmp_ln1458_fu_324_p2;
  wire icmp_ln165_loc_channel_U_n_11;
  wire icmp_ln165_loc_channel_U_n_12;
  wire icmp_ln165_loc_channel_U_n_13;
  wire icmp_ln165_loc_channel_U_n_6;
  wire icmp_ln165_loc_channel_U_n_7;
  wire icmp_ln165_loc_channel_dout;
  wire icmp_ln165_loc_channel_full_n;
  wire icmp_ln1671_fu_308_p2;
  wire icmp_ln659_reg_2854;
  wire int_hfltCoeff_ce10;
  wire int_phasesH_ce10;
  wire internal_full_n;
  wire internal_full_n_7;
  wire interrupt;
  wire j_reg_2510;
  wire [10:0]j_reg_251_reg;
  wire [10:0]j_reg_265_reg;
  wire [15:0]loopHeight_fu_302_p2;
  wire [15:0]loopWidth_fu_245_p2;
  wire [15:0]loopWidth_fu_275_p2;
  wire mOutPtr110_out;
  wire mOutPtr110_out_15;
  wire mOutPtr110_out_18;
  wire mOutPtr110_out_20;
  wire mOutPtr110_out_21;
  wire mOutPtr110_out_5;
  wire mOutPtr110_out_9;
  wire [47:0]m_axis_video_TDATA;
  wire [0:0]m_axis_video_TLAST;
  wire m_axis_video_TREADY;
  wire [0:0]m_axis_video_TUSER;
  wire m_axis_video_TVALID;
  wire outpix_val_V_1_reg_8570;
  wire p_13_in;
  wire p_5_in;
  wire [17:0]phasesH_q0;
  wire pixbuf_y_val_V_2_0_02_load_reg_8770;
  wire ram_reg_0_63_0_0_i_10_n_4;
  wire ram_reg_0_63_0_0_i_11_n_4;
  wire ram_reg_0_63_0_0_i_9_n_4;
  wire ram_reg_0_63_10_10_i_2_n_4;
  wire ram_reg_0_63_10_10_i_3_n_4;
  wire ram_reg_0_63_11_11_i_2_n_4;
  wire ram_reg_0_63_11_11_i_3_n_4;
  wire ram_reg_0_63_12_12_i_2_n_4;
  wire ram_reg_0_63_12_12_i_3_n_4;
  wire ram_reg_0_63_13_13_i_2_n_4;
  wire ram_reg_0_63_13_13_i_3_n_4;
  wire ram_reg_0_63_14_14_i_2_n_4;
  wire ram_reg_0_63_14_14_i_3_n_4;
  wire ram_reg_0_63_15_15_i_2_n_4;
  wire ram_reg_0_63_15_15_i_3_n_4;
  wire ram_reg_0_63_1_1_i_2_n_4;
  wire ram_reg_0_63_1_1_i_3_n_4;
  wire ram_reg_0_63_2_2_i_2_n_4;
  wire ram_reg_0_63_2_2_i_3_n_4;
  wire ram_reg_0_63_3_3_i_2_n_4;
  wire ram_reg_0_63_3_3_i_3_n_4;
  wire ram_reg_0_63_4_4_i_2_n_4;
  wire ram_reg_0_63_4_4_i_3_n_4;
  wire ram_reg_0_63_5_5_i_2_n_4;
  wire ram_reg_0_63_5_5_i_3_n_4;
  wire ram_reg_0_63_6_6_i_2_n_4;
  wire ram_reg_0_63_6_6_i_3_n_4;
  wire ram_reg_0_63_7_7_i_2_n_4;
  wire ram_reg_0_63_7_7_i_3_n_4;
  wire ram_reg_0_63_8_8_i_2_n_4;
  wire ram_reg_0_63_8_8_i_3_n_4;
  wire ram_reg_0_63_9_9_i_2_n_4;
  wire ram_reg_0_63_9_9_i_3_n_4;
  wire \rdata_reg[0]_i_4_n_4 ;
  wire \rdata_reg[0]_i_8_n_4 ;
  wire \rdata_reg[10]_i_5_n_4 ;
  wire \rdata_reg[10]_i_7_n_4 ;
  wire \rdata_reg[11]_i_5_n_4 ;
  wire \rdata_reg[11]_i_7_n_4 ;
  wire \rdata_reg[12]_i_5_n_4 ;
  wire \rdata_reg[12]_i_7_n_4 ;
  wire \rdata_reg[13]_i_5_n_4 ;
  wire \rdata_reg[13]_i_7_n_4 ;
  wire \rdata_reg[14]_i_5_n_4 ;
  wire \rdata_reg[14]_i_7_n_4 ;
  wire \rdata_reg[15]_i_10_n_4 ;
  wire \rdata_reg[15]_i_8_n_4 ;
  wire \rdata_reg[16]_i_4_n_4 ;
  wire \rdata_reg[16]_i_6_n_4 ;
  wire \rdata_reg[17]_i_4_n_4 ;
  wire \rdata_reg[17]_i_6_n_4 ;
  wire \rdata_reg[18]_i_4_n_4 ;
  wire \rdata_reg[18]_i_6_n_4 ;
  wire \rdata_reg[19]_i_4_n_4 ;
  wire \rdata_reg[19]_i_6_n_4 ;
  wire \rdata_reg[1]_i_5_n_4 ;
  wire \rdata_reg[1]_i_9_n_4 ;
  wire \rdata_reg[20]_i_4_n_4 ;
  wire \rdata_reg[20]_i_6_n_4 ;
  wire \rdata_reg[21]_i_4_n_4 ;
  wire \rdata_reg[21]_i_6_n_4 ;
  wire \rdata_reg[22]_i_4_n_4 ;
  wire \rdata_reg[22]_i_6_n_4 ;
  wire \rdata_reg[23]_i_4_n_4 ;
  wire \rdata_reg[23]_i_6_n_4 ;
  wire \rdata_reg[24]_i_4_n_4 ;
  wire \rdata_reg[24]_i_6_n_4 ;
  wire \rdata_reg[25]_i_4_n_4 ;
  wire \rdata_reg[25]_i_6_n_4 ;
  wire \rdata_reg[26]_i_4_n_4 ;
  wire \rdata_reg[26]_i_6_n_4 ;
  wire \rdata_reg[27]_i_4_n_4 ;
  wire \rdata_reg[27]_i_6_n_4 ;
  wire \rdata_reg[28]_i_4_n_4 ;
  wire \rdata_reg[28]_i_6_n_4 ;
  wire \rdata_reg[29]_i_4_n_4 ;
  wire \rdata_reg[29]_i_6_n_4 ;
  wire \rdata_reg[2]_i_4_n_4 ;
  wire \rdata_reg[2]_i_7_n_4 ;
  wire \rdata_reg[30]_i_4_n_4 ;
  wire \rdata_reg[30]_i_6_n_4 ;
  wire \rdata_reg[31]_i_11_n_4 ;
  wire \rdata_reg[31]_i_12_n_4 ;
  wire \rdata_reg[31]_i_6_n_4 ;
  wire \rdata_reg[31]_i_7_n_4 ;
  wire \rdata_reg[3]_i_4_n_4 ;
  wire \rdata_reg[3]_i_7_n_4 ;
  wire \rdata_reg[4]_i_4_n_4 ;
  wire \rdata_reg[4]_i_7_n_4 ;
  wire \rdata_reg[5]_i_4_n_4 ;
  wire \rdata_reg[5]_i_7_n_4 ;
  wire \rdata_reg[6]_i_4_n_4 ;
  wire \rdata_reg[6]_i_7_n_4 ;
  wire \rdata_reg[7]_i_4_n_4 ;
  wire \rdata_reg[7]_i_7_n_4 ;
  wire \rdata_reg[8]_i_5_n_4 ;
  wire \rdata_reg[8]_i_7_n_4 ;
  wire \rdata_reg[9]_i_5_n_4 ;
  wire \rdata_reg[9]_i_7_n_4 ;
  wire [15:0]s_axi_CTRL_ARADDR;
  wire s_axi_CTRL_ARREADY;
  wire s_axi_CTRL_ARVALID;
  wire [15:0]s_axi_CTRL_AWADDR;
  wire s_axi_CTRL_AWREADY;
  wire s_axi_CTRL_AWVALID;
  wire s_axi_CTRL_BREADY;
  wire s_axi_CTRL_BVALID;
  wire [31:0]s_axi_CTRL_RDATA;
  wire s_axi_CTRL_RREADY;
  wire s_axi_CTRL_RVALID;
  wire [31:0]s_axi_CTRL_WDATA;
  wire s_axi_CTRL_WREADY;
  wire [3:0]s_axi_CTRL_WSTRB;
  wire s_axi_CTRL_WVALID;
  wire [47:0]s_axis_video_TDATA;
  wire [0:0]s_axis_video_TLAST;
  wire s_axis_video_TREADY;
  wire [0:0]s_axis_video_TUSER;
  wire s_axis_video_TVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_11;
  wire shiftReg_ce_14;
  wire shiftReg_ce_19;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire shiftReg_ce_4;
  wire shiftReg_ce_8;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_Block_split12_proc_U0_U_n_6;
  wire start_for_Block_split12_proc_U0_U_n_7;
  wire start_for_Block_split12_proc_U0_U_n_8;
  wire start_for_Block_split12_proc_U0_full_n;
  wire start_for_MultiPixStream2AXIvideo_U0_U_n_6;
  wire start_for_MultiPixStream2AXIvideo_U0_U_n_7;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_v_csc_core_U0_full_n;
  wire start_for_v_hcresampler_core_U0_U_n_6;
  wire start_for_v_hcresampler_core_U0_U_n_7;
  wire start_for_v_hcresampler_core_U0_full_n;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire start_once_reg_10;
  wire start_once_reg_22;
  wire start_once_reg_6;
  wire [47:0]stream_in_dout;
  wire stream_in_empty_n;
  wire stream_in_full_n;
  wire stream_out_420_empty_n;
  wire stream_out_420_full_n;
  wire [47:0]stream_out_422_dout;
  wire stream_out_422_empty_n;
  wire stream_out_422_full_n;
  wire [47:0]stream_scaled_csc_dout;
  wire stream_scaled_csc_empty_n;
  wire stream_scaled_csc_full_n;
  wire [47:0]stream_scaled_dout;
  wire stream_scaled_empty_n;
  wire stream_scaled_full_n;
  wire [47:0]stream_upsampled_dout;
  wire stream_upsampled_empty_n;
  wire stream_upsampled_full_n;
  wire tmp_1_reg_853_pp0_iter1_reg;
  wire tmp_1_reg_853_pp0_iter2_reg;
  wire [2:0]trunc_ln215_1_reg_722;
  wire [2:0]trunc_ln215_2_reg_727;
  wire [2:0]trunc_ln215_3_reg_732;
  wire [2:0]trunc_ln215_4_reg_737;
  wire [2:0]trunc_ln215_5_reg_742;
  wire [2:0]trunc_ln215_reg_717;
  wire v_csc_core_U0_ap_ready;
  wire v_csc_core_U0_ap_start;
  wire v_csc_core_U0_bPassThru_dout;
  wire v_csc_core_U0_colorMode_read;
  wire v_csc_core_U0_n_4;
  wire v_csc_core_U0_n_77;
  wire v_csc_core_U0_n_78;
  wire v_csc_core_U0_n_8;
  wire v_csc_core_U0_n_80;
  wire v_csc_core_U0_n_81;
  wire v_csc_core_U0_n_83;
  wire v_csc_core_U0_n_84;
  wire v_csc_core_U0_n_85;
  wire [47:0]v_csc_core_U0_outImg_din;
  wire v_hcresampler_core15_U0_ap_start;
  wire v_hcresampler_core15_U0_n_100;
  wire v_hcresampler_core15_U0_n_101;
  wire v_hcresampler_core15_U0_n_102;
  wire v_hcresampler_core15_U0_n_103;
  wire v_hcresampler_core15_U0_n_105;
  wire v_hcresampler_core15_U0_n_7;
  wire v_hcresampler_core15_U0_n_74;
  wire v_hcresampler_core15_U0_n_75;
  wire v_hcresampler_core15_U0_n_76;
  wire v_hcresampler_core15_U0_n_77;
  wire v_hcresampler_core15_U0_n_78;
  wire v_hcresampler_core15_U0_n_79;
  wire v_hcresampler_core15_U0_n_80;
  wire v_hcresampler_core15_U0_n_81;
  wire v_hcresampler_core15_U0_n_82;
  wire v_hcresampler_core15_U0_n_83;
  wire v_hcresampler_core15_U0_n_84;
  wire v_hcresampler_core15_U0_n_85;
  wire v_hcresampler_core15_U0_n_86;
  wire v_hcresampler_core15_U0_n_87;
  wire v_hcresampler_core15_U0_n_88;
  wire v_hcresampler_core15_U0_n_89;
  wire v_hcresampler_core15_U0_n_90;
  wire v_hcresampler_core15_U0_n_91;
  wire v_hcresampler_core15_U0_n_92;
  wire v_hcresampler_core15_U0_n_93;
  wire v_hcresampler_core15_U0_n_94;
  wire v_hcresampler_core15_U0_n_95;
  wire v_hcresampler_core15_U0_n_96;
  wire v_hcresampler_core15_U0_n_97;
  wire v_hcresampler_core15_U0_n_98;
  wire v_hcresampler_core15_U0_n_99;
  wire [47:0]v_hcresampler_core15_U0_outImg_din;
  wire v_hcresampler_core15_U0_p_read;
  wire v_hcresampler_core15_U0_srcImg_read;
  wire v_hcresampler_core_U0_ap_start;
  wire v_hcresampler_core_U0_bPassThru_dout;
  wire v_hcresampler_core_U0_n_22;
  wire v_hcresampler_core_U0_n_23;
  wire v_hcresampler_core_U0_n_24;
  wire v_hcresampler_core_U0_n_25;
  wire v_hcresampler_core_U0_n_26;
  wire v_hcresampler_core_U0_n_27;
  wire v_hcresampler_core_U0_n_28;
  wire v_hcresampler_core_U0_n_29;
  wire v_hcresampler_core_U0_n_30;
  wire v_hcresampler_core_U0_n_31;
  wire v_hcresampler_core_U0_n_32;
  wire v_hcresampler_core_U0_n_33;
  wire v_hcresampler_core_U0_n_34;
  wire v_hcresampler_core_U0_n_35;
  wire v_hcresampler_core_U0_n_36;
  wire v_hcresampler_core_U0_n_37;
  wire v_hcresampler_core_U0_n_38;
  wire v_hcresampler_core_U0_n_39;
  wire v_hcresampler_core_U0_n_40;
  wire v_hcresampler_core_U0_n_41;
  wire v_hcresampler_core_U0_n_42;
  wire v_hcresampler_core_U0_n_91;
  wire v_hcresampler_core_U0_n_93;
  wire v_hcresampler_core_U0_n_94;
  wire [47:0]v_hcresampler_core_U0_outImg_din;
  wire v_hcresampler_core_U0_srcImg_read;
  wire v_hscaler_entry22_U0_n_6;
  wire v_hscaler_entry22_U0_n_7;
  wire v_vcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_bPassThru_read;
  wire v_vcresampler_core_U0_n_10;
  wire v_vcresampler_core_U0_n_11;
  wire v_vcresampler_core_U0_n_12;
  wire v_vcresampler_core_U0_n_13;
  wire v_vcresampler_core_U0_n_14;
  wire v_vcresampler_core_U0_n_15;
  wire v_vcresampler_core_U0_n_16;
  wire v_vcresampler_core_U0_n_17;
  wire v_vcresampler_core_U0_n_18;
  wire v_vcresampler_core_U0_n_19;
  wire v_vcresampler_core_U0_n_20;
  wire v_vcresampler_core_U0_n_21;
  wire v_vcresampler_core_U0_n_22;
  wire v_vcresampler_core_U0_n_23;
  wire v_vcresampler_core_U0_n_5;
  wire v_vcresampler_core_U0_n_72;
  wire v_vcresampler_core_U0_n_73;
  wire v_vcresampler_core_U0_n_74;
  wire v_vcresampler_core_U0_n_75;
  wire v_vcresampler_core_U0_n_76;
  wire v_vcresampler_core_U0_n_77;
  wire v_vcresampler_core_U0_n_78;
  wire v_vcresampler_core_U0_n_79;
  wire v_vcresampler_core_U0_n_83;
  wire v_vcresampler_core_U0_n_84;
  wire v_vcresampler_core_U0_n_86;
  wire v_vcresampler_core_U0_n_88;
  wire v_vcresampler_core_U0_n_89;
  wire v_vcresampler_core_U0_n_9;
  wire v_vcresampler_core_U0_n_90;
  wire [47:0]v_vcresampler_core_U0_stream_out_420_din;
  wire v_vcresampler_core_U0_stream_out_422_read;
  wire xOffset_fu_251_p2;
  wire [10:0]x_reg_203_reg;
  wire [14:0]x_reg_212_reg;
  wire [14:0]x_reg_240_reg;
  wire [7:7]xor_ln1923_1_fu_322_p2;
  wire [7:7]xor_ln1923_fu_294_p2;
  wire [11:0]y_reg_192;
  wire [2:1]zext_ln1344_1_fu_337_p1;

  assign m_axis_video_TDEST[0] = \<const0> ;
  assign m_axis_video_TID[0] = \<const0> ;
  assign m_axis_video_TKEEP[5] = \<const0> ;
  assign m_axis_video_TKEEP[4] = \<const0> ;
  assign m_axis_video_TKEEP[3] = \<const0> ;
  assign m_axis_video_TKEEP[2] = \<const0> ;
  assign m_axis_video_TKEEP[1] = \<const0> ;
  assign m_axis_video_TKEEP[0] = \<const0> ;
  assign m_axis_video_TSTRB[5] = \<const0> ;
  assign m_axis_video_TSTRB[4] = \<const0> ;
  assign m_axis_video_TSTRB[3] = \<const0> ;
  assign m_axis_video_TSTRB[2] = \<const0> ;
  assign m_axis_video_TSTRB[1] = \<const0> ;
  assign m_axis_video_TSTRB[0] = \<const0> ;
  assign s_axi_CTRL_BRESP[1] = \<const0> ;
  assign s_axi_CTRL_BRESP[0] = \<const0> ;
  assign s_axi_CTRL_RRESP[1] = \<const0> ;
  assign s_axi_CTRL_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_AXIvideo2MultiPixStream AXIvideo2MultiPixStream_U0
       (.AXIvideo2MultiPixStream_U0_ColorMode_read(AXIvideo2MultiPixStream_U0_ColorMode_read),
        .AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .AXIvideo2MultiPixStream_U0_stream_in_write(AXIvideo2MultiPixStream_U0_stream_in_write),
        .\B_V_data_1_state_reg[1] (s_axis_video_TREADY),
        .ColorMode_c20_empty_n(ColorMode_c20_empty_n),
        .D(ColorMode_c20_dout),
        .E(j_reg_2510),
        .Q({AXIvideo2MultiPixStream_U0_n_5,AXIvideo2MultiPixStream_U0_n_6,AXIvideo2MultiPixStream_U0_n_7,AXIvideo2MultiPixStream_U0_n_8,AXIvideo2MultiPixStream_U0_n_9,AXIvideo2MultiPixStream_U0_n_10}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm[0]_i_2 ({Height[11:9],Height[5:3]}),
        .\ap_CS_fsm_reg[0]_0 (ap_CS_fsm_state1),
        .\ap_CS_fsm_reg[3]_0 (AXIvideo2MultiPixStream_U0_n_31),
        .\ap_CS_fsm_reg[4]_0 (AXIvideo2MultiPixStream_U0_n_14),
        .\ap_CS_fsm_reg[4]_1 (AXIvideo2MultiPixStream_U0_n_15),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter1_reg_0(CTRL_s_axi_U_n_140),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\i_reg_202_reg[11]_0 (AXIvideo2MultiPixStream_U0_n_18),
        .\i_reg_202_reg[4]_0 (AXIvideo2MultiPixStream_U0_n_17),
        .\icmp_ln1219_reg_614_reg[0]_0 (AXIvideo2MultiPixStream_U0_n_13),
        .if_din(AXIvideo2MultiPixStream_U0_stream_in_din),
        .\j_reg_251_reg[10]_0 (j_reg_251_reg),
        .\j_reg_251_reg[10]_1 (CTRL_s_axi_U_n_157),
        .\mOutPtr_reg[1] (ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg_n_4),
        .s_axis_video_TDATA(s_axis_video_TDATA),
        .s_axis_video_TLAST(s_axis_video_TLAST),
        .s_axis_video_TUSER(s_axis_video_TUSER),
        .s_axis_video_TVALID(s_axis_video_TVALID),
        .shiftReg_ce(shiftReg_ce),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .start_for_Block_split12_proc_U0_full_n(start_for_Block_split12_proc_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(AXIvideo2MultiPixStream_U0_n_30),
        .stream_in_full_n(stream_in_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_Block_split12_proc Block_split12_proc_U0
       (.Block_split12_proc_U0_ColorMode_out_write(Block_split12_proc_U0_ColorMode_out_write),
        .Block_split12_proc_U0_ap_return_0(Block_split12_proc_U0_ap_return_0),
        .Block_split12_proc_U0_ap_start(Block_split12_proc_U0_ap_start),
        .ColorMode_c21_full_n(ColorMode_c21_full_n),
        .ColorMode_c_empty_n(ColorMode_c_empty_n),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(Block_split12_proc_U0_n_7),
        .ap_done_reg_reg_1(bPassThruHcr1_U_n_14),
        .ap_return_0_preg(ap_return_0_preg),
        .ap_return_1_preg(ap_return_1_preg),
        .ap_return_1_preg0(ap_return_1_preg0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_Block_split13_proc Block_split13_proc_U0
       (.Block_split13_proc_U0_ap_start(Block_split13_proc_U0_ap_start),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .bPassThruCsc_c_full_n(bPassThruCsc_c_full_n),
        .bPassThruHcr2_c_full_n(bPassThruHcr2_c_full_n),
        .bPassThruVcr_c_full_n(bPassThruVcr_c_full_n),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .start_once_reg_reg_0(Block_split13_proc_U0_n_5),
        .start_once_reg_reg_1(icmp_ln165_loc_channel_U_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_CTRL_s_axi CTRL_s_axi_U
       (.ADDRBWRADDR(hscale_core_polyphase_U0_hfltCoeff_address0),
        .AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .Block_split13_proc_U0_bPassThruCsc_out_din(Block_split13_proc_U0_bPassThruCsc_out_din),
        .Block_split13_proc_U0_bPassThruHcr2_out_din(Block_split13_proc_U0_bPassThruHcr2_out_din),
        .CO(icmp_ln1445_fu_261_p2),
        .D(phasesH_q0),
        .DI({bPassThruHcr1_U_n_9,bPassThruHcr1_U_n_10}),
        .DOUTADOUT({CTRL_s_axi_U_n_4,CTRL_s_axi_U_n_5,CTRL_s_axi_U_n_6,CTRL_s_axi_U_n_7,CTRL_s_axi_U_n_8,CTRL_s_axi_U_n_9,CTRL_s_axi_U_n_10,CTRL_s_axi_U_n_11,CTRL_s_axi_U_n_12,CTRL_s_axi_U_n_13,CTRL_s_axi_U_n_14,CTRL_s_axi_U_n_15,CTRL_s_axi_U_n_16,CTRL_s_axi_U_n_17,CTRL_s_axi_U_n_18,CTRL_s_axi_U_n_19,CTRL_s_axi_U_n_20,CTRL_s_axi_U_n_21,CTRL_s_axi_U_n_22,CTRL_s_axi_U_n_23,CTRL_s_axi_U_n_24,CTRL_s_axi_U_n_25,CTRL_s_axi_U_n_26,CTRL_s_axi_U_n_27,CTRL_s_axi_U_n_28,CTRL_s_axi_U_n_29,CTRL_s_axi_U_n_30,CTRL_s_axi_U_n_31,CTRL_s_axi_U_n_32,CTRL_s_axi_U_n_33,CTRL_s_axi_U_n_34,CTRL_s_axi_U_n_35}),
        .DOUTBDOUT({CTRL_s_axi_U_n_36,CTRL_s_axi_U_n_37,CTRL_s_axi_U_n_38,CTRL_s_axi_U_n_39,CTRL_s_axi_U_n_40,CTRL_s_axi_U_n_41,CTRL_s_axi_U_n_42,CTRL_s_axi_U_n_43,CTRL_s_axi_U_n_44,CTRL_s_axi_U_n_45,CTRL_s_axi_U_n_46,CTRL_s_axi_U_n_47,CTRL_s_axi_U_n_48,CTRL_s_axi_U_n_49,CTRL_s_axi_U_n_50,CTRL_s_axi_U_n_51,CTRL_s_axi_U_n_52,CTRL_s_axi_U_n_53,CTRL_s_axi_U_n_54,CTRL_s_axi_U_n_55,CTRL_s_axi_U_n_56,CTRL_s_axi_U_n_57,CTRL_s_axi_U_n_58,CTRL_s_axi_U_n_59,CTRL_s_axi_U_n_60,CTRL_s_axi_U_n_61,CTRL_s_axi_U_n_62,CTRL_s_axi_U_n_63,CTRL_s_axi_U_n_64,CTRL_s_axi_U_n_65,CTRL_s_axi_U_n_66,CTRL_s_axi_U_n_67}),
        .E(j_reg_2510),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .Q(WidthIn),
        .S({bPassThruHcr1_U_n_11,bPassThruHcr1_U_n_12,bPassThruHcr1_U_n_13}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm[0]_i_2_0 ({AXIvideo2MultiPixStream_U0_n_5,AXIvideo2MultiPixStream_U0_n_6,AXIvideo2MultiPixStream_U0_n_7,AXIvideo2MultiPixStream_U0_n_8,AXIvideo2MultiPixStream_U0_n_9,AXIvideo2MultiPixStream_U0_n_10}),
        .\ap_CS_fsm[0]_i_2__2_0 ({y_reg_192[11:6],y_reg_192[2:0]}),
        .\ap_CS_fsm[5]_i_2_0 (j_reg_251_reg),
        .\ap_CS_fsm_reg[1] (CTRL_s_axi_U_n_266),
        .\ap_CS_fsm_reg[2]_i_2_0 ({v_hcresampler_core15_U0_n_82,v_hcresampler_core15_U0_n_83,v_hcresampler_core15_U0_n_84,v_hcresampler_core15_U0_n_85,v_hcresampler_core15_U0_n_86,v_hcresampler_core15_U0_n_87,v_hcresampler_core15_U0_n_88,v_hcresampler_core15_U0_n_89,v_hcresampler_core15_U0_n_90,v_hcresampler_core15_U0_n_91,v_hcresampler_core15_U0_n_92,v_hcresampler_core15_U0_n_93,v_hcresampler_core15_U0_n_94,v_hcresampler_core15_U0_n_95,v_hcresampler_core15_U0_n_96}),
        .\ap_CS_fsm_reg[2]_i_2__0_0 ({v_hcresampler_core_U0_n_22,v_hcresampler_core_U0_n_23,v_hcresampler_core_U0_n_24,v_hcresampler_core_U0_n_25,v_hcresampler_core_U0_n_26,v_hcresampler_core_U0_n_27,v_hcresampler_core_U0_n_28,v_hcresampler_core_U0_n_29,v_hcresampler_core_U0_n_30,v_hcresampler_core_U0_n_31,v_hcresampler_core_U0_n_32,v_hcresampler_core_U0_n_33,v_hcresampler_core_U0_n_34,v_hcresampler_core_U0_n_35,v_hcresampler_core_U0_n_36}),
        .ap_NS_fsm117_out(ap_NS_fsm117_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter00(ap_enable_reg_pp0_iter00_1),
        .ap_enable_reg_pp0_iter00_0(ap_enable_reg_pp0_iter00),
        .ap_enable_reg_pp0_iter2_reg({v_hcresampler_core15_U0_n_97,v_hcresampler_core15_U0_n_98,v_hcresampler_core15_U0_n_99,v_hcresampler_core15_U0_n_100,v_hcresampler_core15_U0_n_101,v_hcresampler_core15_U0_n_102,v_hcresampler_core15_U0_n_103}),
        .ap_enable_reg_pp0_iter2_reg_0({v_hcresampler_core_U0_n_37,v_hcresampler_core_U0_n_38,v_hcresampler_core_U0_n_39,v_hcresampler_core_U0_n_40,v_hcresampler_core_U0_n_41,v_hcresampler_core_U0_n_42}),
        .ap_phi_mux_x_phi_fu_731_p4({ap_phi_mux_x_phi_fu_731_p4[11:8],ap_phi_mux_x_phi_fu_731_p4[2]}),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_hscale_core_polyphase_U0_ap_ready(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg(CTRL_s_axi_U_n_191),
        .ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0(CTRL_s_axi_U_n_267),
        .ar_hs(ar_hs),
        .axi_last_V_reg_765(axi_last_V_reg_765),
        .\axi_last_V_reg_765_reg[0] (CTRL_s_axi_U_n_265),
        .\axi_last_V_reg_765_reg[0]_0 ({j_reg_265_reg[10:3],j_reg_265_reg[0]}),
        .\axi_last_V_reg_765_reg[0]_1 (MultiPixStream2AXIvideo_U0_n_21),
        .bPassThru_read_reg_751(bPassThru_read_reg_751),
        .cmp24_i_reg_8590(cmp24_i_reg_8590),
        .\cmp24_i_reg_859_reg[0] ({v_vcresampler_core_U0_n_9,v_vcresampler_core_U0_n_10,v_vcresampler_core_U0_n_11,v_vcresampler_core_U0_n_12,v_vcresampler_core_U0_n_13,v_vcresampler_core_U0_n_14,v_vcresampler_core_U0_n_15,v_vcresampler_core_U0_n_16,v_vcresampler_core_U0_n_17,v_vcresampler_core_U0_n_18,v_vcresampler_core_U0_n_19,v_vcresampler_core_U0_n_20,v_vcresampler_core_U0_n_21,v_vcresampler_core_U0_n_22,v_vcresampler_core_U0_n_23}),
        .\cmp24_i_reg_859_reg[0]_0 ({v_vcresampler_core_U0_n_72,v_vcresampler_core_U0_n_73,v_vcresampler_core_U0_n_74,v_vcresampler_core_U0_n_75,v_vcresampler_core_U0_n_76,v_vcresampler_core_U0_n_77,v_vcresampler_core_U0_n_78}),
        .\d_read_reg_22_reg[0] (\d_read_reg_22_reg[0]_i_2_n_4 ),
        .\d_read_reg_22_reg[10] (\d_read_reg_22_reg[10]_i_2_n_4 ),
        .\d_read_reg_22_reg[11] (\d_read_reg_22_reg[11]_i_2_n_4 ),
        .\d_read_reg_22_reg[12] (\d_read_reg_22_reg[12]_i_2_n_4 ),
        .\d_read_reg_22_reg[13] (\d_read_reg_22_reg[13]_i_2_n_4 ),
        .\d_read_reg_22_reg[14] (\d_read_reg_22_reg[14]_i_2_n_4 ),
        .\d_read_reg_22_reg[15] (\d_read_reg_22_reg[15]_i_2_n_4 ),
        .\d_read_reg_22_reg[16] (\d_read_reg_22_reg[16]_i_2_n_4 ),
        .\d_read_reg_22_reg[17] (\d_read_reg_22_reg[17]_i_2_n_4 ),
        .\d_read_reg_22_reg[17]_0 (\d_read_reg_22_reg[17]_i_3_n_4 ),
        .\d_read_reg_22_reg[1] (\d_read_reg_22_reg[1]_i_2_n_4 ),
        .\d_read_reg_22_reg[2] (\d_read_reg_22_reg[2]_i_2_n_4 ),
        .\d_read_reg_22_reg[3] (\d_read_reg_22_reg[3]_i_2_n_4 ),
        .\d_read_reg_22_reg[4] (\d_read_reg_22_reg[4]_i_2_n_4 ),
        .\d_read_reg_22_reg[5] (\d_read_reg_22_reg[5]_i_2_n_4 ),
        .\d_read_reg_22_reg[6] (\d_read_reg_22_reg[6]_i_2_n_4 ),
        .\d_read_reg_22_reg[7] (\d_read_reg_22_reg[7]_i_2_n_4 ),
        .\d_read_reg_22_reg[8] (\d_read_reg_22_reg[8]_i_2_n_4 ),
        .\d_read_reg_22_reg[9] (\d_read_reg_22_reg[9]_i_2_n_4 ),
        .\gen_write[1].mem_reg_0 ({CTRL_s_axi_U_n_68,CTRL_s_axi_U_n_69,CTRL_s_axi_U_n_70,CTRL_s_axi_U_n_71,CTRL_s_axi_U_n_72,CTRL_s_axi_U_n_73,CTRL_s_axi_U_n_74,CTRL_s_axi_U_n_75,CTRL_s_axi_U_n_76,CTRL_s_axi_U_n_77,CTRL_s_axi_U_n_78,CTRL_s_axi_U_n_79,CTRL_s_axi_U_n_80,CTRL_s_axi_U_n_81,CTRL_s_axi_U_n_82,CTRL_s_axi_U_n_83}),
        .\gen_write[1].mem_reg_0_0 ({CTRL_s_axi_U_n_84,CTRL_s_axi_U_n_85,CTRL_s_axi_U_n_86,CTRL_s_axi_U_n_87,CTRL_s_axi_U_n_88,CTRL_s_axi_U_n_89,CTRL_s_axi_U_n_90,CTRL_s_axi_U_n_91,CTRL_s_axi_U_n_92,CTRL_s_axi_U_n_93,CTRL_s_axi_U_n_94,CTRL_s_axi_U_n_95,CTRL_s_axi_U_n_96,CTRL_s_axi_U_n_97,CTRL_s_axi_U_n_98,CTRL_s_axi_U_n_99}),
        .\gen_write[1].mem_reg_0_1 ({hscale_core_polyphase_U0_phasesH_address0[10:9],hscale_core_polyphase_U0_n_21,hscale_core_polyphase_U0_phasesH_address0[7],hscale_core_polyphase_U0_n_23,hscale_core_polyphase_U0_phasesH_address0[5],hscale_core_polyphase_U0_n_25,hscale_core_polyphase_U0_phasesH_address0[3],hscale_core_polyphase_U0_n_27,hscale_core_polyphase_U0_n_28,hscale_core_polyphase_U0_phasesH_address0[0]}),
        .\gen_write[1].mem_reg_1 ({CTRL_s_axi_U_n_100,CTRL_s_axi_U_n_101,CTRL_s_axi_U_n_102,CTRL_s_axi_U_n_103,CTRL_s_axi_U_n_104,CTRL_s_axi_U_n_105,CTRL_s_axi_U_n_106,CTRL_s_axi_U_n_107,CTRL_s_axi_U_n_108,CTRL_s_axi_U_n_109,CTRL_s_axi_U_n_110,CTRL_s_axi_U_n_111,CTRL_s_axi_U_n_112,CTRL_s_axi_U_n_113,CTRL_s_axi_U_n_114,CTRL_s_axi_U_n_115}),
        .\gen_write[1].mem_reg_1_0 ({CTRL_s_axi_U_n_116,CTRL_s_axi_U_n_117}),
        .hfltCoeff_q0(hfltCoeff_q0),
        .\icmp_ln1458_reg_1021_reg[0] (x_reg_240_reg),
        .\icmp_ln1458_reg_1021_reg[0]_0 (v_hcresampler_core_U0_n_91),
        .\icmp_ln1458_reg_839_reg[0] (x_reg_212_reg),
        .\icmp_ln1458_reg_839_reg[0]_0 ({v_hcresampler_core15_U0_n_74,v_hcresampler_core15_U0_n_75,v_hcresampler_core15_U0_n_76,v_hcresampler_core15_U0_n_77,v_hcresampler_core15_U0_n_78,v_hcresampler_core15_U0_n_79,v_hcresampler_core15_U0_n_80,v_hcresampler_core15_U0_n_81}),
        .icmp_ln165_loc_channel_dout(icmp_ln165_loc_channel_dout),
        .\icmp_ln1671_reg_776[0]_i_16_0 (icmp_ln1671_fu_308_p2),
        .\icmp_ln1671_reg_776_reg[0] (v_vcresampler_core_U0_n_90),
        .\icmp_ln636_reg_2741_reg[0] (hscale_core_polyphase_U0_n_95),
        .if_din(Block_split13_proc_U0_bPassThruVcr_out_din),
        .\int_ColorModeOut_reg[1]_0 (ColorModeOut),
        .\int_ColorMode_reg[7]_0 (ColorMode),
        .\int_Height_reg[13]_0 (Height),
        .\int_Height_reg[15]_0 (icmp_ln1445_fu_299_p2),
        .\int_Height_reg[15]_1 (loopHeight_fu_302_p2),
        .\int_Height_reg[6]_0 (CTRL_s_axi_U_n_157),
        .\int_Height_reg[6]_1 (CTRL_s_axi_U_n_193),
        .\int_Height_reg[9]_0 (CTRL_s_axi_U_n_194),
        .\int_WidthIn_reg[10]_0 (CTRL_s_axi_U_n_140),
        .\int_WidthIn_reg[11]_0 ({CTRL_s_axi_U_n_195,CTRL_s_axi_U_n_196,CTRL_s_axi_U_n_197}),
        .\int_WidthIn_reg[14]_0 (loopWidth_fu_245_p2),
        .\int_WidthIn_reg[15]_0 (icmp_ln1458_fu_286_p2),
        .\int_WidthIn_reg[1]_0 (CTRL_s_axi_U_n_198),
        .\int_WidthIn_reg[2]_0 (CTRL_s_axi_U_n_268),
        .\int_WidthIn_reg[3]_0 (CTRL_s_axi_U_n_218),
        .\int_WidthIn_reg[4]_0 (CTRL_s_axi_U_n_269),
        .\int_WidthIn_reg[5]_0 (CTRL_s_axi_U_n_219),
        .\int_WidthIn_reg[6]_0 (CTRL_s_axi_U_n_270),
        .\int_WidthOut_reg[11]_0 (CTRL_s_axi_U_n_220),
        .\int_WidthOut_reg[15]_0 (WidthOut),
        .\int_WidthOut_reg[15]_1 (loopWidth_fu_275_p2),
        .\int_WidthOut_reg[15]_2 (icmp_ln1458_fu_324_p2),
        .\int_WidthOut_reg[1]_0 (CTRL_s_axi_U_n_217),
        .\int_WidthOut_reg[1]_1 (CTRL_s_axi_U_n_264),
        .int_ap_idle_reg_0(start_for_MultiPixStream2AXIvideo_U0_U_n_7),
        .int_ap_idle_reg_1(icmp_ln165_loc_channel_U_n_7),
        .int_ap_idle_reg_2(ap_CS_fsm_state1),
        .int_ap_idle_reg_3(start_for_v_hcresampler_core_U0_U_n_6),
        .int_ap_idle_reg_4(ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg_n_4),
        .int_hfltCoeff_ce10(int_hfltCoeff_ce10),
        .\int_hfltCoeff_shift_reg[0]_0 (CTRL_s_axi_U_n_119),
        .\int_hfltCoeff_shift_reg[0]_1 (hscale_core_polyphase_U0_n_6),
        .int_phasesH_ce10(int_phasesH_ce10),
        .internal_empty_n_reg(ap_CS_fsm_state2_13),
        .interrupt(interrupt),
        .\j_reg_251_reg[10] (AXIvideo2MultiPixStream_U0_n_14),
        .\j_reg_251_reg[10]_0 (AXIvideo2MultiPixStream_U0_n_18),
        .\j_reg_251_reg[10]_1 (AXIvideo2MultiPixStream_U0_n_17),
        .\mOutPtr_reg[1] (v_csc_core_U0_n_8),
        .\mOutPtr_reg[1]_0 (ap_CS_fsm_state2),
        .p_13_in(p_13_in),
        .ram_reg_0_63_0_0(ram_reg_0_63_0_0_i_9_n_4),
        .ram_reg_0_63_0_0_0(ram_reg_0_63_0_0_i_11_n_4),
        .ram_reg_0_63_10_10(ram_reg_0_63_10_10_i_2_n_4),
        .ram_reg_0_63_10_10_0(ram_reg_0_63_10_10_i_3_n_4),
        .ram_reg_0_63_11_11(ram_reg_0_63_11_11_i_2_n_4),
        .ram_reg_0_63_11_11_0(ram_reg_0_63_11_11_i_3_n_4),
        .ram_reg_0_63_12_12(ram_reg_0_63_12_12_i_2_n_4),
        .ram_reg_0_63_12_12_0(ram_reg_0_63_12_12_i_3_n_4),
        .ram_reg_0_63_13_13(ram_reg_0_63_13_13_i_2_n_4),
        .ram_reg_0_63_13_13_0(ram_reg_0_63_13_13_i_3_n_4),
        .ram_reg_0_63_14_14(ram_reg_0_63_14_14_i_2_n_4),
        .ram_reg_0_63_14_14_0(ram_reg_0_63_14_14_i_3_n_4),
        .ram_reg_0_63_15_15(ram_reg_0_63_0_0_i_10_n_4),
        .ram_reg_0_63_15_15_0(ram_reg_0_63_15_15_i_2_n_4),
        .ram_reg_0_63_15_15_1(ram_reg_0_63_15_15_i_3_n_4),
        .ram_reg_0_63_1_1(ram_reg_0_63_1_1_i_2_n_4),
        .ram_reg_0_63_1_1_0(ram_reg_0_63_1_1_i_3_n_4),
        .ram_reg_0_63_2_2(ram_reg_0_63_2_2_i_2_n_4),
        .ram_reg_0_63_2_2_0(ram_reg_0_63_2_2_i_3_n_4),
        .ram_reg_0_63_3_3(ram_reg_0_63_3_3_i_2_n_4),
        .ram_reg_0_63_3_3_0(ram_reg_0_63_3_3_i_3_n_4),
        .ram_reg_0_63_4_4(ram_reg_0_63_4_4_i_2_n_4),
        .ram_reg_0_63_4_4_0(ram_reg_0_63_4_4_i_3_n_4),
        .ram_reg_0_63_5_5(ram_reg_0_63_5_5_i_2_n_4),
        .ram_reg_0_63_5_5_0(ram_reg_0_63_5_5_i_3_n_4),
        .ram_reg_0_63_6_6(ram_reg_0_63_6_6_i_2_n_4),
        .ram_reg_0_63_6_6_0(ram_reg_0_63_6_6_i_3_n_4),
        .ram_reg_0_63_7_7(ram_reg_0_63_7_7_i_2_n_4),
        .ram_reg_0_63_7_7_0(ram_reg_0_63_7_7_i_3_n_4),
        .ram_reg_0_63_8_8(ram_reg_0_63_8_8_i_2_n_4),
        .ram_reg_0_63_8_8_0(ram_reg_0_63_8_8_i_3_n_4),
        .ram_reg_0_63_9_9(ram_reg_0_63_9_9_i_2_n_4),
        .ram_reg_0_63_9_9_0(ram_reg_0_63_9_9_i_3_n_4),
        .\rdata[0]_i_2 (\rdata_reg[31]_i_11_n_4 ),
        .\rdata[0]_i_2_0 (\rdata_reg[0]_i_8_n_4 ),
        .\rdata[10]_i_3 (\rdata_reg[10]_i_7_n_4 ),
        .\rdata[11]_i_3 (\rdata_reg[11]_i_7_n_4 ),
        .\rdata[12]_i_3 (\rdata_reg[12]_i_7_n_4 ),
        .\rdata[13]_i_3 (\rdata_reg[13]_i_7_n_4 ),
        .\rdata[14]_i_3 (\rdata_reg[14]_i_7_n_4 ),
        .\rdata[15]_i_4 (\rdata_reg[15]_i_10_n_4 ),
        .\rdata[16]_i_2 (\rdata_reg[16]_i_6_n_4 ),
        .\rdata[17]_i_2 (\rdata_reg[17]_i_6_n_4 ),
        .\rdata[18]_i_2 (\rdata_reg[18]_i_6_n_4 ),
        .\rdata[19]_i_2 (\rdata_reg[19]_i_6_n_4 ),
        .\rdata[1]_i_3 (\rdata_reg[1]_i_9_n_4 ),
        .\rdata[20]_i_2 (\rdata_reg[20]_i_6_n_4 ),
        .\rdata[21]_i_2 (\rdata_reg[21]_i_6_n_4 ),
        .\rdata[22]_i_2 (\rdata_reg[22]_i_6_n_4 ),
        .\rdata[23]_i_2 (\rdata_reg[23]_i_6_n_4 ),
        .\rdata[24]_i_2 (\rdata_reg[24]_i_6_n_4 ),
        .\rdata[25]_i_2 (\rdata_reg[25]_i_6_n_4 ),
        .\rdata[26]_i_2 (\rdata_reg[26]_i_6_n_4 ),
        .\rdata[27]_i_2 (\rdata_reg[27]_i_6_n_4 ),
        .\rdata[28]_i_2 (\rdata_reg[28]_i_6_n_4 ),
        .\rdata[29]_i_2 (\rdata_reg[29]_i_6_n_4 ),
        .\rdata[2]_i_2 (\rdata_reg[2]_i_7_n_4 ),
        .\rdata[30]_i_2 (\rdata_reg[30]_i_6_n_4 ),
        .\rdata[31]_i_4 (\rdata_reg[31]_i_12_n_4 ),
        .\rdata[3]_i_2 (\rdata_reg[3]_i_7_n_4 ),
        .\rdata[4]_i_2 (\rdata_reg[4]_i_7_n_4 ),
        .\rdata[5]_i_2 (\rdata_reg[5]_i_7_n_4 ),
        .\rdata[6]_i_2 (\rdata_reg[6]_i_7_n_4 ),
        .\rdata[7]_i_2 (\rdata_reg[7]_i_7_n_4 ),
        .\rdata[8]_i_3 (\rdata_reg[8]_i_7_n_4 ),
        .\rdata[9]_i_3 (\rdata_reg[9]_i_7_n_4 ),
        .\rdata_reg[0]_0 (\rdata_reg[0]_i_4_n_4 ),
        .\rdata_reg[10]_0 (\rdata_reg[10]_i_5_n_4 ),
        .\rdata_reg[11]_0 (\rdata_reg[11]_i_5_n_4 ),
        .\rdata_reg[12]_0 (\rdata_reg[12]_i_5_n_4 ),
        .\rdata_reg[13]_0 (\rdata_reg[13]_i_5_n_4 ),
        .\rdata_reg[14]_0 (\rdata_reg[14]_i_5_n_4 ),
        .\rdata_reg[15]_0 (\rdata_reg[15]_i_8_n_4 ),
        .\rdata_reg[16]_0 (\rdata_reg[16]_i_4_n_4 ),
        .\rdata_reg[17]_0 (\rdata_reg[17]_i_4_n_4 ),
        .\rdata_reg[18]_0 (\rdata_reg[18]_i_4_n_4 ),
        .\rdata_reg[19]_0 (\rdata_reg[19]_i_4_n_4 ),
        .\rdata_reg[1]_0 (\rdata_reg[1]_i_5_n_4 ),
        .\rdata_reg[20]_0 (\rdata_reg[20]_i_4_n_4 ),
        .\rdata_reg[21]_0 (\rdata_reg[21]_i_4_n_4 ),
        .\rdata_reg[22]_0 (\rdata_reg[22]_i_4_n_4 ),
        .\rdata_reg[23]_0 (\rdata_reg[23]_i_4_n_4 ),
        .\rdata_reg[24]_0 (\rdata_reg[24]_i_4_n_4 ),
        .\rdata_reg[25]_0 (\rdata_reg[25]_i_4_n_4 ),
        .\rdata_reg[26]_0 (\rdata_reg[26]_i_4_n_4 ),
        .\rdata_reg[27]_0 (\rdata_reg[27]_i_4_n_4 ),
        .\rdata_reg[28]_0 (\rdata_reg[28]_i_4_n_4 ),
        .\rdata_reg[29]_0 (\rdata_reg[29]_i_4_n_4 ),
        .\rdata_reg[2]_0 (\rdata_reg[2]_i_4_n_4 ),
        .\rdata_reg[30]_0 (\rdata_reg[30]_i_4_n_4 ),
        .\rdata_reg[31]_0 (\rdata_reg[31]_i_6_n_4 ),
        .\rdata_reg[31]_1 (\rdata_reg[31]_i_7_n_4 ),
        .\rdata_reg[3]_0 (\rdata_reg[3]_i_4_n_4 ),
        .\rdata_reg[4]_0 (\rdata_reg[4]_i_4_n_4 ),
        .\rdata_reg[5]_0 (\rdata_reg[5]_i_4_n_4 ),
        .\rdata_reg[6]_0 (\rdata_reg[6]_i_4_n_4 ),
        .\rdata_reg[7]_0 (\rdata_reg[7]_i_4_n_4 ),
        .\rdata_reg[8]_0 (\rdata_reg[8]_i_5_n_4 ),
        .\rdata_reg[9]_0 (\rdata_reg[9]_i_5_n_4 ),
        .s_axi_CTRL_ARADDR(s_axi_CTRL_ARADDR[14:0]),
        .s_axi_CTRL_ARREADY(s_axi_CTRL_ARREADY),
        .s_axi_CTRL_ARVALID(s_axi_CTRL_ARVALID),
        .s_axi_CTRL_AWADDR(s_axi_CTRL_AWADDR[14:0]),
        .s_axi_CTRL_AWREADY(s_axi_CTRL_AWREADY),
        .s_axi_CTRL_AWVALID(s_axi_CTRL_AWVALID),
        .s_axi_CTRL_BREADY(s_axi_CTRL_BREADY),
        .s_axi_CTRL_BVALID(s_axi_CTRL_BVALID),
        .s_axi_CTRL_RDATA(s_axi_CTRL_RDATA),
        .s_axi_CTRL_RREADY(s_axi_CTRL_RREADY),
        .s_axi_CTRL_RVALID(s_axi_CTRL_RVALID),
        .s_axi_CTRL_WDATA(s_axi_CTRL_WDATA),
        .s_axi_CTRL_WREADY(s_axi_CTRL_WREADY),
        .s_axi_CTRL_WSTRB(s_axi_CTRL_WSTRB),
        .s_axi_CTRL_WVALID(s_axi_CTRL_WVALID),
        .sel({CTRL_s_axi_U_n_260,CTRL_s_axi_U_n_261}),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .start_for_Block_split12_proc_U0_full_n(start_for_Block_split12_proc_U0_full_n),
        .start_for_v_csc_core_U0_full_n(start_for_v_csc_core_U0_full_n),
        .start_for_v_hcresampler_core_U0_full_n(start_for_v_hcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_1(start_once_reg_6),
        .start_once_reg_2(start_once_reg_10),
        .start_once_reg_reg(CTRL_s_axi_U_n_221),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start),
        .v_hcresampler_core15_U0_ap_start(v_hcresampler_core15_U0_ap_start),
        .v_hcresampler_core_U0_bPassThru_dout(v_hcresampler_core_U0_bPassThru_dout),
        .\x_4_reg_2754_reg[11] ({CTRL_s_axi_U_n_215,CTRL_s_axi_U_n_216}),
        .\x_reg_203[10]_i_4_0 (x_reg_203_reg),
        .\x_reg_727[12]_i_3 ({hscale_core_polyphase_U0_n_84,hscale_core_polyphase_U0_n_85,hscale_core_polyphase_U0_n_86,hscale_core_polyphase_U0_n_87,hscale_core_polyphase_U0_n_88,hscale_core_polyphase_U0_n_89}),
        .\y_reg_242_reg[14] (cmp24_i_fu_344_p2),
        .zext_ln1344_1_fu_337_p1(zext_ln1344_1_fu_337_p1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w8_d2_S ColorMode_c20_U
       (.AXIvideo2MultiPixStream_U0_ColorMode_read(AXIvideo2MultiPixStream_U0_ColorMode_read),
        .AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .ColorMode_c20_empty_n(ColorMode_c20_empty_n),
        .ColorMode_c20_full_n(ColorMode_c20_full_n),
        .ColorMode_c_full_n(ColorMode_c_full_n),
        .D(ColorMode_c20_dout),
        .\SRL_SIG_reg[0][7] (ColorMode),
        .\SRL_SIG_reg[1][0] (v_hscaler_entry22_U0_n_7),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(ColorMode_c_U_n_14),
        .internal_full_n_reg_0(ColorMode_c20_U_n_6),
        .\mOutPtr_reg[0]_0 (ap_CS_fsm_state1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w8_d4_S ColorMode_c21_U
       (.Block_split12_proc_U0_ColorMode_out_write(Block_split12_proc_U0_ColorMode_out_write),
        .Block_split12_proc_U0_ap_start(Block_split12_proc_U0_ap_start),
        .ColorMode_c21_empty_n(ColorMode_c21_empty_n),
        .ColorMode_c21_full_n(ColorMode_c21_full_n),
        .ColorMode_c_empty_n(ColorMode_c_empty_n),
        .\SRL_SIG_reg[1][0] (ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg_n_4),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_sync_reg_channel_write_bPassThruHcr1(ap_sync_reg_channel_write_bPassThruHcr1),
        .bPassThruHcr1_full_n(bPassThruHcr1_full_n),
        .icmp_ln165_loc_channel_full_n(icmp_ln165_loc_channel_full_n),
        .in(ColorMode_c_dout),
        .internal_empty_n_reg_0(start_for_Block_split12_proc_U0_U_n_7),
        .internal_full_n_reg_0(v_csc_core_U0_n_84),
        .out(ColorMode_c21_dout),
        .shiftReg_ce(shiftReg_ce_3),
        .shiftReg_ce_0(shiftReg_ce_2),
        .v_csc_core_U0_colorMode_read(v_csc_core_U0_colorMode_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w8_d2_S_0 ColorMode_c_U
       (.Block_split12_proc_U0_ap_return_0(Block_split12_proc_U0_ap_return_0),
        .ColorMode_c20_full_n(ColorMode_c20_full_n),
        .ColorMode_c_empty_n(ColorMode_c_empty_n),
        .ColorMode_c_full_n(ColorMode_c_full_n),
        .D(ColorMode),
        .\SRL_SIG_reg[0][0] (start_for_Block_split12_proc_U0_U_n_7),
        .\SRL_SIG_reg[1][0] (v_hscaler_entry22_U0_n_7),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_return_0_preg(ap_return_0_preg),
        .ap_return_1_preg(ap_return_1_preg),
        .ap_return_1_preg0(ap_return_1_preg0),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_hscale_core_polyphase_U0_ap_ready(ap_sync_hscale_core_polyphase_U0_ap_ready),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_v_hscaler_entry22_U0_ap_ready(ap_sync_reg_v_hscaler_entry22_U0_ap_ready),
        .in(ColorMode_c_dout),
        .int_ap_ready_reg(ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg_n_4),
        .int_ap_ready_reg_0(v_hscaler_entry22_U0_n_6),
        .internal_empty_n_reg_0(ColorMode_c20_U_n_6),
        .internal_full_n_reg_0(ColorMode_c_U_n_14),
        .internal_full_n_reg_1(ColorMode_c_U_n_17),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .start_for_Block_split12_proc_U0_full_n(start_for_Block_split12_proc_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(ColorMode_c_U_n_20));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_MultiPixStream2AXIvideo MultiPixStream2AXIvideo_U0
       (.\B_V_data_1_state_reg[0] (m_axis_video_TVALID),
        .D(data_in0),
        .MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .MultiPixStream2AXIvideo_U0_stream_out_420_read(MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .Q(MultiPixStream2AXIvideo_U0_n_6),
        .SS(ap_rst_n_inv),
        .\add_ln1342_reg_693_reg[2]_0 (zext_ln1344_1_fu_337_p1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .axi_last_V_reg_765(axi_last_V_reg_765),
        .\axi_last_V_reg_765_reg[0]_0 (CTRL_s_axi_U_n_265),
        .\icmp_ln1351_reg_761_reg[0]_0 (WidthOut[11:1]),
        .\icmp_ln1351_reg_761_reg[0]_1 (CTRL_s_axi_U_n_264),
        .\j_reg_265[10]_i_4_0 (Height[11:0]),
        .\j_reg_265_reg[0]_0 (MultiPixStream2AXIvideo_U0_n_21),
        .\j_reg_265_reg[10]_0 ({j_reg_265_reg[10:3],j_reg_265_reg[0]}),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[4] (v_vcresampler_core_U0_n_84),
        .m_axis_video_TDATA(m_axis_video_TDATA),
        .m_axis_video_TLAST(m_axis_video_TLAST),
        .m_axis_video_TREADY(m_axis_video_TREADY),
        .m_axis_video_TUSER(m_axis_video_TUSER),
        .p_13_in(p_13_in),
        .\q0_reg[2] (ColorModeOut),
        .sel({CTRL_s_axi_U_n_260,CTRL_s_axi_U_n_261}),
        .stream_out_420_empty_n(stream_out_420_empty_n),
        .\trunc_ln215_1_reg_722_reg[2]_0 (trunc_ln215_1_reg_722),
        .\trunc_ln215_2_reg_727_reg[2]_0 (trunc_ln215_2_reg_727),
        .\trunc_ln215_3_reg_732_reg[2]_0 (trunc_ln215_3_reg_732),
        .\trunc_ln215_4_reg_737_reg[2]_0 (trunc_ln215_4_reg_737),
        .\trunc_ln215_5_reg_742_reg[2]_0 (trunc_ln215_5_reg_742),
        .\trunc_ln215_reg_717_reg[2]_0 (trunc_ln215_reg_717));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_bPassThruHcr1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_bPassThruHcr1),
        .Q(ap_sync_reg_channel_write_bPassThruHcr1),
        .R(ap_sync_reg_channel_write_icmp_ln165_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_icmp_ln165_loc_channel),
        .Q(ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg_n_4),
        .R(ap_sync_reg_channel_write_icmp_ln165_loc_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_hscale_core_polyphase_U0_ap_ready),
        .Q(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .R(ap_sync_reg_v_hscaler_entry22_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_v_hscaler_entry22_U0_ap_ready),
        .Q(ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg_n_4),
        .R(ap_sync_reg_v_hscaler_entry22_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d3_S bPassThruCsc_c_U
       (.Block_split13_proc_U0_ap_start(Block_split13_proc_U0_ap_start),
        .Block_split13_proc_U0_bPassThruCsc_out_din(Block_split13_proc_U0_bPassThruCsc_out_din),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bPassThruCsc_c_empty_n(bPassThruCsc_c_empty_n),
        .bPassThruCsc_c_full_n(bPassThruCsc_c_full_n),
        .bPassThruHcr2_c_full_n(bPassThruHcr2_c_full_n),
        .bPassThruVcr_c_full_n(bPassThruVcr_c_full_n),
        .internal_empty_n_reg_0(icmp_ln165_loc_channel_U_n_13),
        .internal_full_n_reg_0(bPassThruCsc_c_U_n_7),
        .internal_full_n_reg_1(v_csc_core_U0_n_85),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .v_csc_core_U0_bPassThru_dout(v_csc_core_U0_bPassThru_dout),
        .v_csc_core_U0_colorMode_read(v_csc_core_U0_colorMode_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d2_S bPassThruHcr1_U
       (.Block_split12_proc_U0_ap_return_0(Block_split12_proc_U0_ap_return_0),
        .Block_split12_proc_U0_ap_start(Block_split12_proc_U0_ap_start),
        .CO(icmp_ln1445_fu_261_p2),
        .ColorMode_c21_full_n(ColorMode_c21_full_n),
        .ColorMode_c_empty_n(ColorMode_c_empty_n),
        .DI({bPassThruHcr1_U_n_9,bPassThruHcr1_U_n_10}),
        .E(pixbuf_y_val_V_2_0_02_load_reg_8770),
        .Q({WidthIn[4:3],WidthIn[1]}),
        .S({bPassThruHcr1_U_n_11,bPassThruHcr1_U_n_12,bPassThruHcr1_U_n_13}),
        .\SRL_SIG_reg[15][47]_srl16_i_1 (v_hcresampler_core15_U0_n_7),
        .SS(ap_rst_n_inv),
        .ap_block_pp0_stage0_110014(ap_block_pp0_stage0_110014),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg(ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg_n_4),
        .ap_done_reg_reg_0(Block_split12_proc_U0_n_7),
        .ap_enable_reg_pp0_iter3_reg(bPassThruHcr1_U_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(bPassThruHcr1_U_n_14),
        .ap_sync_channel_write_bPassThruHcr1(ap_sync_channel_write_bPassThruHcr1),
        .ap_sync_reg_channel_write_bPassThruHcr1(ap_sync_reg_channel_write_bPassThruHcr1),
        .bPassThruHcr1_full_n(bPassThruHcr1_full_n),
        .icmp_ln165_loc_channel_full_n(icmp_ln165_loc_channel_full_n),
        .internal_empty_n_reg_0(CTRL_s_axi_U_n_266),
        .\mOutPtr_reg[0]_0 (ap_CS_fsm_state2_13),
        .\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7] (outpix_val_V_1_reg_8570),
        .shiftReg_ce(shiftReg_ce_2),
        .tmp_1_reg_853_pp0_iter1_reg(tmp_1_reg_853_pp0_iter1_reg),
        .tmp_1_reg_853_pp0_iter2_reg(tmp_1_reg_853_pp0_iter2_reg),
        .v_hcresampler_core15_U0_ap_start(v_hcresampler_core15_U0_ap_start),
        .v_hcresampler_core15_U0_p_read(v_hcresampler_core15_U0_p_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d4_S bPassThruHcr2_c_U
       (.Block_split13_proc_U0_ap_start(Block_split13_proc_U0_ap_start),
        .Block_split13_proc_U0_bPassThruHcr2_out_din(Block_split13_proc_U0_bPassThruHcr2_out_din),
        .Q(ap_CS_fsm_state1_16),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bPassThruCsc_c_full_n(bPassThruCsc_c_full_n),
        .bPassThruHcr2_c_empty_n(bPassThruHcr2_c_empty_n),
        .bPassThruHcr2_c_full_n(bPassThruHcr2_c_full_n),
        .bPassThruVcr_c_full_n(bPassThruVcr_c_full_n),
        .internal_empty_n_reg_0(icmp_ln165_loc_channel_U_n_12),
        .internal_full_n_reg_0(bPassThruCsc_c_U_n_7),
        .internal_full_n_reg_1(start_for_v_hcresampler_core_U0_U_n_7),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .v_hcresampler_core_U0_bPassThru_dout(v_hcresampler_core_U0_bPassThru_dout),
        .xOffset_fu_251_p2(xOffset_fu_251_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d5_S bPassThruVcr_c_U
       (.Block_split13_proc_U0_ap_start(Block_split13_proc_U0_ap_start),
        .D(v_vcresampler_core_U0_bPassThru_read),
        .E(v_vcresampler_core_U0_n_79),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bPassThruCsc_c_full_n(bPassThruCsc_c_full_n),
        .bPassThruHcr2_c_full_n(bPassThruHcr2_c_full_n),
        .bPassThruVcr_c_dout(bPassThruVcr_c_dout),
        .bPassThruVcr_c_empty_n(bPassThruVcr_c_empty_n),
        .bPassThruVcr_c_full_n(bPassThruVcr_c_full_n),
        .if_din(Block_split13_proc_U0_bPassThruVcr_out_din),
        .internal_full_n_reg_0(bPassThruCsc_c_U_n_7),
        .mOutPtr110_out(mOutPtr110_out_21),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg_0));
  FDRE \d_read_reg_22_reg[0]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_99),
        .Q(\d_read_reg_22_reg[0]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[10]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_89),
        .Q(\d_read_reg_22_reg[10]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[11]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_88),
        .Q(\d_read_reg_22_reg[11]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[12]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_87),
        .Q(\d_read_reg_22_reg[12]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[13]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_86),
        .Q(\d_read_reg_22_reg[13]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[14]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_85),
        .Q(\d_read_reg_22_reg[14]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[15]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_84),
        .Q(\d_read_reg_22_reg[15]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[16]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_117),
        .Q(\d_read_reg_22_reg[16]_i_2_n_4 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \d_read_reg_22_reg[17]_i_2 
       (.C(ap_clk),
        .CE(1'b1),
        .D(hscale_core_polyphase_U0_phasesH_ce0),
        .Q(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[17]_i_3 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_116),
        .Q(\d_read_reg_22_reg[17]_i_3_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[1]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_98),
        .Q(\d_read_reg_22_reg[1]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[2]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_97),
        .Q(\d_read_reg_22_reg[2]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[3]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_96),
        .Q(\d_read_reg_22_reg[3]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[4]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_95),
        .Q(\d_read_reg_22_reg[4]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[5]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_94),
        .Q(\d_read_reg_22_reg[5]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[6]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_93),
        .Q(\d_read_reg_22_reg[6]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[7]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_92),
        .Q(\d_read_reg_22_reg[7]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[8]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_91),
        .Q(\d_read_reg_22_reg[8]_i_2_n_4 ),
        .R(1'b0));
  FDRE \d_read_reg_22_reg[9]_i_2 
       (.C(ap_clk),
        .CE(\d_read_reg_22_reg[17]_i_2_n_4 ),
        .D(CTRL_s_axi_U_n_90),
        .Q(\d_read_reg_22_reg[9]_i_2_n_4 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_hscale_core_polyphase hscale_core_polyphase_U0
       (.ADDRBWRADDR(hscale_core_polyphase_U0_hfltCoeff_address0),
        .D(phasesH_q0),
        .E(hscale_core_polyphase_U0_stream_upsampled_read),
        .Q(hscale_core_polyphase_U0_n_18),
        .SS(ap_rst_n_inv),
        .\and_ln794_reg_2858_reg[0]_i_3_0 (WidthOut),
        .\ap_CS_fsm[0]_i_2__1_0 (Height[5:0]),
        .ap_clk(ap_clk),
        .ap_condition_1167(ap_condition_1167),
        .ap_enable_reg_pp0_iter0_reg_0(CTRL_s_axi_U_n_191),
        .ap_enable_reg_pp1_iter16_reg_0(hscale_core_polyphase_U0_n_93),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_hscale_core_polyphase_U0_ap_ready(ap_sync_hscale_core_polyphase_U0_ap_ready),
        .ap_sync_reg_hscale_core_polyphase_U0_ap_ready(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg(CTRL_s_axi_U_n_193),
        .ap_sync_reg_hscale_core_polyphase_U0_ap_ready_reg_0(CTRL_s_axi_U_n_194),
        .hfltCoeff_q0(hfltCoeff_q0),
        .hscale_core_polyphase_U0_hfltCoeff_ce0(hscale_core_polyphase_U0_hfltCoeff_ce0),
        .hscale_core_polyphase_U0_phasesH_ce0(hscale_core_polyphase_U0_phasesH_ce0),
        .\icmp_ln636_reg_2741_reg[0]_0 (CTRL_s_axi_U_n_198),
        .\icmp_ln636_reg_2741_reg[0]_1 (CTRL_s_axi_U_n_268),
        .\icmp_ln636_reg_2741_reg[0]_2 (CTRL_s_axi_U_n_217),
        .\icmp_ln636_reg_2741_reg[0]_3 (CTRL_s_axi_U_n_269),
        .\icmp_ln636_reg_2741_reg[0]_4 (CTRL_s_axi_U_n_218),
        .\icmp_ln636_reg_2741_reg[0]_5 (CTRL_s_axi_U_n_270),
        .\icmp_ln636_reg_2741_reg[0]_6 (CTRL_s_axi_U_n_219),
        .\icmp_ln636_reg_2741_reg[0]_7 ({CTRL_s_axi_U_n_215,CTRL_s_axi_U_n_216}),
        .\icmp_ln636_reg_2741_reg[0]_8 ({CTRL_s_axi_U_n_195,CTRL_s_axi_U_n_196,CTRL_s_axi_U_n_197}),
        .icmp_ln659_reg_2854(icmp_ln659_reg_2854),
        .\icmp_ln659_reg_2854_reg[0]_0 (hscale_core_polyphase_U0_n_90),
        .\icmp_ln659_reg_2854_reg[0]_1 (WidthIn),
        .in(hscale_core_polyphase_U0_stream_scaled_din),
        .\int_hfltCoeff_shift_reg[0] (hscale_core_polyphase_U0_n_6),
        .\int_hfltCoeff_shift_reg[0]_0 (CTRL_s_axi_U_n_119),
        .mOutPtr110_out(mOutPtr110_out_5),
        .\mOutPtr_reg[4] (v_hcresampler_core15_U0_n_105),
        .out(stream_upsampled_dout),
        .shiftReg_ce(shiftReg_ce_4),
        .start_for_v_csc_core_U0_full_n(start_for_v_csc_core_U0_full_n),
        .start_once_reg(start_once_reg_6),
        .stream_scaled_full_n(stream_scaled_full_n),
        .stream_upsampled_empty_n(stream_upsampled_empty_n),
        .\x_4_reg_2754_reg[11]_0 ({ap_phi_mux_x_phi_fu_731_p4[11:8],ap_phi_mux_x_phi_fu_731_p4[2]}),
        .\x_reg_727_reg[11]_0 ({hscale_core_polyphase_U0_phasesH_address0[10:9],hscale_core_polyphase_U0_n_21,hscale_core_polyphase_U0_phasesH_address0[7],hscale_core_polyphase_U0_n_23,hscale_core_polyphase_U0_phasesH_address0[5],hscale_core_polyphase_U0_n_25,hscale_core_polyphase_U0_phasesH_address0[3],hscale_core_polyphase_U0_n_27,hscale_core_polyphase_U0_n_28,hscale_core_polyphase_U0_phasesH_address0[0]}),
        .\x_reg_727_reg[3]_0 (hscale_core_polyphase_U0_n_95),
        .\y_reg_716_reg[11]_0 ({hscale_core_polyphase_U0_n_84,hscale_core_polyphase_U0_n_85,hscale_core_polyphase_U0_n_86,hscale_core_polyphase_U0_n_87,hscale_core_polyphase_U0_n_88,hscale_core_polyphase_U0_n_89}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w1_d2_S_1 icmp_ln165_loc_channel_U
       (.Block_split12_proc_U0_ap_start(Block_split12_proc_U0_ap_start),
        .Block_split13_proc_U0_ap_start(Block_split13_proc_U0_ap_start),
        .ColorMode_c21_full_n(ColorMode_c21_full_n),
        .ColorMode_c_empty_n(ColorMode_c_empty_n),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_1_preg0(ap_return_1_preg0),
        .ap_rst_n(ap_rst_n),
        .ap_sync_channel_write_icmp_ln165_loc_channel(ap_sync_channel_write_icmp_ln165_loc_channel),
        .ap_sync_reg_channel_write_bPassThruHcr1(ap_sync_reg_channel_write_bPassThruHcr1),
        .ap_sync_reg_channel_write_icmp_ln165_loc_channel(ap_sync_reg_channel_write_icmp_ln165_loc_channel),
        .ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg(ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg_n_4),
        .ap_sync_reg_channel_write_icmp_ln165_loc_channel_reg_0(Block_split12_proc_U0_n_7),
        .bPassThruCsc_c_full_n(bPassThruCsc_c_full_n),
        .bPassThruHcr1_full_n(bPassThruHcr1_full_n),
        .bPassThruHcr2_c_full_n(bPassThruHcr2_c_full_n),
        .bPassThruVcr_c_full_n(bPassThruVcr_c_full_n),
        .icmp_ln165_loc_channel_dout(icmp_ln165_loc_channel_dout),
        .icmp_ln165_loc_channel_full_n(icmp_ln165_loc_channel_full_n),
        .internal_empty_n_reg_0(icmp_ln165_loc_channel_U_n_6),
        .internal_empty_n_reg_1(icmp_ln165_loc_channel_U_n_7),
        .internal_empty_n_reg_2(icmp_ln165_loc_channel_U_n_11),
        .internal_empty_n_reg_3(icmp_ln165_loc_channel_U_n_12),
        .internal_empty_n_reg_4(icmp_ln165_loc_channel_U_n_13),
        .internal_empty_n_reg_5(bPassThruCsc_c_U_n_7),
        .internal_full_n_reg_0(Block_split13_proc_U0_n_5),
        .shiftReg_ce(shiftReg_ce_3),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    ram_reg_0_63_0_0_i_10
       (.C(ap_clk),
        .CE(1'b1),
        .D(hscale_core_polyphase_U0_hfltCoeff_ce0),
        .Q(ram_reg_0_63_0_0_i_10_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_0_0_i_11
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_67),
        .Q(ram_reg_0_63_0_0_i_11_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_0_0_i_9
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_51),
        .Q(ram_reg_0_63_0_0_i_9_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_10_10_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_41),
        .Q(ram_reg_0_63_10_10_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_10_10_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_57),
        .Q(ram_reg_0_63_10_10_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_11_11_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_40),
        .Q(ram_reg_0_63_11_11_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_11_11_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_56),
        .Q(ram_reg_0_63_11_11_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_12_12_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_39),
        .Q(ram_reg_0_63_12_12_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_12_12_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_55),
        .Q(ram_reg_0_63_12_12_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_13_13_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_38),
        .Q(ram_reg_0_63_13_13_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_13_13_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_54),
        .Q(ram_reg_0_63_13_13_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_14_14_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_37),
        .Q(ram_reg_0_63_14_14_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_14_14_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_53),
        .Q(ram_reg_0_63_14_14_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_15_15_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_36),
        .Q(ram_reg_0_63_15_15_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_15_15_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_52),
        .Q(ram_reg_0_63_15_15_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_1_1_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_50),
        .Q(ram_reg_0_63_1_1_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_1_1_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_66),
        .Q(ram_reg_0_63_1_1_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_2_2_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_49),
        .Q(ram_reg_0_63_2_2_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_2_2_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_65),
        .Q(ram_reg_0_63_2_2_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_3_3_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_48),
        .Q(ram_reg_0_63_3_3_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_3_3_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_64),
        .Q(ram_reg_0_63_3_3_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_4_4_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_47),
        .Q(ram_reg_0_63_4_4_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_4_4_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_63),
        .Q(ram_reg_0_63_4_4_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_5_5_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_46),
        .Q(ram_reg_0_63_5_5_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_5_5_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_62),
        .Q(ram_reg_0_63_5_5_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_6_6_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_45),
        .Q(ram_reg_0_63_6_6_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_6_6_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_61),
        .Q(ram_reg_0_63_6_6_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_7_7_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_44),
        .Q(ram_reg_0_63_7_7_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_7_7_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_60),
        .Q(ram_reg_0_63_7_7_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_8_8_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_43),
        .Q(ram_reg_0_63_8_8_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_8_8_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_59),
        .Q(ram_reg_0_63_8_8_i_3_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_9_9_i_2
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_42),
        .Q(ram_reg_0_63_9_9_i_2_n_4),
        .R(1'b0));
  FDRE ram_reg_0_63_9_9_i_3
       (.C(ap_clk),
        .CE(ram_reg_0_63_0_0_i_10_n_4),
        .D(CTRL_s_axi_U_n_58),
        .Q(ram_reg_0_63_9_9_i_3_n_4),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_35),
        .Q(\rdata_reg[0]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[0]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_83),
        .Q(\rdata_reg[0]_i_8_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_25),
        .Q(\rdata_reg[10]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[10]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_73),
        .Q(\rdata_reg[10]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_24),
        .Q(\rdata_reg[11]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[11]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_72),
        .Q(\rdata_reg[11]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_23),
        .Q(\rdata_reg[12]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[12]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_71),
        .Q(\rdata_reg[12]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_22),
        .Q(\rdata_reg[13]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[13]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_70),
        .Q(\rdata_reg[13]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_21),
        .Q(\rdata_reg[14]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[14]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_69),
        .Q(\rdata_reg[14]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_10 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_68),
        .Q(\rdata_reg[15]_i_10_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[15]_i_8 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_20),
        .Q(\rdata_reg[15]_i_8_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_19),
        .Q(\rdata_reg[16]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[16]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_115),
        .Q(\rdata_reg[16]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_18),
        .Q(\rdata_reg[17]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[17]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_114),
        .Q(\rdata_reg[17]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_17),
        .Q(\rdata_reg[18]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[18]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_113),
        .Q(\rdata_reg[18]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_16),
        .Q(\rdata_reg[19]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[19]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_112),
        .Q(\rdata_reg[19]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_34),
        .Q(\rdata_reg[1]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[1]_i_9 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_82),
        .Q(\rdata_reg[1]_i_9_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_15),
        .Q(\rdata_reg[20]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[20]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_111),
        .Q(\rdata_reg[20]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_14),
        .Q(\rdata_reg[21]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[21]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_110),
        .Q(\rdata_reg[21]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_13),
        .Q(\rdata_reg[22]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[22]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_109),
        .Q(\rdata_reg[22]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_12),
        .Q(\rdata_reg[23]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[23]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_108),
        .Q(\rdata_reg[23]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_11),
        .Q(\rdata_reg[24]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[24]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_107),
        .Q(\rdata_reg[24]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_10),
        .Q(\rdata_reg[25]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[25]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_106),
        .Q(\rdata_reg[25]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_9),
        .Q(\rdata_reg[26]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[26]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_105),
        .Q(\rdata_reg[26]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_8),
        .Q(\rdata_reg[27]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[27]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_104),
        .Q(\rdata_reg[27]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_7),
        .Q(\rdata_reg[28]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[28]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_103),
        .Q(\rdata_reg[28]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_6),
        .Q(\rdata_reg[29]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[29]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_102),
        .Q(\rdata_reg[29]_i_6_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_33),
        .Q(\rdata_reg[2]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[2]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_81),
        .Q(\rdata_reg[2]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_5),
        .Q(\rdata_reg[30]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[30]_i_6 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_101),
        .Q(\rdata_reg[30]_i_6_n_4 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_11 
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_phasesH_ce10),
        .Q(\rdata_reg[31]_i_11_n_4 ),
        .S(ar_hs));
  FDRE \rdata_reg[31]_i_12 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_100),
        .Q(\rdata_reg[31]_i_12_n_4 ),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    \rdata_reg[31]_i_6 
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_hfltCoeff_ce10),
        .Q(\rdata_reg[31]_i_6_n_4 ),
        .S(ar_hs));
  FDRE \rdata_reg[31]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_4),
        .Q(\rdata_reg[31]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_32),
        .Q(\rdata_reg[3]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[3]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_80),
        .Q(\rdata_reg[3]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_31),
        .Q(\rdata_reg[4]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[4]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_79),
        .Q(\rdata_reg[4]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_30),
        .Q(\rdata_reg[5]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[5]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_78),
        .Q(\rdata_reg[5]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_29),
        .Q(\rdata_reg[6]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[6]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_77),
        .Q(\rdata_reg[6]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_4 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_28),
        .Q(\rdata_reg[7]_i_4_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[7]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_76),
        .Q(\rdata_reg[7]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_27),
        .Q(\rdata_reg[8]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[8]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_75),
        .Q(\rdata_reg[8]_i_7_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_5 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_6_n_4 ),
        .D(CTRL_s_axi_U_n_26),
        .Q(\rdata_reg[9]_i_5_n_4 ),
        .R(1'b0));
  FDRE \rdata_reg[9]_i_7 
       (.C(ap_clk),
        .CE(\rdata_reg[31]_i_11_n_4 ),
        .D(CTRL_s_axi_U_n_74),
        .Q(\rdata_reg[9]_i_7_n_4 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_start_for_AXIvideo2MultiPixStream_U0 start_for_AXIvideo2MultiPixStream_U0_U
       (.AXIvideo2MultiPixStream_U0_ap_start(AXIvideo2MultiPixStream_U0_ap_start),
        .E(start_for_Block_split12_proc_U0_U_n_6),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(AXIvideo2MultiPixStream_U0_n_31),
        .internal_empty_n_reg_1(start_for_Block_split12_proc_U0_U_n_8),
        .\mOutPtr_reg[1]_0 (AXIvideo2MultiPixStream_U0_n_30),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_start_for_Block_split12_proc_U0 start_for_Block_split12_proc_U0_U
       (.Block_split12_proc_U0_ap_start(Block_split12_proc_U0_ap_start),
        .ColorMode_c21_full_n(ColorMode_c21_full_n),
        .ColorMode_c_empty_n(ColorMode_c_empty_n),
        .E(start_for_Block_split12_proc_U0_U_n_6),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .internal_empty_n_reg_0(start_for_Block_split12_proc_U0_U_n_7),
        .internal_full_n_reg_0(start_for_Block_split12_proc_U0_U_n_8),
        .\mOutPtr_reg[1]_0 (ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg_n_4),
        .\mOutPtr_reg[1]_1 (AXIvideo2MultiPixStream_U0_n_31),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .start_for_Block_split12_proc_U0_full_n(start_for_Block_split12_proc_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_start_for_MultiPixStream2AXIvideo_U0 start_for_MultiPixStream2AXIvideo_U0_U
       (.MultiPixStream2AXIvideo_U0_ap_done(MultiPixStream2AXIvideo_U0_ap_done),
        .MultiPixStream2AXIvideo_U0_ap_start(MultiPixStream2AXIvideo_U0_ap_start),
        .Q(v_vcresampler_core_U0_n_5),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0] (start_for_MultiPixStream2AXIvideo_U0_U_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .int_ap_idle_reg(hscale_core_polyphase_U0_n_18),
        .int_ap_idle_reg_0(CTRL_s_axi_U_n_191),
        .int_ap_idle_reg_1(MultiPixStream2AXIvideo_U0_n_6),
        .internal_full_n_reg_0(start_for_MultiPixStream2AXIvideo_U0_U_n_6),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_once_reg(start_once_reg_22),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_start_for_v_csc_core_U0 start_for_v_csc_core_U0_U
       (.E(CTRL_s_axi_U_n_267),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_reg_hscale_core_polyphase_U0_ap_ready(ap_sync_reg_hscale_core_polyphase_U0_ap_ready),
        .start_for_v_csc_core_U0_full_n(start_for_v_csc_core_U0_full_n),
        .start_once_reg(start_once_reg_6),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_start_for_v_hcresampler_core_U0 start_for_v_hcresampler_core_U0_U
       (.Block_split12_proc_U0_ap_start(Block_split12_proc_U0_ap_start),
        .Block_split13_proc_U0_ap_start(Block_split13_proc_U0_ap_start),
        .Q({ap_CS_fsm_state2_17,ap_CS_fsm_state1_16}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bPassThruHcr2_c_empty_n(bPassThruHcr2_c_empty_n),
        .int_ap_idle_reg(v_csc_core_U0_n_83),
        .internal_empty_n_reg_0(start_for_v_hcresampler_core_U0_U_n_6),
        .internal_empty_n_reg_1(start_for_v_hcresampler_core_U0_U_n_7),
        .\mOutPtr_reg[0]_0 (icmp_ln1445_fu_299_p2),
        .start_for_v_hcresampler_core_U0_full_n(start_for_v_hcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg_10),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start),
        .v_hcresampler_core15_U0_ap_start(v_hcresampler_core15_U0_ap_start),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_start_for_v_vcresampler_core_U0 start_for_v_vcresampler_core_U0_U
       (.E(v_vcresampler_core_U0_n_86),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(v_vcresampler_core_U0_n_88),
        .internal_full_n(internal_full_n),
        .internal_full_n_reg_0(v_vcresampler_core_U0_n_89),
        .mOutPtr110_out(mOutPtr110_out_18),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S stream_in_U
       (.AXIvideo2MultiPixStream_U0_stream_in_write(AXIvideo2MultiPixStream_U0_stream_in_write),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(AXIvideo2MultiPixStream_U0_stream_in_din),
        .\mOutPtr_reg[1]_0 (AXIvideo2MultiPixStream_U0_n_13),
        .\mOutPtr_reg[1]_1 (AXIvideo2MultiPixStream_U0_n_15),
        .out(stream_in_dout),
        .shiftReg_ce(shiftReg_ce),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_in_full_n(stream_in_full_n),
        .v_hcresampler_core15_U0_srcImg_read(v_hcresampler_core15_U0_srcImg_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_2 stream_out_420_U
       (.\B_V_data_1_payload_B_reg[15] (trunc_ln215_1_reg_722),
        .\B_V_data_1_payload_B_reg[23] (trunc_ln215_2_reg_727),
        .\B_V_data_1_payload_B_reg[31] (trunc_ln215_3_reg_732),
        .\B_V_data_1_payload_B_reg[39] (trunc_ln215_4_reg_737),
        .\B_V_data_1_payload_B_reg[47] (trunc_ln215_5_reg_742),
        .\B_V_data_1_payload_B_reg[7] (trunc_ln215_reg_717),
        .D(data_in0),
        .E(v_vcresampler_core_U0_n_83),
        .MultiPixStream2AXIvideo_U0_stream_out_420_read(MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(v_vcresampler_core_U0_stream_out_420_din),
        .internal_full_n_reg_0(v_vcresampler_core_U0_n_84),
        .mOutPtr110_out(mOutPtr110_out),
        .shiftReg_ce(shiftReg_ce_19),
        .stream_out_420_empty_n(stream_out_420_empty_n),
        .stream_out_420_full_n(stream_out_420_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_3 stream_out_422_U
       (.E(v_hcresampler_core_U0_n_93),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(v_hcresampler_core_U0_outImg_din),
        .internal_full_n_reg_0(v_hcresampler_core_U0_n_94),
        .mOutPtr110_out(mOutPtr110_out_20),
        .out(stream_out_422_dout),
        .shiftReg_ce(shiftReg_ce_14),
        .stream_out_422_empty_n(stream_out_422_empty_n),
        .stream_out_422_full_n(stream_out_422_full_n),
        .v_vcresampler_core_U0_stream_out_422_read(v_vcresampler_core_U0_stream_out_422_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_4 stream_scaled_U
       (.B({xor_ln1923_fu_294_p2,stream_scaled_dout[22:16]}),
        .CEB1(p_5_in),
        .E(v_csc_core_U0_n_77),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_clk_0(xor_ln1923_1_fu_322_p2),
        .ap_rst_n(ap_rst_n),
        .in(hscale_core_polyphase_U0_stream_scaled_din),
        .internal_empty_n_reg_0(hscale_core_polyphase_U0_n_93),
        .internal_empty_n_reg_1(v_csc_core_U0_n_4),
        .internal_full_n(internal_full_n_7),
        .internal_full_n_reg_0(v_csc_core_U0_n_78),
        .mOutPtr110_out(mOutPtr110_out_9),
        .out({stream_scaled_dout[47:23],stream_scaled_dout[15:0]}),
        .shiftReg_ce(shiftReg_ce_4),
        .stream_scaled_empty_n(stream_scaled_empty_n),
        .stream_scaled_full_n(stream_scaled_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_5 stream_scaled_csc_U
       (.E(v_csc_core_U0_n_80),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in(v_csc_core_U0_outImg_din),
        .internal_full_n_reg_0(v_csc_core_U0_n_81),
        .mOutPtr110_out(mOutPtr110_out_15),
        .out(stream_scaled_csc_dout),
        .shiftReg_ce(shiftReg_ce_8),
        .stream_scaled_csc_empty_n(stream_scaled_csc_empty_n),
        .stream_scaled_csc_full_n(stream_scaled_csc_full_n),
        .v_hcresampler_core_U0_srcImg_read(v_hcresampler_core_U0_srcImg_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_fifo_w48_d16_S_6 stream_upsampled_U
       (.E(hscale_core_polyphase_U0_stream_upsampled_read),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_condition_1167(ap_condition_1167),
        .ap_rst_n(ap_rst_n),
        .icmp_ln659_reg_2854(icmp_ln659_reg_2854),
        .in(v_hcresampler_core15_U0_outImg_din),
        .internal_full_n_reg_0(v_hcresampler_core15_U0_n_105),
        .mOutPtr110_out(mOutPtr110_out_5),
        .\mOutPtr_reg[4]_0 (hscale_core_polyphase_U0_n_90),
        .out(stream_upsampled_dout),
        .shiftReg_ce(shiftReg_ce_11),
        .stream_upsampled_empty_n(stream_upsampled_empty_n),
        .stream_upsampled_full_n(stream_upsampled_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_csc_core v_csc_core_U0
       (.B(xor_ln1923_fu_294_p2),
        .CEB1(p_5_in),
        .ColorMode_c21_empty_n(ColorMode_c21_empty_n),
        .DSP_ALU_INST(xor_ln1923_1_fu_322_p2),
        .E(v_csc_core_U0_n_77),
        .Q({y_reg_192[11:6],y_reg_192[2:0]}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm[2]_i_2__0 (Height[5:3]),
        .\ap_CS_fsm_reg[0]_0 (v_csc_core_U0_n_84),
        .\ap_CS_fsm_reg[0]_1 (v_csc_core_U0_n_85),
        .\ap_CS_fsm_reg[1]_0 (ap_CS_fsm_state2),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter00(ap_enable_reg_pp0_iter00),
        .ap_enable_reg_pp0_iter0_reg_0(CTRL_s_axi_U_n_220),
        .ap_enable_reg_pp0_iter1_reg_0(v_csc_core_U0_n_4),
        .ap_rst_n(ap_rst_n),
        .bPassThruCsc_c_empty_n(bPassThruCsc_c_empty_n),
        .\bPassThru_read_reg_1126_reg[0]_0 (v_csc_core_U0_n_81),
        .in(v_csc_core_U0_outImg_din),
        .int_ap_idle_i_5(ap_CS_fsm_state1_12),
        .internal_empty_n_reg(v_csc_core_U0_n_80),
        .internal_empty_n_reg_0(v_csc_core_U0_n_83),
        .internal_full_n(internal_full_n_7),
        .internal_full_n_reg(v_csc_core_U0_n_78),
        .mOutPtr110_out(mOutPtr110_out_9),
        .\mOutPtr_reg[4] (hscale_core_polyphase_U0_n_93),
        .out(ColorMode_c21_dout),
        .shiftReg_ce(shiftReg_ce_8),
        .start_for_v_hcresampler_core_U0_full_n(start_for_v_hcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg_10),
        .start_once_reg_reg_0(CTRL_s_axi_U_n_221),
        .stream_scaled_csc_empty_n(stream_scaled_csc_empty_n),
        .stream_scaled_csc_full_n(stream_scaled_csc_full_n),
        .stream_scaled_dout(stream_scaled_dout),
        .stream_scaled_empty_n(stream_scaled_empty_n),
        .stream_scaled_full_n(stream_scaled_full_n),
        .v_csc_core_U0_ap_ready(v_csc_core_U0_ap_ready),
        .v_csc_core_U0_ap_start(v_csc_core_U0_ap_start),
        .v_csc_core_U0_bPassThru_dout(v_csc_core_U0_bPassThru_dout),
        .v_csc_core_U0_colorMode_read(v_csc_core_U0_colorMode_read),
        .v_hcresampler_core15_U0_ap_start(v_hcresampler_core15_U0_ap_start),
        .v_hcresampler_core_U0_srcImg_read(v_hcresampler_core_U0_srcImg_read),
        .\x_reg_203_reg[10]_0 (x_reg_203_reg),
        .\y_reg_192_reg[4]_0 (v_csc_core_U0_n_8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_hcresampler_core15 v_hcresampler_core15_U0
       (.CO(icmp_ln1445_fu_261_p2),
        .D(loopWidth_fu_245_p2),
        .E(v_hcresampler_core15_U0_srcImg_read),
        .\PixArray_val_V_7_0_fu_384_reg[0] (bPassThruHcr1_U_n_7),
        .Q({ap_CS_fsm_state2_13,ap_CS_fsm_state1_12}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2]_i_2 (Height),
        .ap_block_pp0_stage0_110014(ap_block_pp0_stage0_110014),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter00(ap_enable_reg_pp0_iter00_1),
        .ap_enable_reg_pp0_iter1_reg_0(v_hcresampler_core15_U0_n_105),
        .ap_enable_reg_pp0_iter3_reg_0(v_hcresampler_core15_U0_n_7),
        .ap_rst_n(ap_rst_n),
        .\icmp_ln1448_reg_835_pp0_iter1_reg_reg[0]_0 (outpix_val_V_1_reg_8570),
        .\icmp_ln1458_reg_839_reg[0]_0 (icmp_ln1458_fu_286_p2),
        .\icmp_ln1458_reg_839_reg[0]_1 (WidthIn[15:1]),
        .in(v_hcresampler_core15_U0_outImg_din),
        .out(stream_in_dout),
        .\pixbuf_y_val_V_2_0_02_load_reg_877_reg[7]_0 (pixbuf_y_val_V_2_0_02_load_reg_8770),
        .shiftReg_ce(shiftReg_ce_11),
        .stream_in_empty_n(stream_in_empty_n),
        .stream_upsampled_full_n(stream_upsampled_full_n),
        .tmp_1_reg_853_pp0_iter1_reg(tmp_1_reg_853_pp0_iter1_reg),
        .tmp_1_reg_853_pp0_iter2_reg(tmp_1_reg_853_pp0_iter2_reg),
        .v_hcresampler_core15_U0_ap_start(v_hcresampler_core15_U0_ap_start),
        .v_hcresampler_core15_U0_p_read(v_hcresampler_core15_U0_p_read),
        .\x_reg_212_reg[14]_0 (x_reg_212_reg),
        .\x_reg_212_reg[14]_1 ({v_hcresampler_core15_U0_n_74,v_hcresampler_core15_U0_n_75,v_hcresampler_core15_U0_n_76,v_hcresampler_core15_U0_n_77,v_hcresampler_core15_U0_n_78,v_hcresampler_core15_U0_n_79,v_hcresampler_core15_U0_n_80,v_hcresampler_core15_U0_n_81}),
        .\y_reg_201_reg[13]_0 ({v_hcresampler_core15_U0_n_97,v_hcresampler_core15_U0_n_98,v_hcresampler_core15_U0_n_99,v_hcresampler_core15_U0_n_100,v_hcresampler_core15_U0_n_101,v_hcresampler_core15_U0_n_102,v_hcresampler_core15_U0_n_103}),
        .\y_reg_201_reg[14]_0 ({v_hcresampler_core15_U0_n_82,v_hcresampler_core15_U0_n_83,v_hcresampler_core15_U0_n_84,v_hcresampler_core15_U0_n_85,v_hcresampler_core15_U0_n_86,v_hcresampler_core15_U0_n_87,v_hcresampler_core15_U0_n_88,v_hcresampler_core15_U0_n_89,v_hcresampler_core15_U0_n_90,v_hcresampler_core15_U0_n_91,v_hcresampler_core15_U0_n_92,v_hcresampler_core15_U0_n_93,v_hcresampler_core15_U0_n_94,v_hcresampler_core15_U0_n_95,v_hcresampler_core15_U0_n_96}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_hcresampler_core v_hcresampler_core_U0
       (.D(loopWidth_fu_275_p2),
        .E(v_hcresampler_core_U0_n_93),
        .Q({ap_CS_fsm_state2_17,ap_CS_fsm_state1_16}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2]_i_2__0 (Height[13:2]),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(icmp_ln1445_fu_299_p2),
        .ap_rst_n(ap_rst_n),
        .bPassThruHcr2_c_empty_n(bPassThruHcr2_c_empty_n),
        .\icmp_ln1458_reg_1021_reg[0]_0 (v_hcresampler_core_U0_n_94),
        .\icmp_ln1458_reg_1021_reg[0]_1 (icmp_ln1458_fu_324_p2),
        .\icmp_ln1458_reg_1021_reg[0]_2 (WidthOut[15]),
        .in(v_hcresampler_core_U0_outImg_din),
        .mOutPtr110_out(mOutPtr110_out_15),
        .\mOutPtr_reg[4] (v_csc_core_U0_n_81),
        .out(stream_scaled_csc_dout),
        .shiftReg_ce(shiftReg_ce_14),
        .stream_out_422_empty_n(stream_out_422_empty_n),
        .stream_out_422_full_n(stream_out_422_full_n),
        .stream_scaled_csc_empty_n(stream_scaled_csc_empty_n),
        .v_hcresampler_core_U0_ap_start(v_hcresampler_core_U0_ap_start),
        .v_hcresampler_core_U0_bPassThru_dout(v_hcresampler_core_U0_bPassThru_dout),
        .v_hcresampler_core_U0_srcImg_read(v_hcresampler_core_U0_srcImg_read),
        .v_vcresampler_core_U0_stream_out_422_read(v_vcresampler_core_U0_stream_out_422_read),
        .xOffset_fu_251_p2(xOffset_fu_251_p2),
        .\x_reg_240_reg[14]_0 (x_reg_240_reg),
        .\x_reg_240_reg[14]_1 (v_hcresampler_core_U0_n_91),
        .\y_reg_229_reg[13]_0 ({v_hcresampler_core_U0_n_37,v_hcresampler_core_U0_n_38,v_hcresampler_core_U0_n_39,v_hcresampler_core_U0_n_40,v_hcresampler_core_U0_n_41,v_hcresampler_core_U0_n_42}),
        .\y_reg_229_reg[14]_0 ({v_hcresampler_core_U0_n_22,v_hcresampler_core_U0_n_23,v_hcresampler_core_U0_n_24,v_hcresampler_core_U0_n_25,v_hcresampler_core_U0_n_26,v_hcresampler_core_U0_n_27,v_hcresampler_core_U0_n_28,v_hcresampler_core_U0_n_29,v_hcresampler_core_U0_n_30,v_hcresampler_core_U0_n_31,v_hcresampler_core_U0_n_32,v_hcresampler_core_U0_n_33,v_hcresampler_core_U0_n_34,v_hcresampler_core_U0_n_35,v_hcresampler_core_U0_n_36}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_hscaler_entry22 v_hscaler_entry22_U0
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_start(ap_start),
        .ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg(ColorMode_c_U_n_17),
        .ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg_0(ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg_n_4),
        .ap_sync_v_hscaler_entry22_U0_ap_ready(ap_sync_v_hscaler_entry22_U0_ap_ready),
        .start_for_AXIvideo2MultiPixStream_U0_full_n(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .start_for_Block_split12_proc_U0_full_n(start_for_Block_split12_proc_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(v_hscaler_entry22_U0_n_6),
        .start_once_reg_reg_1(v_hscaler_entry22_U0_n_7),
        .start_once_reg_reg_2(ColorMode_c_U_n_20));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_vcresampler_core v_vcresampler_core_U0
       (.Block_split13_proc_U0_ap_start(Block_split13_proc_U0_ap_start),
        .D(v_vcresampler_core_U0_bPassThru_read),
        .E(v_vcresampler_core_U0_n_79),
        .MultiPixStream2AXIvideo_U0_stream_out_420_read(MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .Q(v_vcresampler_core_U0_n_5),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (start_for_MultiPixStream2AXIvideo_U0_U_n_6),
        .\ap_CS_fsm_reg[2]_0 (v_vcresampler_core_U0_n_86),
        .\ap_CS_fsm_reg[2]_1 (v_vcresampler_core_U0_n_88),
        .ap_NS_fsm117_out(ap_NS_fsm117_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .bPassThruVcr_c_dout(bPassThruVcr_c_dout),
        .bPassThruVcr_c_empty_n(bPassThruVcr_c_empty_n),
        .bPassThru_read_reg_751(bPassThru_read_reg_751),
        .cmp24_i_reg_8590(cmp24_i_reg_8590),
        .\cmp24_i_reg_859_reg[0]_0 (cmp24_i_fu_344_p2),
        .\cmp24_i_reg_859_reg[0]_1 (Height),
        .\icmp_ln1671_reg_776_reg[0]_0 (icmp_ln1671_fu_308_p2),
        .\icmp_ln1674_reg_878[0]_i_3_0 (WidthOut[15:1]),
        .in(v_vcresampler_core_U0_stream_out_420_din),
        .\int_Height_reg[0] (v_vcresampler_core_U0_n_90),
        .internal_empty_n_reg(v_vcresampler_core_U0_n_83),
        .internal_full_n(internal_full_n),
        .internal_full_n_reg(v_vcresampler_core_U0_n_89),
        .\loopHeight_reg_771_reg[15]_0 (loopHeight_fu_302_p2),
        .mOutPtr110_out(mOutPtr110_out_21),
        .mOutPtr110_out_0(mOutPtr110_out_20),
        .mOutPtr110_out_1(mOutPtr110_out_18),
        .\mOutPtr_reg[3] (icmp_ln165_loc_channel_U_n_11),
        .\mOutPtr_reg[4] (v_hcresampler_core_U0_n_94),
        .out(stream_out_422_dout),
        .shiftReg_ce(shiftReg_ce_19),
        .start_for_MultiPixStream2AXIvideo_U0_full_n(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .start_for_v_vcresampler_core_U0_full_n(start_for_v_vcresampler_core_U0_full_n),
        .start_once_reg(start_once_reg_22),
        .start_once_reg_2(start_once_reg_0),
        .stream_out_420_empty_n(stream_out_420_empty_n),
        .stream_out_420_full_n(stream_out_420_full_n),
        .stream_out_422_empty_n(stream_out_422_empty_n),
        .\tmp_reg_869_reg[0]_0 (v_vcresampler_core_U0_n_84),
        .v_vcresampler_core_U0_ap_start(v_vcresampler_core_U0_ap_start),
        .v_vcresampler_core_U0_stream_out_422_read(v_vcresampler_core_U0_stream_out_422_read),
        .\y_reg_242_reg[13]_0 ({v_vcresampler_core_U0_n_72,v_vcresampler_core_U0_n_73,v_vcresampler_core_U0_n_74,v_vcresampler_core_U0_n_75,v_vcresampler_core_U0_n_76,v_vcresampler_core_U0_n_77,v_vcresampler_core_U0_n_78}),
        .\y_reg_242_reg[14]_0 ({v_vcresampler_core_U0_n_9,v_vcresampler_core_U0_n_10,v_vcresampler_core_U0_n_11,v_vcresampler_core_U0_n_12,v_vcresampler_core_U0_n_13,v_vcresampler_core_U0_n_14,v_vcresampler_core_U0_n_15,v_vcresampler_core_U0_n_16,v_vcresampler_core_U0_n_17,v_vcresampler_core_U0_n_18,v_vcresampler_core_U0_n_19,v_vcresampler_core_U0_n_20,v_vcresampler_core_U0_n_21,v_vcresampler_core_U0_n_22,v_vcresampler_core_U0_n_23}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_hscaler_entry22
   (start_once_reg,
    ap_sync_v_hscaler_entry22_U0_ap_ready,
    start_once_reg_reg_0,
    start_once_reg_reg_1,
    SS,
    start_once_reg_reg_2,
    ap_clk,
    start_for_AXIvideo2MultiPixStream_U0_full_n,
    start_for_Block_split12_proc_U0_full_n,
    ap_start,
    ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg,
    ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg_0);
  output start_once_reg;
  output ap_sync_v_hscaler_entry22_U0_ap_ready;
  output start_once_reg_reg_0;
  output start_once_reg_reg_1;
  input [0:0]SS;
  input start_once_reg_reg_2;
  input ap_clk;
  input start_for_AXIvideo2MultiPixStream_U0_full_n;
  input start_for_Block_split12_proc_U0_full_n;
  input ap_start;
  input ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg;
  input ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg_0;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_start;
  wire ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg;
  wire ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg_0;
  wire ap_sync_v_hscaler_entry22_U0_ap_ready;
  wire start_for_AXIvideo2MultiPixStream_U0_full_n;
  wire start_for_Block_split12_proc_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire start_once_reg_reg_2;

  LUT6 #(
    .INIT(64'hFFFFFFFF0000EA00)) 
    ap_sync_reg_v_hscaler_entry22_U0_ap_ready_i_1
       (.I0(start_once_reg),
        .I1(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I2(start_for_Block_split12_proc_U0_full_n),
        .I3(ap_start),
        .I4(ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg),
        .I5(ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg_0),
        .O(ap_sync_v_hscaler_entry22_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    int_ap_ready_i_2
       (.I0(start_once_reg),
        .I1(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I2(start_for_Block_split12_proc_U0_full_n),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT5 #(
    .INIT(32'h00EA0000)) 
    \mOutPtr[1]_i_3__4 
       (.I0(start_once_reg),
        .I1(start_for_Block_split12_proc_U0_full_n),
        .I2(start_for_AXIvideo2MultiPixStream_U0_full_n),
        .I3(ap_sync_reg_v_hscaler_entry22_U0_ap_ready_reg_0),
        .I4(ap_start),
        .O(start_once_reg_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_2),
        .Q(start_once_reg),
        .R(SS));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_vcresampler_core
   (bPassThru_read_reg_751,
    Q,
    cmp24_i_reg_8590,
    start_once_reg,
    D,
    \y_reg_242_reg[14]_0 ,
    in,
    \y_reg_242_reg[13]_0 ,
    E,
    mOutPtr110_out,
    mOutPtr110_out_0,
    v_vcresampler_core_U0_stream_out_422_read,
    internal_empty_n_reg,
    \tmp_reg_869_reg[0]_0 ,
    shiftReg_ce,
    \ap_CS_fsm_reg[2]_0 ,
    mOutPtr110_out_1,
    \ap_CS_fsm_reg[2]_1 ,
    internal_full_n_reg,
    \int_Height_reg[0] ,
    ap_clk,
    bPassThruVcr_c_dout,
    ap_NS_fsm117_out,
    \cmp24_i_reg_859_reg[0]_0 ,
    \icmp_ln1671_reg_776_reg[0]_0 ,
    SS,
    ap_rst_n,
    start_for_MultiPixStream2AXIvideo_U0_full_n,
    v_vcresampler_core_U0_ap_start,
    bPassThruVcr_c_empty_n,
    stream_out_422_empty_n,
    stream_out_420_full_n,
    \icmp_ln1674_reg_878[0]_i_3_0 ,
    \cmp24_i_reg_859_reg[0]_1 ,
    \mOutPtr_reg[3] ,
    \mOutPtr_reg[4] ,
    MultiPixStream2AXIvideo_U0_stream_out_420_read,
    stream_out_420_empty_n,
    internal_full_n,
    start_for_v_vcresampler_core_U0_full_n,
    \loopHeight_reg_771_reg[15]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    start_once_reg_2,
    Block_split13_proc_U0_ap_start,
    out);
  output bPassThru_read_reg_751;
  output [0:0]Q;
  output cmp24_i_reg_8590;
  output start_once_reg;
  output [0:0]D;
  output [14:0]\y_reg_242_reg[14]_0 ;
  output [47:0]in;
  output [6:0]\y_reg_242_reg[13]_0 ;
  output [0:0]E;
  output mOutPtr110_out;
  output mOutPtr110_out_0;
  output v_vcresampler_core_U0_stream_out_422_read;
  output [0:0]internal_empty_n_reg;
  output \tmp_reg_869_reg[0]_0 ;
  output shiftReg_ce;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output mOutPtr110_out_1;
  output \ap_CS_fsm_reg[2]_1 ;
  output internal_full_n_reg;
  output \int_Height_reg[0] ;
  input ap_clk;
  input bPassThruVcr_c_dout;
  input ap_NS_fsm117_out;
  input [0:0]\cmp24_i_reg_859_reg[0]_0 ;
  input [0:0]\icmp_ln1671_reg_776_reg[0]_0 ;
  input [0:0]SS;
  input ap_rst_n;
  input start_for_MultiPixStream2AXIvideo_U0_full_n;
  input v_vcresampler_core_U0_ap_start;
  input bPassThruVcr_c_empty_n;
  input stream_out_422_empty_n;
  input stream_out_420_full_n;
  input [14:0]\icmp_ln1674_reg_878[0]_i_3_0 ;
  input [13:0]\cmp24_i_reg_859_reg[0]_1 ;
  input \mOutPtr_reg[3] ;
  input \mOutPtr_reg[4] ;
  input MultiPixStream2AXIvideo_U0_stream_out_420_read;
  input stream_out_420_empty_n;
  input internal_full_n;
  input start_for_v_vcresampler_core_U0_full_n;
  input [15:0]\loopHeight_reg_771_reg[15]_0 ;
  input \ap_CS_fsm_reg[0]_0 ;
  input start_once_reg_2;
  input Block_split13_proc_U0_ap_start;
  input [47:0]out;

  wire Block_split13_proc_U0_ap_start;
  wire [0:0]D;
  wire [0:0]E;
  wire MultiPixStream2AXIvideo_U0_stream_out_420_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire [9:2]add_ln1346_2_fu_622_p2;
  wire [9:2]add_ln1346_5_fu_673_p2;
  wire [14:0]add_ln1671_fu_320_p2;
  wire [14:0]add_ln1671_reg_844;
  wire add_ln1671_reg_8440;
  wire \add_ln1671_reg_844_reg[14]_i_2_n_10 ;
  wire \add_ln1671_reg_844_reg[14]_i_2_n_11 ;
  wire \add_ln1671_reg_844_reg[14]_i_2_n_7 ;
  wire \add_ln1671_reg_844_reg[14]_i_2_n_8 ;
  wire \add_ln1671_reg_844_reg[14]_i_2_n_9 ;
  wire \add_ln1671_reg_844_reg[8]_i_1_n_10 ;
  wire \add_ln1671_reg_844_reg[8]_i_1_n_11 ;
  wire \add_ln1671_reg_844_reg[8]_i_1_n_4 ;
  wire \add_ln1671_reg_844_reg[8]_i_1_n_5 ;
  wire \add_ln1671_reg_844_reg[8]_i_1_n_6 ;
  wire \add_ln1671_reg_844_reg[8]_i_1_n_7 ;
  wire \add_ln1671_reg_844_reg[8]_i_1_n_8 ;
  wire \add_ln1671_reg_844_reg[8]_i_1_n_9 ;
  wire [14:0]add_ln1674_fu_363_p2;
  wire \add_ln1674_reg_873[14]_i_6_n_4 ;
  wire \add_ln1674_reg_873[14]_i_7_n_4 ;
  wire \add_ln1674_reg_873[8]_i_2_n_4 ;
  wire \add_ln1674_reg_873[8]_i_3_n_4 ;
  wire \add_ln1674_reg_873[8]_i_4_n_4 ;
  wire \add_ln1674_reg_873[8]_i_5_n_4 ;
  wire \add_ln1674_reg_873[8]_i_6_n_4 ;
  wire \add_ln1674_reg_873[8]_i_7_n_4 ;
  wire \add_ln1674_reg_873[8]_i_8_n_4 ;
  wire \add_ln1674_reg_873[8]_i_9_n_4 ;
  wire [14:0]add_ln1674_reg_873_reg;
  wire \add_ln1674_reg_873_reg[14]_i_1_n_10 ;
  wire \add_ln1674_reg_873_reg[14]_i_1_n_11 ;
  wire \add_ln1674_reg_873_reg[14]_i_1_n_7 ;
  wire \add_ln1674_reg_873_reg[14]_i_1_n_8 ;
  wire \add_ln1674_reg_873_reg[14]_i_1_n_9 ;
  wire \add_ln1674_reg_873_reg[8]_i_1_n_10 ;
  wire \add_ln1674_reg_873_reg[8]_i_1_n_11 ;
  wire \add_ln1674_reg_873_reg[8]_i_1_n_4 ;
  wire \add_ln1674_reg_873_reg[8]_i_1_n_5 ;
  wire \add_ln1674_reg_873_reg[8]_i_1_n_6 ;
  wire \add_ln1674_reg_873_reg[8]_i_1_n_7 ;
  wire \add_ln1674_reg_873_reg[8]_i_1_n_8 ;
  wire \add_ln1674_reg_873_reg[8]_i_1_n_9 ;
  wire \ap_CS_fsm[4]_i_10_n_4 ;
  wire \ap_CS_fsm[4]_i_2_n_4 ;
  wire \ap_CS_fsm[4]_i_3_n_4 ;
  wire \ap_CS_fsm[4]_i_4_n_4 ;
  wire \ap_CS_fsm[4]_i_5_n_4 ;
  wire \ap_CS_fsm[4]_i_6_n_4 ;
  wire \ap_CS_fsm[4]_i_7_n_4 ;
  wire \ap_CS_fsm[4]_i_8_n_4 ;
  wire \ap_CS_fsm[4]_i_9_n_4 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state8;
  wire [4:0]ap_NS_fsm;
  wire ap_NS_fsm117_out;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_4;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_4;
  wire ap_enable_reg_pp0_iter2_reg_n_4;
  wire ap_enable_reg_pp0_iter3_i_1__1_n_4;
  wire ap_enable_reg_pp0_iter3_reg_n_4;
  wire ap_phi_mux_pixbuf_c_val_V_2_1_0_i_phi_fu_268_p41;
  wire [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274;
  wire \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ;
  wire [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265;
  wire ap_rst_n;
  wire bPassThruVcr_c_dout;
  wire bPassThruVcr_c_empty_n;
  wire bPassThru_read_reg_751;
  wire cmp24_i_reg_859;
  wire cmp24_i_reg_8590;
  wire [0:0]\cmp24_i_reg_859_reg[0]_0 ;
  wire [13:0]\cmp24_i_reg_859_reg[0]_1 ;
  wire cmp73_i_fu_349_p2;
  wire cmp73_i_reg_863;
  wire \cmp73_i_reg_863[0]_i_2_n_4 ;
  wire \cmp73_i_reg_863[0]_i_3_n_4 ;
  wire \cmp73_i_reg_863[0]_i_4_n_4 ;
  wire [14:11]empty_62_fu_374_p1;
  wire empty_reg_853;
  wire \empty_reg_853[0]_i_2_n_4 ;
  wire \empty_reg_853[0]_i_3_n_4 ;
  wire \empty_reg_853[0]_i_4_n_4 ;
  wire \empty_reg_853[0]_i_5_n_4 ;
  wire \empty_reg_853[0]_i_6_n_4 ;
  wire \empty_reg_853[0]_i_7_n_4 ;
  wire \empty_reg_853[0]_i_8_n_4 ;
  wire \empty_reg_853[0]_i_9_n_4 ;
  wire \empty_reg_853_reg[0]_i_1_n_10 ;
  wire \empty_reg_853_reg[0]_i_1_n_11 ;
  wire \empty_reg_853_reg[0]_i_1_n_19 ;
  wire \empty_reg_853_reg[0]_i_1_n_4 ;
  wire \empty_reg_853_reg[0]_i_1_n_5 ;
  wire \empty_reg_853_reg[0]_i_1_n_6 ;
  wire \empty_reg_853_reg[0]_i_1_n_7 ;
  wire \empty_reg_853_reg[0]_i_1_n_8 ;
  wire \empty_reg_853_reg[0]_i_1_n_9 ;
  wire [0:0]\icmp_ln1671_reg_776_reg[0]_0 ;
  wire \icmp_ln1671_reg_776_reg_n_4_[0] ;
  wire icmp_ln1674_fu_369_p2;
  wire \icmp_ln1674_reg_878[0]_i_10_n_4 ;
  wire \icmp_ln1674_reg_878[0]_i_11_n_4 ;
  wire \icmp_ln1674_reg_878[0]_i_12_n_4 ;
  wire \icmp_ln1674_reg_878[0]_i_13_n_4 ;
  wire \icmp_ln1674_reg_878[0]_i_14_n_4 ;
  wire \icmp_ln1674_reg_878[0]_i_15_n_4 ;
  wire \icmp_ln1674_reg_878[0]_i_16_n_4 ;
  wire [14:0]\icmp_ln1674_reg_878[0]_i_3_0 ;
  wire \icmp_ln1674_reg_878[0]_i_3_n_4 ;
  wire \icmp_ln1674_reg_878[0]_i_4_n_4 ;
  wire \icmp_ln1674_reg_878[0]_i_5_n_4 ;
  wire \icmp_ln1674_reg_878[0]_i_6_n_4 ;
  wire \icmp_ln1674_reg_878[0]_i_7_n_4 ;
  wire \icmp_ln1674_reg_878[0]_i_8_n_4 ;
  wire \icmp_ln1674_reg_878[0]_i_9_n_4 ;
  wire \icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ;
  wire \icmp_ln1674_reg_878_reg_n_4_[0] ;
  wire \idxprom5_i240_i_reg_882_reg_n_4_[0] ;
  wire \idxprom5_i240_i_reg_882_reg_n_4_[10] ;
  wire \idxprom5_i240_i_reg_882_reg_n_4_[1] ;
  wire \idxprom5_i240_i_reg_882_reg_n_4_[2] ;
  wire \idxprom5_i240_i_reg_882_reg_n_4_[3] ;
  wire \idxprom5_i240_i_reg_882_reg_n_4_[4] ;
  wire \idxprom5_i240_i_reg_882_reg_n_4_[5] ;
  wire \idxprom5_i240_i_reg_882_reg_n_4_[6] ;
  wire \idxprom5_i240_i_reg_882_reg_n_4_[7] ;
  wire \idxprom5_i240_i_reg_882_reg_n_4_[8] ;
  wire \idxprom5_i240_i_reg_882_reg_n_4_[9] ;
  wire [47:0]in;
  wire \int_Height_reg[0] ;
  wire [0:0]internal_empty_n_reg;
  wire internal_full_n;
  wire internal_full_n_reg;
  wire linebuf_c_val_V_0_U_n_21;
  wire linebuf_c_val_V_0_U_n_22;
  wire linebuf_c_val_V_0_U_n_23;
  wire linebuf_c_val_V_0_U_n_24;
  wire linebuf_c_val_V_0_U_n_25;
  wire linebuf_c_val_V_0_U_n_26;
  wire linebuf_c_val_V_0_U_n_27;
  wire linebuf_c_val_V_0_U_n_28;
  wire linebuf_c_val_V_0_U_n_29;
  wire linebuf_c_val_V_0_U_n_30;
  wire linebuf_c_val_V_0_U_n_31;
  wire linebuf_c_val_V_0_U_n_34;
  wire linebuf_c_val_V_0_addr_reg_8880;
  wire [10:0]linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg;
  wire linebuf_c_val_V_0_ce1;
  wire [15:0]linebuf_c_val_V_0_d0;
  wire [15:0]linebuf_c_val_V_0_q1;
  wire linebuf_c_val_V_1_we0;
  wire [10:0]linebuf_y_val_V_0_addr_reg_894;
  wire linebuf_y_val_V_0_addr_reg_8940;
  wire [15:0]linebuf_y_val_V_0_d0;
  wire [15:0]loopHeight_reg_771;
  wire [15:0]\loopHeight_reg_771_reg[15]_0 ;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire \mOutPtr_reg[3] ;
  wire \mOutPtr_reg[4] ;
  wire [47:0]out;
  wire p_15_in;
  wire p_20_in;
  wire p_31_in;
  wire [7:0]pix_val_V_2_1_fu_124;
  wire [7:0]pix_val_V_5_1_fu_136;
  wire shiftReg_ce;
  wire start_for_MultiPixStream2AXIvideo_U0_full_n;
  wire start_for_v_vcresampler_core_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_2;
  wire start_once_reg_i_1__3_n_4;
  wire stream_out_420_empty_n;
  wire stream_out_420_full_n;
  wire stream_out_422_empty_n;
  wire tmp_reg_869;
  wire \tmp_reg_869[0]_i_10_n_4 ;
  wire \tmp_reg_869[0]_i_11_n_4 ;
  wire \tmp_reg_869[0]_i_5_n_4 ;
  wire \tmp_reg_869[0]_i_6_n_4 ;
  wire \tmp_reg_869[0]_i_7_n_4 ;
  wire \tmp_reg_869[0]_i_8_n_4 ;
  wire \tmp_reg_869[0]_i_9_n_4 ;
  wire \tmp_reg_869_reg[0]_0 ;
  wire \tmp_reg_869_reg[0]_i_2_n_10 ;
  wire \tmp_reg_869_reg[0]_i_2_n_11 ;
  wire \tmp_reg_869_reg[0]_i_2_n_12 ;
  wire \tmp_reg_869_reg[0]_i_2_n_5 ;
  wire \tmp_reg_869_reg[0]_i_2_n_6 ;
  wire \tmp_reg_869_reg[0]_i_2_n_7 ;
  wire \tmp_reg_869_reg[0]_i_2_n_8 ;
  wire \tmp_reg_869_reg[0]_i_2_n_9 ;
  wire [7:0]trunc_ln213_1_reg_934;
  wire trunc_ln213_1_reg_9340;
  wire [7:0]trunc_ln_reg_929;
  wire v_vcresampler_core_U0_ap_start;
  wire v_vcresampler_core_U0_stream_out_422_read;
  wire x_reg_2530;
  wire [10:0]x_reg_253_pp0_iter1_reg;
  wire \x_reg_253_reg_n_4_[0] ;
  wire \x_reg_253_reg_n_4_[10] ;
  wire \x_reg_253_reg_n_4_[11] ;
  wire \x_reg_253_reg_n_4_[12] ;
  wire \x_reg_253_reg_n_4_[13] ;
  wire \x_reg_253_reg_n_4_[14] ;
  wire \x_reg_253_reg_n_4_[1] ;
  wire \x_reg_253_reg_n_4_[2] ;
  wire \x_reg_253_reg_n_4_[3] ;
  wire \x_reg_253_reg_n_4_[4] ;
  wire \x_reg_253_reg_n_4_[5] ;
  wire \x_reg_253_reg_n_4_[6] ;
  wire \x_reg_253_reg_n_4_[7] ;
  wire \x_reg_253_reg_n_4_[8] ;
  wire \x_reg_253_reg_n_4_[9] ;
  wire xor_ln1669_fu_293_p2;
  wire y_reg_242;
  wire [6:0]\y_reg_242_reg[13]_0 ;
  wire [14:0]\y_reg_242_reg[14]_0 ;
  wire [1:0]zext_ln1346_1_fu_602_p1;
  wire [7:2]zext_ln1346_1_fu_602_p1__0;
  wire [8:1]zext_ln1346_2_fu_649_p1;
  wire [1:0]zext_ln1346_4_fu_653_p1;
  wire [7:2]zext_ln1346_4_fu_653_p1__0;
  wire [8:1]zext_ln1346_fu_598_p1;
  wire zext_ln1669_reg_766_reg;
  wire [7:5]\NLW_add_ln1671_reg_844_reg[14]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln1671_reg_844_reg[14]_i_2_O_UNCONNECTED ;
  wire [7:5]\NLW_add_ln1674_reg_873_reg[14]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_add_ln1674_reg_873_reg[14]_i_1_O_UNCONNECTED ;
  wire [7:1]\NLW_empty_reg_853_reg[0]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_tmp_reg_869_reg[0]_i_2_CO_UNCONNECTED ;
  wire [6:0]\NLW_tmp_reg_869_reg[0]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \SRL_SIG_reg[15][0]_srl16_i_1__3 
       (.I0(\tmp_reg_869_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hFBFF)) 
    \SRL_SIG_reg[15][0]_srl16_i_7__1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(linebuf_c_val_V_0_U_n_34),
        .I2(tmp_reg_869),
        .I3(stream_out_420_full_n),
        .O(\tmp_reg_869_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][10]_srl16_i_1__3 
       (.I0(trunc_ln_reg_929[2]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[2]),
        .O(in[10]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][11]_srl16_i_1__3 
       (.I0(trunc_ln_reg_929[3]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[3]),
        .O(in[11]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][12]_srl16_i_1__3 
       (.I0(trunc_ln_reg_929[4]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[4]),
        .O(in[12]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][13]_srl16_i_1__3 
       (.I0(trunc_ln_reg_929[5]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[5]),
        .O(in[13]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][14]_srl16_i_1__3 
       (.I0(trunc_ln_reg_929[6]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[6]),
        .O(in[14]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][15]_srl16_i_1__3 
       (.I0(trunc_ln_reg_929[7]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[7]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][16]_srl16_i_1__3 
       (.I0(pix_val_V_2_1_fu_124[0]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][17]_srl16_i_1__3 
       (.I0(pix_val_V_2_1_fu_124[1]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][18]_srl16_i_1__3 
       (.I0(pix_val_V_2_1_fu_124[2]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][19]_srl16_i_1__3 
       (.I0(pix_val_V_2_1_fu_124[3]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][20]_srl16_i_1__3 
       (.I0(pix_val_V_2_1_fu_124[4]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][21]_srl16_i_1__3 
       (.I0(pix_val_V_2_1_fu_124[5]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][22]_srl16_i_1__3 
       (.I0(pix_val_V_2_1_fu_124[6]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][23]_srl16_i_1__3 
       (.I0(pix_val_V_2_1_fu_124[7]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[23]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][32]_srl16_i_1__3 
       (.I0(trunc_ln213_1_reg_934[0]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[8]),
        .O(in[32]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][33]_srl16_i_1__3 
       (.I0(trunc_ln213_1_reg_934[1]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[9]),
        .O(in[33]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][34]_srl16_i_1__3 
       (.I0(trunc_ln213_1_reg_934[2]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[10]),
        .O(in[34]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][35]_srl16_i_1__3 
       (.I0(trunc_ln213_1_reg_934[3]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[11]),
        .O(in[35]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][36]_srl16_i_1__3 
       (.I0(trunc_ln213_1_reg_934[4]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[12]),
        .O(in[36]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][37]_srl16_i_1__3 
       (.I0(trunc_ln213_1_reg_934[5]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[13]),
        .O(in[37]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][38]_srl16_i_1__3 
       (.I0(trunc_ln213_1_reg_934[6]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[14]),
        .O(in[38]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][39]_srl16_i_1__3 
       (.I0(trunc_ln213_1_reg_934[7]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[15]),
        .O(in[39]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][40]_srl16_i_1__3 
       (.I0(pix_val_V_5_1_fu_136[0]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[40]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][41]_srl16_i_1__3 
       (.I0(pix_val_V_5_1_fu_136[1]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[41]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][42]_srl16_i_1__3 
       (.I0(pix_val_V_5_1_fu_136[2]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[42]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][43]_srl16_i_1__3 
       (.I0(pix_val_V_5_1_fu_136[3]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[43]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][44]_srl16_i_1__3 
       (.I0(pix_val_V_5_1_fu_136[4]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[44]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][45]_srl16_i_1__3 
       (.I0(pix_val_V_5_1_fu_136[5]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[45]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][46]_srl16_i_1__3 
       (.I0(pix_val_V_5_1_fu_136[6]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[46]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT4 #(
    .INIT(16'hAA8A)) 
    \SRL_SIG_reg[15][47]_srl16_i_1__3 
       (.I0(pix_val_V_5_1_fu_136[7]),
        .I1(tmp_reg_869),
        .I2(ap_enable_reg_pp0_iter3_reg_n_4),
        .I3(bPassThru_read_reg_751),
        .O(in[47]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][8]_srl16_i_1__3 
       (.I0(trunc_ln_reg_929[0]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[0]),
        .O(in[8]));
  LUT6 #(
    .INIT(64'hFFFFF2FF00000200)) 
    \SRL_SIG_reg[15][9]_srl16_i_1__3 
       (.I0(trunc_ln_reg_929[1]),
        .I1(empty_reg_853),
        .I2(bPassThru_read_reg_751),
        .I3(ap_enable_reg_pp0_iter3_reg_n_4),
        .I4(tmp_reg_869),
        .I5(linebuf_c_val_V_0_d0[1]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln1671_reg_844[0]_i_1 
       (.I0(\y_reg_242_reg[14]_0 [0]),
        .O(add_ln1671_fu_320_p2[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln1671_reg_844[14]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\icmp_ln1671_reg_776_reg_n_4_[0] ),
        .O(add_ln1671_reg_8440));
  FDRE \add_ln1671_reg_844_reg[0] 
       (.C(ap_clk),
        .CE(add_ln1671_reg_8440),
        .D(add_ln1671_fu_320_p2[0]),
        .Q(add_ln1671_reg_844[0]),
        .R(1'b0));
  FDRE \add_ln1671_reg_844_reg[10] 
       (.C(ap_clk),
        .CE(add_ln1671_reg_8440),
        .D(add_ln1671_fu_320_p2[10]),
        .Q(add_ln1671_reg_844[10]),
        .R(1'b0));
  FDRE \add_ln1671_reg_844_reg[11] 
       (.C(ap_clk),
        .CE(add_ln1671_reg_8440),
        .D(add_ln1671_fu_320_p2[11]),
        .Q(add_ln1671_reg_844[11]),
        .R(1'b0));
  FDRE \add_ln1671_reg_844_reg[12] 
       (.C(ap_clk),
        .CE(add_ln1671_reg_8440),
        .D(add_ln1671_fu_320_p2[12]),
        .Q(add_ln1671_reg_844[12]),
        .R(1'b0));
  FDRE \add_ln1671_reg_844_reg[13] 
       (.C(ap_clk),
        .CE(add_ln1671_reg_8440),
        .D(add_ln1671_fu_320_p2[13]),
        .Q(add_ln1671_reg_844[13]),
        .R(1'b0));
  FDRE \add_ln1671_reg_844_reg[14] 
       (.C(ap_clk),
        .CE(add_ln1671_reg_8440),
        .D(add_ln1671_fu_320_p2[14]),
        .Q(add_ln1671_reg_844[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln1671_reg_844_reg[14]_i_2 
       (.CI(\add_ln1671_reg_844_reg[8]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln1671_reg_844_reg[14]_i_2_CO_UNCONNECTED [7:5],\add_ln1671_reg_844_reg[14]_i_2_n_7 ,\add_ln1671_reg_844_reg[14]_i_2_n_8 ,\add_ln1671_reg_844_reg[14]_i_2_n_9 ,\add_ln1671_reg_844_reg[14]_i_2_n_10 ,\add_ln1671_reg_844_reg[14]_i_2_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln1671_reg_844_reg[14]_i_2_O_UNCONNECTED [7:6],add_ln1671_fu_320_p2[14:9]}),
        .S({1'b0,1'b0,\y_reg_242_reg[14]_0 [14:9]}));
  FDRE \add_ln1671_reg_844_reg[1] 
       (.C(ap_clk),
        .CE(add_ln1671_reg_8440),
        .D(add_ln1671_fu_320_p2[1]),
        .Q(add_ln1671_reg_844[1]),
        .R(1'b0));
  FDRE \add_ln1671_reg_844_reg[2] 
       (.C(ap_clk),
        .CE(add_ln1671_reg_8440),
        .D(add_ln1671_fu_320_p2[2]),
        .Q(add_ln1671_reg_844[2]),
        .R(1'b0));
  FDRE \add_ln1671_reg_844_reg[3] 
       (.C(ap_clk),
        .CE(add_ln1671_reg_8440),
        .D(add_ln1671_fu_320_p2[3]),
        .Q(add_ln1671_reg_844[3]),
        .R(1'b0));
  FDRE \add_ln1671_reg_844_reg[4] 
       (.C(ap_clk),
        .CE(add_ln1671_reg_8440),
        .D(add_ln1671_fu_320_p2[4]),
        .Q(add_ln1671_reg_844[4]),
        .R(1'b0));
  FDRE \add_ln1671_reg_844_reg[5] 
       (.C(ap_clk),
        .CE(add_ln1671_reg_8440),
        .D(add_ln1671_fu_320_p2[5]),
        .Q(add_ln1671_reg_844[5]),
        .R(1'b0));
  FDRE \add_ln1671_reg_844_reg[6] 
       (.C(ap_clk),
        .CE(add_ln1671_reg_8440),
        .D(add_ln1671_fu_320_p2[6]),
        .Q(add_ln1671_reg_844[6]),
        .R(1'b0));
  FDRE \add_ln1671_reg_844_reg[7] 
       (.C(ap_clk),
        .CE(add_ln1671_reg_8440),
        .D(add_ln1671_fu_320_p2[7]),
        .Q(add_ln1671_reg_844[7]),
        .R(1'b0));
  FDRE \add_ln1671_reg_844_reg[8] 
       (.C(ap_clk),
        .CE(add_ln1671_reg_8440),
        .D(add_ln1671_fu_320_p2[8]),
        .Q(add_ln1671_reg_844[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln1671_reg_844_reg[8]_i_1 
       (.CI(\y_reg_242_reg[14]_0 [0]),
        .CI_TOP(1'b0),
        .CO({\add_ln1671_reg_844_reg[8]_i_1_n_4 ,\add_ln1671_reg_844_reg[8]_i_1_n_5 ,\add_ln1671_reg_844_reg[8]_i_1_n_6 ,\add_ln1671_reg_844_reg[8]_i_1_n_7 ,\add_ln1671_reg_844_reg[8]_i_1_n_8 ,\add_ln1671_reg_844_reg[8]_i_1_n_9 ,\add_ln1671_reg_844_reg[8]_i_1_n_10 ,\add_ln1671_reg_844_reg[8]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1671_fu_320_p2[8:1]),
        .S(\y_reg_242_reg[14]_0 [8:1]));
  FDRE \add_ln1671_reg_844_reg[9] 
       (.C(ap_clk),
        .CE(add_ln1671_reg_8440),
        .D(add_ln1671_fu_320_p2[9]),
        .Q(add_ln1671_reg_844[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \add_ln1674_reg_873[0]_i_1 
       (.I0(\x_reg_253_reg_n_4_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln1674_reg_873_reg[0]),
        .O(add_ln1674_fu_363_p2[0]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \add_ln1674_reg_873[14]_i_2 
       (.I0(add_ln1674_reg_873_reg[14]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\x_reg_253_reg_n_4_[14] ),
        .O(empty_62_fu_374_p1[14]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \add_ln1674_reg_873[14]_i_3 
       (.I0(add_ln1674_reg_873_reg[13]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\x_reg_253_reg_n_4_[13] ),
        .O(empty_62_fu_374_p1[13]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \add_ln1674_reg_873[14]_i_4 
       (.I0(add_ln1674_reg_873_reg[12]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\x_reg_253_reg_n_4_[12] ),
        .O(empty_62_fu_374_p1[12]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \add_ln1674_reg_873[14]_i_5 
       (.I0(add_ln1674_reg_873_reg[11]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\x_reg_253_reg_n_4_[11] ),
        .O(empty_62_fu_374_p1[11]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln1674_reg_873[14]_i_6 
       (.I0(\x_reg_253_reg_n_4_[10] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln1674_reg_873_reg[10]),
        .O(\add_ln1674_reg_873[14]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \add_ln1674_reg_873[14]_i_7 
       (.I0(add_ln1674_reg_873_reg[9]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\x_reg_253_reg_n_4_[9] ),
        .O(\add_ln1674_reg_873[14]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln1674_reg_873[8]_i_2 
       (.I0(\x_reg_253_reg_n_4_[8] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln1674_reg_873_reg[8]),
        .O(\add_ln1674_reg_873[8]_i_2_n_4 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \add_ln1674_reg_873[8]_i_3 
       (.I0(add_ln1674_reg_873_reg[7]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\x_reg_253_reg_n_4_[7] ),
        .O(\add_ln1674_reg_873[8]_i_3_n_4 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \add_ln1674_reg_873[8]_i_4 
       (.I0(add_ln1674_reg_873_reg[6]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\x_reg_253_reg_n_4_[6] ),
        .O(\add_ln1674_reg_873[8]_i_4_n_4 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \add_ln1674_reg_873[8]_i_5 
       (.I0(add_ln1674_reg_873_reg[5]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\x_reg_253_reg_n_4_[5] ),
        .O(\add_ln1674_reg_873[8]_i_5_n_4 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \add_ln1674_reg_873[8]_i_6 
       (.I0(add_ln1674_reg_873_reg[4]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\x_reg_253_reg_n_4_[4] ),
        .O(\add_ln1674_reg_873[8]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \add_ln1674_reg_873[8]_i_7 
       (.I0(add_ln1674_reg_873_reg[3]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\x_reg_253_reg_n_4_[3] ),
        .O(\add_ln1674_reg_873[8]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln1674_reg_873[8]_i_8 
       (.I0(\x_reg_253_reg_n_4_[2] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln1674_reg_873_reg[2]),
        .O(\add_ln1674_reg_873[8]_i_8_n_4 ));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \add_ln1674_reg_873[8]_i_9 
       (.I0(add_ln1674_reg_873_reg[1]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\x_reg_253_reg_n_4_[1] ),
        .O(\add_ln1674_reg_873[8]_i_9_n_4 ));
  FDRE \add_ln1674_reg_873_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_ce1),
        .D(add_ln1674_fu_363_p2[0]),
        .Q(add_ln1674_reg_873_reg[0]),
        .R(1'b0));
  FDRE \add_ln1674_reg_873_reg[10] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_ce1),
        .D(add_ln1674_fu_363_p2[10]),
        .Q(add_ln1674_reg_873_reg[10]),
        .R(1'b0));
  FDRE \add_ln1674_reg_873_reg[11] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_ce1),
        .D(add_ln1674_fu_363_p2[11]),
        .Q(add_ln1674_reg_873_reg[11]),
        .R(1'b0));
  FDRE \add_ln1674_reg_873_reg[12] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_ce1),
        .D(add_ln1674_fu_363_p2[12]),
        .Q(add_ln1674_reg_873_reg[12]),
        .R(1'b0));
  FDRE \add_ln1674_reg_873_reg[13] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_ce1),
        .D(add_ln1674_fu_363_p2[13]),
        .Q(add_ln1674_reg_873_reg[13]),
        .R(1'b0));
  FDRE \add_ln1674_reg_873_reg[14] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_ce1),
        .D(add_ln1674_fu_363_p2[14]),
        .Q(add_ln1674_reg_873_reg[14]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln1674_reg_873_reg[14]_i_1 
       (.CI(\add_ln1674_reg_873_reg[8]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_add_ln1674_reg_873_reg[14]_i_1_CO_UNCONNECTED [7:5],\add_ln1674_reg_873_reg[14]_i_1_n_7 ,\add_ln1674_reg_873_reg[14]_i_1_n_8 ,\add_ln1674_reg_873_reg[14]_i_1_n_9 ,\add_ln1674_reg_873_reg[14]_i_1_n_10 ,\add_ln1674_reg_873_reg[14]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln1674_reg_873_reg[14]_i_1_O_UNCONNECTED [7:6],add_ln1674_fu_363_p2[14:9]}),
        .S({1'b0,1'b0,empty_62_fu_374_p1,\add_ln1674_reg_873[14]_i_6_n_4 ,\add_ln1674_reg_873[14]_i_7_n_4 }));
  FDRE \add_ln1674_reg_873_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_ce1),
        .D(add_ln1674_fu_363_p2[1]),
        .Q(add_ln1674_reg_873_reg[1]),
        .R(1'b0));
  FDRE \add_ln1674_reg_873_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_ce1),
        .D(add_ln1674_fu_363_p2[2]),
        .Q(add_ln1674_reg_873_reg[2]),
        .R(1'b0));
  FDRE \add_ln1674_reg_873_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_ce1),
        .D(add_ln1674_fu_363_p2[3]),
        .Q(add_ln1674_reg_873_reg[3]),
        .R(1'b0));
  FDRE \add_ln1674_reg_873_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_ce1),
        .D(add_ln1674_fu_363_p2[4]),
        .Q(add_ln1674_reg_873_reg[4]),
        .R(1'b0));
  FDRE \add_ln1674_reg_873_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_ce1),
        .D(add_ln1674_fu_363_p2[5]),
        .Q(add_ln1674_reg_873_reg[5]),
        .R(1'b0));
  FDRE \add_ln1674_reg_873_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_ce1),
        .D(add_ln1674_fu_363_p2[6]),
        .Q(add_ln1674_reg_873_reg[6]),
        .R(1'b0));
  FDRE \add_ln1674_reg_873_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_ce1),
        .D(add_ln1674_fu_363_p2[7]),
        .Q(add_ln1674_reg_873_reg[7]),
        .R(1'b0));
  FDRE \add_ln1674_reg_873_reg[8] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_ce1),
        .D(add_ln1674_fu_363_p2[8]),
        .Q(add_ln1674_reg_873_reg[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \add_ln1674_reg_873_reg[8]_i_1 
       (.CI(linebuf_c_val_V_0_U_n_31),
        .CI_TOP(1'b0),
        .CO({\add_ln1674_reg_873_reg[8]_i_1_n_4 ,\add_ln1674_reg_873_reg[8]_i_1_n_5 ,\add_ln1674_reg_873_reg[8]_i_1_n_6 ,\add_ln1674_reg_873_reg[8]_i_1_n_7 ,\add_ln1674_reg_873_reg[8]_i_1_n_8 ,\add_ln1674_reg_873_reg[8]_i_1_n_9 ,\add_ln1674_reg_873_reg[8]_i_1_n_10 ,\add_ln1674_reg_873_reg[8]_i_1_n_11 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1674_fu_363_p2[8:1]),
        .S({\add_ln1674_reg_873[8]_i_2_n_4 ,\add_ln1674_reg_873[8]_i_3_n_4 ,\add_ln1674_reg_873[8]_i_4_n_4 ,\add_ln1674_reg_873[8]_i_5_n_4 ,\add_ln1674_reg_873[8]_i_6_n_4 ,\add_ln1674_reg_873[8]_i_7_n_4 ,\add_ln1674_reg_873[8]_i_8_n_4 ,\add_ln1674_reg_873[8]_i_9_n_4 }));
  FDRE \add_ln1674_reg_873_reg[9] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_ce1),
        .D(add_ln1674_fu_363_p2[9]),
        .Q(add_ln1674_reg_873_reg[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88F8F8F8)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(\ap_CS_fsm[4]_i_2_n_4 ),
        .I1(ap_CS_fsm_state3),
        .I2(Q),
        .I3(bPassThruVcr_c_empty_n),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hA8000000)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(Q),
        .I1(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I2(start_once_reg),
        .I3(v_vcresampler_core_U0_ap_start),
        .I4(bPassThruVcr_c_empty_n),
        .O(D));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(ap_CS_fsm_state2),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hFFFF40FF40404040)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(\ap_CS_fsm[4]_i_2_n_4 ),
        .I1(ap_CS_fsm_state3),
        .I2(ap_NS_fsm117_out),
        .I3(p_20_in),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[4]_i_10 
       (.I0(\y_reg_242_reg[14]_0 [11]),
        .I1(loopHeight_reg_771[11]),
        .I2(\y_reg_242_reg[14]_0 [8]),
        .I3(loopHeight_reg_771[8]),
        .O(\ap_CS_fsm[4]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h0404FF0404040404)) 
    \ap_CS_fsm[4]_i_1__2 
       (.I0(\ap_CS_fsm[4]_i_2_n_4 ),
        .I1(ap_CS_fsm_state3),
        .I2(ap_NS_fsm117_out),
        .I3(p_20_in),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[4]));
  LUT4 #(
    .INIT(16'h04FF)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\ap_CS_fsm[4]_i_3_n_4 ),
        .I1(\ap_CS_fsm[4]_i_4_n_4 ),
        .I2(\ap_CS_fsm[4]_i_5_n_4 ),
        .I3(\icmp_ln1671_reg_776_reg_n_4_[0] ),
        .O(\ap_CS_fsm[4]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(\ap_CS_fsm[4]_i_6_n_4 ),
        .I1(\y_reg_242_reg[14]_0 [1]),
        .I2(loopHeight_reg_771[1]),
        .I3(\y_reg_242_reg[14]_0 [0]),
        .I4(loopHeight_reg_771[0]),
        .I5(\ap_CS_fsm[4]_i_7_n_4 ),
        .O(\ap_CS_fsm[4]_i_3_n_4 ));
  LUT4 #(
    .INIT(16'h2002)) 
    \ap_CS_fsm[4]_i_4 
       (.I0(\ap_CS_fsm[4]_i_8_n_4 ),
        .I1(loopHeight_reg_771[15]),
        .I2(loopHeight_reg_771[13]),
        .I3(\y_reg_242_reg[14]_0 [13]),
        .O(\ap_CS_fsm[4]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    \ap_CS_fsm[4]_i_5 
       (.I0(\ap_CS_fsm[4]_i_9_n_4 ),
        .I1(\y_reg_242_reg[14]_0 [7]),
        .I2(loopHeight_reg_771[7]),
        .I3(\y_reg_242_reg[14]_0 [6]),
        .I4(loopHeight_reg_771[6]),
        .I5(\ap_CS_fsm[4]_i_10_n_4 ),
        .O(\ap_CS_fsm[4]_i_5_n_4 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[4]_i_6 
       (.I0(\y_reg_242_reg[14]_0 [4]),
        .I1(loopHeight_reg_771[4]),
        .I2(\y_reg_242_reg[14]_0 [3]),
        .I3(loopHeight_reg_771[3]),
        .O(\ap_CS_fsm[4]_i_6_n_4 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[4]_i_7 
       (.I0(\y_reg_242_reg[14]_0 [5]),
        .I1(loopHeight_reg_771[5]),
        .I2(\y_reg_242_reg[14]_0 [2]),
        .I3(loopHeight_reg_771[2]),
        .O(\ap_CS_fsm[4]_i_7_n_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[4]_i_8 
       (.I0(\y_reg_242_reg[14]_0 [14]),
        .I1(loopHeight_reg_771[14]),
        .I2(\y_reg_242_reg[14]_0 [12]),
        .I3(loopHeight_reg_771[12]),
        .O(\ap_CS_fsm[4]_i_8_n_4 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \ap_CS_fsm[4]_i_9 
       (.I0(\y_reg_242_reg[14]_0 [10]),
        .I1(loopHeight_reg_771[10]),
        .I2(\y_reg_242_reg[14]_0 [9]),
        .I3(loopHeight_reg_771[9]),
        .O(\ap_CS_fsm[4]_i_9_n_4 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  LUT6 #(
    .INIT(64'hB0B0B000F0F0F000)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_rst_n),
        .I3(ap_NS_fsm117_out),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(icmp_ln1674_fu_369_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_4),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_block_pp0_stage0_01001),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  LUT5 #(
    .INIT(32'h0088A0A0)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_4),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_NS_fsm117_out),
        .I4(ap_block_pp0_stage0_01001),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_4),
        .Q(ap_enable_reg_pp0_iter2_reg_n_4),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0A0000008A808080)) 
    ap_enable_reg_pp0_iter3_i_1__1
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter3_reg_n_4),
        .I2(ap_block_pp0_stage0_01001),
        .I3(ap_enable_reg_pp0_iter2_reg_n_4),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(ap_NS_fsm117_out),
        .O(ap_enable_reg_pp0_iter3_i_1__1_n_4));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__1_n_4),
        .Q(ap_enable_reg_pp0_iter3_reg_n_4),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40404000)) 
    \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I4(cmp24_i_reg_859),
        .O(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[0]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[0]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274_reg[1] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[1]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[1]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274_reg[2] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[2]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[2]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274_reg[3] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[3]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[3]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274_reg[4] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[4]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[4]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274_reg[5] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[5]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[5]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274_reg[6] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[6]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[6]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274_reg[7] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[7]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265_reg[0] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[8]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[0]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265_reg[1] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[9]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[1]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265_reg[2] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[10]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[2]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265_reg[3] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[11]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[3]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265_reg[4] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[12]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[4]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265_reg[5] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[13]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[5]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265_reg[6] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[14]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[6]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265_reg[7] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(linebuf_c_val_V_0_q1[15]),
        .Q(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[7]),
        .R(\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]_i_1_n_4 ));
  FDRE \bPassThru_read_reg_751_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(bPassThruVcr_c_dout),
        .Q(bPassThru_read_reg_751),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \cmp24_i_reg_859[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[4]_i_2_n_4 ),
        .O(cmp24_i_reg_8590));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp24_i_reg_859[0]_i_12 
       (.I0(\y_reg_242_reg[14]_0 [13]),
        .I1(\cmp24_i_reg_859_reg[0]_1 [13]),
        .I2(\y_reg_242_reg[14]_0 [12]),
        .I3(\cmp24_i_reg_859_reg[0]_1 [12]),
        .O(\y_reg_242_reg[13]_0 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp24_i_reg_859[0]_i_13 
       (.I0(\y_reg_242_reg[14]_0 [11]),
        .I1(\cmp24_i_reg_859_reg[0]_1 [11]),
        .I2(\y_reg_242_reg[14]_0 [10]),
        .I3(\cmp24_i_reg_859_reg[0]_1 [10]),
        .O(\y_reg_242_reg[13]_0 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp24_i_reg_859[0]_i_14 
       (.I0(\y_reg_242_reg[14]_0 [9]),
        .I1(\cmp24_i_reg_859_reg[0]_1 [9]),
        .I2(\y_reg_242_reg[14]_0 [8]),
        .I3(\cmp24_i_reg_859_reg[0]_1 [8]),
        .O(\y_reg_242_reg[13]_0 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp24_i_reg_859[0]_i_15 
       (.I0(\y_reg_242_reg[14]_0 [7]),
        .I1(\cmp24_i_reg_859_reg[0]_1 [7]),
        .I2(\y_reg_242_reg[14]_0 [6]),
        .I3(\cmp24_i_reg_859_reg[0]_1 [6]),
        .O(\y_reg_242_reg[13]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp24_i_reg_859[0]_i_16 
       (.I0(\y_reg_242_reg[14]_0 [5]),
        .I1(\cmp24_i_reg_859_reg[0]_1 [5]),
        .I2(\y_reg_242_reg[14]_0 [4]),
        .I3(\cmp24_i_reg_859_reg[0]_1 [4]),
        .O(\y_reg_242_reg[13]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp24_i_reg_859[0]_i_17 
       (.I0(\y_reg_242_reg[14]_0 [3]),
        .I1(\cmp24_i_reg_859_reg[0]_1 [3]),
        .I2(\y_reg_242_reg[14]_0 [2]),
        .I3(\cmp24_i_reg_859_reg[0]_1 [2]),
        .O(\y_reg_242_reg[13]_0 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp24_i_reg_859[0]_i_18 
       (.I0(\y_reg_242_reg[14]_0 [1]),
        .I1(\cmp24_i_reg_859_reg[0]_1 [1]),
        .I2(\y_reg_242_reg[14]_0 [0]),
        .I3(\cmp24_i_reg_859_reg[0]_1 [0]),
        .O(\y_reg_242_reg[13]_0 [0]));
  FDRE \cmp24_i_reg_859_reg[0] 
       (.C(ap_clk),
        .CE(cmp24_i_reg_8590),
        .D(\cmp24_i_reg_859_reg[0]_0 ),
        .Q(cmp24_i_reg_859),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp73_i_reg_863[0]_i_1 
       (.I0(\cmp73_i_reg_863[0]_i_2_n_4 ),
        .I1(\cmp73_i_reg_863[0]_i_3_n_4 ),
        .I2(\y_reg_242_reg[14]_0 [7]),
        .I3(\y_reg_242_reg[14]_0 [6]),
        .I4(\y_reg_242_reg[14]_0 [10]),
        .I5(\cmp73_i_reg_863[0]_i_4_n_4 ),
        .O(cmp73_i_fu_349_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp73_i_reg_863[0]_i_2 
       (.I0(\y_reg_242_reg[14]_0 [14]),
        .I1(\y_reg_242_reg[14]_0 [12]),
        .I2(\y_reg_242_reg[14]_0 [3]),
        .I3(\y_reg_242_reg[14]_0 [2]),
        .O(\cmp73_i_reg_863[0]_i_2_n_4 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp73_i_reg_863[0]_i_3 
       (.I0(\y_reg_242_reg[14]_0 [8]),
        .I1(\y_reg_242_reg[14]_0 [11]),
        .I2(\y_reg_242_reg[14]_0 [13]),
        .I3(\y_reg_242_reg[14]_0 [9]),
        .O(\cmp73_i_reg_863[0]_i_3_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp73_i_reg_863[0]_i_4 
       (.I0(\y_reg_242_reg[14]_0 [1]),
        .I1(\y_reg_242_reg[14]_0 [0]),
        .I2(\y_reg_242_reg[14]_0 [5]),
        .I3(\y_reg_242_reg[14]_0 [4]),
        .O(\cmp73_i_reg_863[0]_i_4_n_4 ));
  FDRE \cmp73_i_reg_863_reg[0] 
       (.C(ap_clk),
        .CE(cmp24_i_reg_8590),
        .D(cmp73_i_fu_349_p2),
        .Q(cmp73_i_reg_863),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_853[0]_i_2 
       (.I0(\y_reg_242_reg[14]_0 [7]),
        .O(\empty_reg_853[0]_i_2_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_853[0]_i_3 
       (.I0(\y_reg_242_reg[14]_0 [6]),
        .O(\empty_reg_853[0]_i_3_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_853[0]_i_4 
       (.I0(\y_reg_242_reg[14]_0 [5]),
        .O(\empty_reg_853[0]_i_4_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_853[0]_i_5 
       (.I0(\y_reg_242_reg[14]_0 [4]),
        .O(\empty_reg_853[0]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_853[0]_i_6 
       (.I0(\y_reg_242_reg[14]_0 [3]),
        .O(\empty_reg_853[0]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_853[0]_i_7 
       (.I0(\y_reg_242_reg[14]_0 [2]),
        .O(\empty_reg_853[0]_i_7_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \empty_reg_853[0]_i_8 
       (.I0(\y_reg_242_reg[14]_0 [1]),
        .O(\empty_reg_853[0]_i_8_n_4 ));
  LUT2 #(
    .INIT(4'h9)) 
    \empty_reg_853[0]_i_9 
       (.I0(\y_reg_242_reg[14]_0 [0]),
        .I1(zext_ln1669_reg_766_reg),
        .O(\empty_reg_853[0]_i_9_n_4 ));
  FDRE \empty_reg_853_reg[0] 
       (.C(ap_clk),
        .CE(cmp24_i_reg_8590),
        .D(\empty_reg_853_reg[0]_i_1_n_19 ),
        .Q(empty_reg_853),
        .R(1'b0));
  CARRY8 \empty_reg_853_reg[0]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\empty_reg_853_reg[0]_i_1_n_4 ,\empty_reg_853_reg[0]_i_1_n_5 ,\empty_reg_853_reg[0]_i_1_n_6 ,\empty_reg_853_reg[0]_i_1_n_7 ,\empty_reg_853_reg[0]_i_1_n_8 ,\empty_reg_853_reg[0]_i_1_n_9 ,\empty_reg_853_reg[0]_i_1_n_10 ,\empty_reg_853_reg[0]_i_1_n_11 }),
        .DI(\y_reg_242_reg[14]_0 [7:0]),
        .O({\NLW_empty_reg_853_reg[0]_i_1_O_UNCONNECTED [7:1],\empty_reg_853_reg[0]_i_1_n_19 }),
        .S({\empty_reg_853[0]_i_2_n_4 ,\empty_reg_853[0]_i_3_n_4 ,\empty_reg_853[0]_i_4_n_4 ,\empty_reg_853[0]_i_5_n_4 ,\empty_reg_853[0]_i_6_n_4 ,\empty_reg_853[0]_i_7_n_4 ,\empty_reg_853[0]_i_8_n_4 ,\empty_reg_853[0]_i_9_n_4 }));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1671_reg_776[0]_i_2 
       (.I0(\loopHeight_reg_771_reg[15]_0 [1]),
        .I1(\loopHeight_reg_771_reg[15]_0 [0]),
        .O(\int_Height_reg[0] ));
  FDRE \icmp_ln1671_reg_776_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\icmp_ln1671_reg_776_reg[0]_0 ),
        .Q(\icmp_ln1671_reg_776_reg_n_4_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h4)) 
    \icmp_ln1674_reg_878[0]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(p_15_in));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \icmp_ln1674_reg_878[0]_i_10 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\icmp_ln1674_reg_878[0]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'hFFFF656A656AFFFF)) 
    \icmp_ln1674_reg_878[0]_i_11 
       (.I0(\icmp_ln1674_reg_878[0]_i_3_0 [7]),
        .I1(\x_reg_253_reg_n_4_[7] ),
        .I2(\icmp_ln1674_reg_878[0]_i_10_n_4 ),
        .I3(add_ln1674_reg_873_reg[7]),
        .I4(\icmp_ln1674_reg_878[0]_i_3_0 [6]),
        .I5(\icmp_ln1674_reg_878[0]_i_16_n_4 ),
        .O(\icmp_ln1674_reg_878[0]_i_11_n_4 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln1674_reg_878[0]_i_12 
       (.I0(\x_reg_253_reg_n_4_[4] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln1674_reg_873_reg[4]),
        .O(\icmp_ln1674_reg_878[0]_i_12_n_4 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln1674_reg_878[0]_i_13 
       (.I0(\x_reg_253_reg_n_4_[3] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln1674_reg_873_reg[3]),
        .O(\icmp_ln1674_reg_878[0]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h6FF66F6F6FF6F6F6)) 
    \icmp_ln1674_reg_878[0]_i_14 
       (.I0(\icmp_ln1674_reg_878[0]_i_3_0 [8]),
        .I1(linebuf_c_val_V_0_U_n_23),
        .I2(\icmp_ln1674_reg_878[0]_i_3_0 [5]),
        .I3(\x_reg_253_reg_n_4_[5] ),
        .I4(\icmp_ln1674_reg_878[0]_i_10_n_4 ),
        .I5(add_ln1674_reg_873_reg[5]),
        .O(\icmp_ln1674_reg_878[0]_i_14_n_4 ));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln1674_reg_878[0]_i_15 
       (.I0(\x_reg_253_reg_n_4_[12] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln1674_reg_873_reg[12]),
        .O(\icmp_ln1674_reg_878[0]_i_15_n_4 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln1674_reg_878[0]_i_16 
       (.I0(\x_reg_253_reg_n_4_[6] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln1674_reg_873_reg[6]),
        .O(\icmp_ln1674_reg_878[0]_i_16_n_4 ));
  LUT5 #(
    .INIT(32'h00004004)) 
    \icmp_ln1674_reg_878[0]_i_2 
       (.I0(\icmp_ln1674_reg_878[0]_i_3_n_4 ),
        .I1(\icmp_ln1674_reg_878[0]_i_4_n_4 ),
        .I2(\icmp_ln1674_reg_878[0]_i_3_0 [2]),
        .I3(linebuf_c_val_V_0_U_n_29),
        .I4(\icmp_ln1674_reg_878[0]_i_5_n_4 ),
        .O(icmp_ln1674_fu_369_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEBEBFF)) 
    \icmp_ln1674_reg_878[0]_i_3 
       (.I0(\icmp_ln1674_reg_878[0]_i_6_n_4 ),
        .I1(\icmp_ln1674_reg_878[0]_i_3_0 [11]),
        .I2(\icmp_ln1674_reg_878[0]_i_7_n_4 ),
        .I3(\icmp_ln1674_reg_878[0]_i_3_0 [9]),
        .I4(\icmp_ln1674_reg_878[0]_i_8_n_4 ),
        .I5(\icmp_ln1674_reg_878[0]_i_9_n_4 ),
        .O(\icmp_ln1674_reg_878[0]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'h6006606060060606)) 
    \icmp_ln1674_reg_878[0]_i_4 
       (.I0(\icmp_ln1674_reg_878[0]_i_3_0 [0]),
        .I1(add_ln1674_fu_363_p2[0]),
        .I2(\icmp_ln1674_reg_878[0]_i_3_0 [1]),
        .I3(\x_reg_253_reg_n_4_[1] ),
        .I4(\icmp_ln1674_reg_878[0]_i_10_n_4 ),
        .I5(add_ln1674_reg_873_reg[1]),
        .O(\icmp_ln1674_reg_878[0]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEBEBFF)) 
    \icmp_ln1674_reg_878[0]_i_5 
       (.I0(\icmp_ln1674_reg_878[0]_i_11_n_4 ),
        .I1(\icmp_ln1674_reg_878[0]_i_3_0 [4]),
        .I2(\icmp_ln1674_reg_878[0]_i_12_n_4 ),
        .I3(\icmp_ln1674_reg_878[0]_i_3_0 [3]),
        .I4(\icmp_ln1674_reg_878[0]_i_13_n_4 ),
        .I5(\icmp_ln1674_reg_878[0]_i_14_n_4 ),
        .O(\icmp_ln1674_reg_878[0]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFF656A656AFFFF)) 
    \icmp_ln1674_reg_878[0]_i_6 
       (.I0(\icmp_ln1674_reg_878[0]_i_3_0 [13]),
        .I1(\x_reg_253_reg_n_4_[13] ),
        .I2(\icmp_ln1674_reg_878[0]_i_10_n_4 ),
        .I3(add_ln1674_reg_873_reg[13]),
        .I4(\icmp_ln1674_reg_878[0]_i_3_0 [12]),
        .I5(\icmp_ln1674_reg_878[0]_i_15_n_4 ),
        .O(\icmp_ln1674_reg_878[0]_i_6_n_4 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln1674_reg_878[0]_i_7 
       (.I0(\x_reg_253_reg_n_4_[11] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln1674_reg_873_reg[11]),
        .O(\icmp_ln1674_reg_878[0]_i_7_n_4 ));
  LUT5 #(
    .INIT(32'h51555D55)) 
    \icmp_ln1674_reg_878[0]_i_8 
       (.I0(\x_reg_253_reg_n_4_[9] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln1674_reg_873_reg[9]),
        .O(\icmp_ln1674_reg_878[0]_i_8_n_4 ));
  LUT6 #(
    .INIT(64'h656AFFFFFFFF656A)) 
    \icmp_ln1674_reg_878[0]_i_9 
       (.I0(\icmp_ln1674_reg_878[0]_i_3_0 [14]),
        .I1(\x_reg_253_reg_n_4_[14] ),
        .I2(\icmp_ln1674_reg_878[0]_i_10_n_4 ),
        .I3(add_ln1674_reg_873_reg[14]),
        .I4(\icmp_ln1674_reg_878[0]_i_3_0 [10]),
        .I5(linebuf_c_val_V_0_U_n_21),
        .O(\icmp_ln1674_reg_878[0]_i_9_n_4 ));
  FDRE \icmp_ln1674_reg_878_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .Q(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1674_reg_878_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(icmp_ln1674_fu_369_p2),
        .Q(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \idxprom5_i240_i_reg_882[0]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln1674_fu_369_p2),
        .O(linebuf_c_val_V_0_addr_reg_8880));
  FDRE \idxprom5_i240_i_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_8880),
        .D(linebuf_c_val_V_0_U_n_31),
        .Q(\idxprom5_i240_i_reg_882_reg_n_4_[0] ),
        .R(1'b0));
  FDRE \idxprom5_i240_i_reg_882_reg[10] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_8880),
        .D(linebuf_c_val_V_0_U_n_21),
        .Q(\idxprom5_i240_i_reg_882_reg_n_4_[10] ),
        .R(1'b0));
  FDRE \idxprom5_i240_i_reg_882_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_8880),
        .D(linebuf_c_val_V_0_U_n_30),
        .Q(\idxprom5_i240_i_reg_882_reg_n_4_[1] ),
        .R(1'b0));
  FDRE \idxprom5_i240_i_reg_882_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_8880),
        .D(linebuf_c_val_V_0_U_n_29),
        .Q(\idxprom5_i240_i_reg_882_reg_n_4_[2] ),
        .R(1'b0));
  FDRE \idxprom5_i240_i_reg_882_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_8880),
        .D(linebuf_c_val_V_0_U_n_28),
        .Q(\idxprom5_i240_i_reg_882_reg_n_4_[3] ),
        .R(1'b0));
  FDRE \idxprom5_i240_i_reg_882_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_8880),
        .D(linebuf_c_val_V_0_U_n_27),
        .Q(\idxprom5_i240_i_reg_882_reg_n_4_[4] ),
        .R(1'b0));
  FDRE \idxprom5_i240_i_reg_882_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_8880),
        .D(linebuf_c_val_V_0_U_n_26),
        .Q(\idxprom5_i240_i_reg_882_reg_n_4_[5] ),
        .R(1'b0));
  FDRE \idxprom5_i240_i_reg_882_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_8880),
        .D(linebuf_c_val_V_0_U_n_25),
        .Q(\idxprom5_i240_i_reg_882_reg_n_4_[6] ),
        .R(1'b0));
  FDRE \idxprom5_i240_i_reg_882_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_8880),
        .D(linebuf_c_val_V_0_U_n_24),
        .Q(\idxprom5_i240_i_reg_882_reg_n_4_[7] ),
        .R(1'b0));
  FDRE \idxprom5_i240_i_reg_882_reg[8] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_8880),
        .D(linebuf_c_val_V_0_U_n_23),
        .Q(\idxprom5_i240_i_reg_882_reg_n_4_[8] ),
        .R(1'b0));
  FDRE \idxprom5_i240_i_reg_882_reg[9] 
       (.C(ap_clk),
        .CE(linebuf_c_val_V_0_addr_reg_8880),
        .D(linebuf_c_val_V_0_U_n_22),
        .Q(\idxprom5_i240_i_reg_882_reg_n_4_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT5 #(
    .INIT(32'hFFFF70FF)) 
    internal_full_n_i_1__8
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(internal_full_n),
        .I2(start_for_v_vcresampler_core_U0_full_n),
        .I3(ap_rst_n),
        .I4(mOutPtr110_out_1),
        .O(internal_full_n_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0 linebuf_c_val_V_0_U
       (.ADDRBWRADDR({linebuf_c_val_V_0_U_n_21,linebuf_c_val_V_0_U_n_22,linebuf_c_val_V_0_U_n_23,linebuf_c_val_V_0_U_n_24,linebuf_c_val_V_0_U_n_25,linebuf_c_val_V_0_U_n_26,linebuf_c_val_V_0_U_n_27,linebuf_c_val_V_0_U_n_28,linebuf_c_val_V_0_U_n_29,linebuf_c_val_V_0_U_n_30,linebuf_c_val_V_0_U_n_31}),
        .DOUTBDOUT(linebuf_c_val_V_0_q1),
        .E(linebuf_c_val_V_0_ce1),
        .Q(linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg),
        .\SRL_SIG_reg[15][0]_srl16_i_7__1 (bPassThru_read_reg_751),
        .\SRL_SIG_reg[15][0]_srl16_i_7__1_0 (ap_enable_reg_pp0_iter3_reg_n_4),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg(linebuf_c_val_V_0_U_n_34),
        .cmp24_i_reg_859(cmp24_i_reg_859),
        .linebuf_c_val_V_0_d0(linebuf_c_val_V_0_d0),
        .p_20_in(p_20_in),
        .ram_reg_bram_0(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .ram_reg_bram_0_0(ap_enable_reg_pp0_iter2_reg_n_4),
        .ram_reg_bram_0_1(add_ln1674_reg_873_reg[10:0]),
        .ram_reg_bram_0_2(ap_CS_fsm_pp0_stage0),
        .ram_reg_bram_0_3(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .ram_reg_bram_0_4({\x_reg_253_reg_n_4_[10] ,\x_reg_253_reg_n_4_[9] ,\x_reg_253_reg_n_4_[8] ,\x_reg_253_reg_n_4_[7] ,\x_reg_253_reg_n_4_[6] ,\x_reg_253_reg_n_4_[5] ,\x_reg_253_reg_n_4_[4] ,\x_reg_253_reg_n_4_[3] ,\x_reg_253_reg_n_4_[2] ,\x_reg_253_reg_n_4_[1] ,\x_reg_253_reg_n_4_[0] }),
        .stream_out_420_full_n(stream_out_420_full_n),
        .stream_out_422_empty_n(stream_out_422_empty_n),
        .tmp_reg_869(tmp_reg_869));
  FDRE \linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[0] ),
        .Q(linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[10] ),
        .Q(linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[1] ),
        .Q(linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[2] ),
        .Q(linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[3] ),
        .Q(linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[4] ),
        .Q(linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[5] ),
        .Q(linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[6] ),
        .Q(linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[7] ),
        .Q(linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[8] ),
        .Q(linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[9] ),
        .Q(linebuf_c_val_V_0_addr_reg_888_pp0_iter1_reg[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_7 linebuf_c_val_V_1_U
       (.D({\idxprom5_i240_i_reg_882_reg_n_4_[10] ,\idxprom5_i240_i_reg_882_reg_n_4_[9] ,\idxprom5_i240_i_reg_882_reg_n_4_[8] ,\idxprom5_i240_i_reg_882_reg_n_4_[7] ,\idxprom5_i240_i_reg_882_reg_n_4_[6] ,\idxprom5_i240_i_reg_882_reg_n_4_[5] ,\idxprom5_i240_i_reg_882_reg_n_4_[4] ,\idxprom5_i240_i_reg_882_reg_n_4_[3] ,\idxprom5_i240_i_reg_882_reg_n_4_[2] ,\idxprom5_i240_i_reg_882_reg_n_4_[1] ,\idxprom5_i240_i_reg_882_reg_n_4_[0] }),
        .DI(zext_ln1346_1_fu_602_p1),
        .Q(x_reg_253_pp0_iter1_reg),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_phi_mux_pixbuf_c_val_V_2_1_0_i_phi_fu_268_p41(ap_phi_mux_pixbuf_c_val_V_2_1_0_i_phi_fu_268_p41),
        .ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274),
        .ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265),
        .cmp24_i_reg_859(cmp24_i_reg_859),
        .cmp73_i_reg_863(cmp73_i_reg_863),
        .linebuf_c_val_V_0_d0(linebuf_c_val_V_0_d0),
        .linebuf_c_val_V_1_we0(linebuf_c_val_V_1_we0),
        .p_20_in(p_20_in),
        .p_31_in(p_31_in),
        .\pixbuf_c_val_V_2_0_1_reg_900_reg[7] (add_ln1346_2_fu_622_p2),
        .\pixbuf_c_val_V_2_1_reg_907_reg[7] (add_ln1346_5_fu_673_p2),
        .ram_reg_bram_0(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .ram_reg_bram_0_0(zext_ln1346_fu_598_p1),
        .ram_reg_bram_0_1(zext_ln1346_2_fu_649_p1),
        .ram_reg_bram_0_2(ap_CS_fsm_pp0_stage0),
        .\trunc_ln213_1_reg_934_reg[5] (zext_ln1346_4_fu_653_p1),
        .zext_ln1346_1_fu_602_p1__0(zext_ln1346_1_fu_602_p1__0),
        .zext_ln1346_4_fu_653_p1__0(zext_ln1346_4_fu_653_p1__0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_8 linebuf_y_val_V_0_U
       (.D({\idxprom5_i240_i_reg_882_reg_n_4_[10] ,\idxprom5_i240_i_reg_882_reg_n_4_[9] ,\idxprom5_i240_i_reg_882_reg_n_4_[8] ,\idxprom5_i240_i_reg_882_reg_n_4_[7] ,\idxprom5_i240_i_reg_882_reg_n_4_[6] ,\idxprom5_i240_i_reg_882_reg_n_4_[5] ,\idxprom5_i240_i_reg_882_reg_n_4_[4] ,\idxprom5_i240_i_reg_882_reg_n_4_[3] ,\idxprom5_i240_i_reg_882_reg_n_4_[2] ,\idxprom5_i240_i_reg_882_reg_n_4_[1] ,\idxprom5_i240_i_reg_882_reg_n_4_[0] }),
        .DINADIN(linebuf_y_val_V_0_d0),
        .Q(linebuf_y_val_V_0_addr_reg_894),
        .\SRL_SIG_reg[15][0]_srl16 (ap_enable_reg_pp0_iter3_reg_n_4),
        .\SRL_SIG_reg[15][31]_srl16 (bPassThru_read_reg_751),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .in({in[31:24],in[7:0]}),
        .linebuf_c_val_V_1_we0(linebuf_c_val_V_1_we0),
        .p_20_in(p_20_in),
        .p_31_in(p_31_in),
        .ram_reg_bram_0(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .tmp_reg_869(tmp_reg_869));
  FDRE \linebuf_y_val_V_0_addr_reg_894_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[0] ),
        .Q(linebuf_y_val_V_0_addr_reg_894[0]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_894_reg[10] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[10] ),
        .Q(linebuf_y_val_V_0_addr_reg_894[10]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_894_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[1] ),
        .Q(linebuf_y_val_V_0_addr_reg_894[1]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_894_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[2] ),
        .Q(linebuf_y_val_V_0_addr_reg_894[2]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_894_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[3] ),
        .Q(linebuf_y_val_V_0_addr_reg_894[3]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_894_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[4] ),
        .Q(linebuf_y_val_V_0_addr_reg_894[4]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_894_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[5] ),
        .Q(linebuf_y_val_V_0_addr_reg_894[5]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_894_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[6] ),
        .Q(linebuf_y_val_V_0_addr_reg_894[6]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_894_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[7] ),
        .Q(linebuf_y_val_V_0_addr_reg_894[7]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_894_reg[8] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[8] ),
        .Q(linebuf_y_val_V_0_addr_reg_894[8]),
        .R(1'b0));
  FDRE \linebuf_y_val_V_0_addr_reg_894_reg[9] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(\idxprom5_i240_i_reg_882_reg_n_4_[9] ),
        .Q(linebuf_y_val_V_0_addr_reg_894[9]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [0]),
        .Q(loopHeight_reg_771[0]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [10]),
        .Q(loopHeight_reg_771[10]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [11]),
        .Q(loopHeight_reg_771[11]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [12]),
        .Q(loopHeight_reg_771[12]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [13]),
        .Q(loopHeight_reg_771[13]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [14]),
        .Q(loopHeight_reg_771[14]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [15]),
        .Q(loopHeight_reg_771[15]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [1]),
        .Q(loopHeight_reg_771[1]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [2]),
        .Q(loopHeight_reg_771[2]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [3]),
        .Q(loopHeight_reg_771[3]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [4]),
        .Q(loopHeight_reg_771[4]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [5]),
        .Q(loopHeight_reg_771[5]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [6]),
        .Q(loopHeight_reg_771[6]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [7]),
        .Q(loopHeight_reg_771[7]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [8]),
        .Q(loopHeight_reg_771[8]),
        .R(1'b0));
  FDRE \loopHeight_reg_771_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(\loopHeight_reg_771_reg[15]_0 [9]),
        .Q(loopHeight_reg_771[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h9995555555555555)) 
    \mOutPtr[3]_i_1 
       (.I0(\mOutPtr_reg[3] ),
        .I1(v_vcresampler_core_U0_ap_start),
        .I2(start_once_reg),
        .I3(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I4(Q),
        .I5(bPassThruVcr_c_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \mOutPtr[3]_i_1__6 
       (.I0(mOutPtr110_out_1),
        .I1(\ap_CS_fsm_reg[2]_1 ),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'h8000808080808080)) 
    \mOutPtr[3]_i_3__0 
       (.I0(\ap_CS_fsm[4]_i_2_n_4 ),
        .I1(ap_CS_fsm_state3),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(start_once_reg_2),
        .I4(Block_split13_proc_U0_ap_start),
        .I5(start_for_v_vcresampler_core_U0_full_n),
        .O(mOutPtr110_out_1));
  LUT6 #(
    .INIT(64'hA800000000000000)) 
    \mOutPtr[3]_i_4 
       (.I0(v_vcresampler_core_U0_ap_start),
        .I1(start_once_reg),
        .I2(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .I3(Q),
        .I4(bPassThruVcr_c_empty_n),
        .I5(\mOutPtr_reg[3] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h000000007F000000)) 
    \mOutPtr[3]_i_4__0 
       (.I0(\ap_CS_fsm[4]_i_2_n_4 ),
        .I1(ap_CS_fsm_state3),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(start_for_v_vcresampler_core_U0_full_n),
        .I4(Block_split13_proc_U0_ap_start),
        .I5(start_once_reg_2),
        .O(\ap_CS_fsm_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'h95)) 
    \mOutPtr[4]_i_1__4 
       (.I0(\tmp_reg_869_reg[0]_0 ),
        .I1(MultiPixStream2AXIvideo_U0_stream_out_420_read),
        .I2(stream_out_420_empty_n),
        .O(internal_empty_n_reg));
  LUT3 #(
    .INIT(8'h80)) 
    \mOutPtr[4]_i_4__1 
       (.I0(v_vcresampler_core_U0_stream_out_422_read),
        .I1(stream_out_422_empty_n),
        .I2(\mOutPtr_reg[4] ),
        .O(mOutPtr110_out_0));
  FDRE \mpix_c_val_V_0_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[8]),
        .Q(linebuf_c_val_V_0_d0[0]),
        .R(1'b0));
  FDRE \mpix_c_val_V_0_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[9]),
        .Q(linebuf_c_val_V_0_d0[1]),
        .R(1'b0));
  FDRE \mpix_c_val_V_0_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[10]),
        .Q(linebuf_c_val_V_0_d0[2]),
        .R(1'b0));
  FDRE \mpix_c_val_V_0_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[11]),
        .Q(linebuf_c_val_V_0_d0[3]),
        .R(1'b0));
  FDRE \mpix_c_val_V_0_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[12]),
        .Q(linebuf_c_val_V_0_d0[4]),
        .R(1'b0));
  FDRE \mpix_c_val_V_0_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[13]),
        .Q(linebuf_c_val_V_0_d0[5]),
        .R(1'b0));
  FDRE \mpix_c_val_V_0_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[14]),
        .Q(linebuf_c_val_V_0_d0[6]),
        .R(1'b0));
  FDRE \mpix_c_val_V_0_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[15]),
        .Q(linebuf_c_val_V_0_d0[7]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[32]),
        .Q(linebuf_c_val_V_0_d0[8]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[33]),
        .Q(linebuf_c_val_V_0_d0[9]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[34]),
        .Q(linebuf_c_val_V_0_d0[10]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[35]),
        .Q(linebuf_c_val_V_0_d0[11]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[36]),
        .Q(linebuf_c_val_V_0_d0[12]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[37]),
        .Q(linebuf_c_val_V_0_d0[13]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[38]),
        .Q(linebuf_c_val_V_0_d0[14]),
        .R(1'b0));
  FDRE \mpix_c_val_V_1_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[39]),
        .Q(linebuf_c_val_V_0_d0[15]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h04000000)) 
    \mpix_y_val_V_0_1_fu_140[7]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(cmp24_i_reg_859),
        .O(v_vcresampler_core_U0_stream_out_422_read));
  FDRE \mpix_y_val_V_0_1_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[0]),
        .Q(linebuf_y_val_V_0_d0[0]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[1]),
        .Q(linebuf_y_val_V_0_d0[1]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[2]),
        .Q(linebuf_y_val_V_0_d0[2]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[3]),
        .Q(linebuf_y_val_V_0_d0[3]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[4]),
        .Q(linebuf_y_val_V_0_d0[4]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[5]),
        .Q(linebuf_y_val_V_0_d0[5]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[6]),
        .Q(linebuf_y_val_V_0_d0[6]),
        .R(1'b0));
  FDRE \mpix_y_val_V_0_1_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[7]),
        .Q(linebuf_y_val_V_0_d0[7]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[24]),
        .Q(linebuf_y_val_V_0_d0[8]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[25]),
        .Q(linebuf_y_val_V_0_d0[9]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[26]),
        .Q(linebuf_y_val_V_0_d0[10]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[27]),
        .Q(linebuf_y_val_V_0_d0[11]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[28]),
        .Q(linebuf_y_val_V_0_d0[12]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[29]),
        .Q(linebuf_y_val_V_0_d0[13]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[30]),
        .Q(linebuf_y_val_V_0_d0[14]),
        .R(1'b0));
  FDRE \mpix_y_val_V_1_1_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[31]),
        .Q(linebuf_y_val_V_0_d0[15]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[16]),
        .Q(pix_val_V_2_1_fu_124[0]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[17]),
        .Q(pix_val_V_2_1_fu_124[1]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[18]),
        .Q(pix_val_V_2_1_fu_124[2]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[19]),
        .Q(pix_val_V_2_1_fu_124[3]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[20]),
        .Q(pix_val_V_2_1_fu_124[4]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[21]),
        .Q(pix_val_V_2_1_fu_124[5]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[22]),
        .Q(pix_val_V_2_1_fu_124[6]),
        .R(1'b0));
  FDRE \pix_val_V_2_1_fu_124_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[23]),
        .Q(pix_val_V_2_1_fu_124[7]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[40]),
        .Q(pix_val_V_5_1_fu_136[0]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[41]),
        .Q(pix_val_V_5_1_fu_136[1]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[42]),
        .Q(pix_val_V_5_1_fu_136[2]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[43]),
        .Q(pix_val_V_5_1_fu_136[3]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[44]),
        .Q(pix_val_V_5_1_fu_136[4]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[45]),
        .Q(pix_val_V_5_1_fu_136[5]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[46]),
        .Q(pix_val_V_5_1_fu_136[6]),
        .R(1'b0));
  FDRE \pix_val_V_5_1_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(v_vcresampler_core_U0_stream_out_422_read),
        .D(out[47]),
        .Q(pix_val_V_5_1_fu_136[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \pixbuf_c_val_V_2_0_1_reg_900[7]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .O(linebuf_y_val_V_0_addr_reg_8940));
  FDRE \pixbuf_c_val_V_2_0_1_reg_900_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[0]),
        .Q(zext_ln1346_fu_598_p1[1]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_0_1_reg_900_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[1]),
        .Q(zext_ln1346_fu_598_p1[2]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_0_1_reg_900_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[2]),
        .Q(zext_ln1346_fu_598_p1[3]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_0_1_reg_900_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[3]),
        .Q(zext_ln1346_fu_598_p1[4]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_0_1_reg_900_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[4]),
        .Q(zext_ln1346_fu_598_p1[5]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_0_1_reg_900_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[5]),
        .Q(zext_ln1346_fu_598_p1[6]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_0_1_reg_900_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[6]),
        .Q(zext_ln1346_fu_598_p1[7]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_0_1_reg_900_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[7]),
        .Q(zext_ln1346_fu_598_p1[8]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[8]),
        .Q(zext_ln1346_2_fu_649_p1[1]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_reg_907_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[9]),
        .Q(zext_ln1346_2_fu_649_p1[2]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_reg_907_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[10]),
        .Q(zext_ln1346_2_fu_649_p1[3]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_reg_907_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[11]),
        .Q(zext_ln1346_2_fu_649_p1[4]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_reg_907_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[12]),
        .Q(zext_ln1346_2_fu_649_p1[5]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_reg_907_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[13]),
        .Q(zext_ln1346_2_fu_649_p1[6]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_reg_907_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[14]),
        .Q(zext_ln1346_2_fu_649_p1[7]),
        .R(1'b0));
  FDRE \pixbuf_c_val_V_2_1_reg_907_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_y_val_V_0_addr_reg_8940),
        .D(linebuf_c_val_V_0_q1[15]),
        .Q(zext_ln1346_2_fu_649_p1[8]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77707700)) 
    start_once_reg_i_1__3
       (.I0(\ap_CS_fsm[4]_i_2_n_4 ),
        .I1(ap_CS_fsm_state3),
        .I2(v_vcresampler_core_U0_ap_start),
        .I3(start_once_reg),
        .I4(start_for_MultiPixStream2AXIvideo_U0_full_n),
        .O(start_once_reg_i_1__3_n_4));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__3_n_4),
        .Q(start_once_reg),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_869[0]_i_10 
       (.I0(\y_reg_242_reg[14]_0 [9]),
        .O(\tmp_reg_869[0]_i_10_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_869[0]_i_11 
       (.I0(\y_reg_242_reg[14]_0 [8]),
        .O(\tmp_reg_869[0]_i_11_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_869[0]_i_5 
       (.I0(\y_reg_242_reg[14]_0 [14]),
        .O(\tmp_reg_869[0]_i_5_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_869[0]_i_6 
       (.I0(\y_reg_242_reg[14]_0 [13]),
        .O(\tmp_reg_869[0]_i_6_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_869[0]_i_7 
       (.I0(\y_reg_242_reg[14]_0 [12]),
        .O(\tmp_reg_869[0]_i_7_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_869[0]_i_8 
       (.I0(\y_reg_242_reg[14]_0 [11]),
        .O(\tmp_reg_869[0]_i_8_n_4 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_869[0]_i_9 
       (.I0(\y_reg_242_reg[14]_0 [10]),
        .O(\tmp_reg_869[0]_i_9_n_4 ));
  FDRE \tmp_reg_869_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm117_out),
        .D(\tmp_reg_869_reg[0]_i_2_n_12 ),
        .Q(tmp_reg_869),
        .R(1'b0));
  CARRY8 \tmp_reg_869_reg[0]_i_2 
       (.CI(\empty_reg_853_reg[0]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_tmp_reg_869_reg[0]_i_2_CO_UNCONNECTED [7],\tmp_reg_869_reg[0]_i_2_n_5 ,\tmp_reg_869_reg[0]_i_2_n_6 ,\tmp_reg_869_reg[0]_i_2_n_7 ,\tmp_reg_869_reg[0]_i_2_n_8 ,\tmp_reg_869_reg[0]_i_2_n_9 ,\tmp_reg_869_reg[0]_i_2_n_10 ,\tmp_reg_869_reg[0]_i_2_n_11 }),
        .DI({1'b0,\y_reg_242_reg[14]_0 [14:8]}),
        .O({\tmp_reg_869_reg[0]_i_2_n_12 ,\NLW_tmp_reg_869_reg[0]_i_2_O_UNCONNECTED [6:0]}),
        .S({1'b1,\tmp_reg_869[0]_i_5_n_4 ,\tmp_reg_869[0]_i_6_n_4 ,\tmp_reg_869[0]_i_7_n_4 ,\tmp_reg_869[0]_i_8_n_4 ,\tmp_reg_869[0]_i_9_n_4 ,\tmp_reg_869[0]_i_10_n_4 ,\tmp_reg_869[0]_i_11_n_4 }));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln213_1_reg_934[5]_i_18 
       (.I0(linebuf_c_val_V_0_d0[14]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[6]),
        .O(zext_ln1346_4_fu_653_p1__0[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln213_1_reg_934[5]_i_19 
       (.I0(linebuf_c_val_V_0_d0[15]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[7]),
        .O(zext_ln1346_4_fu_653_p1__0[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln213_1_reg_934[5]_i_20 
       (.I0(linebuf_c_val_V_0_d0[13]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[5]),
        .O(zext_ln1346_4_fu_653_p1__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln213_1_reg_934[5]_i_21 
       (.I0(linebuf_c_val_V_0_d0[12]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[4]),
        .O(zext_ln1346_4_fu_653_p1__0[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln213_1_reg_934[5]_i_22 
       (.I0(linebuf_c_val_V_0_d0[11]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[3]),
        .O(zext_ln1346_4_fu_653_p1__0[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln213_1_reg_934[5]_i_23 
       (.I0(linebuf_c_val_V_0_d0[10]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[2]),
        .O(zext_ln1346_4_fu_653_p1__0[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln213_1_reg_934[5]_i_8 
       (.I0(linebuf_c_val_V_0_d0[9]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[1]),
        .O(zext_ln1346_4_fu_653_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln213_1_reg_934[5]_i_9 
       (.I0(linebuf_c_val_V_0_d0[8]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[0]),
        .O(zext_ln1346_4_fu_653_p1[0]));
  FDRE \trunc_ln213_1_reg_934_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_5_fu_673_p2[2]),
        .Q(trunc_ln213_1_reg_934[0]),
        .R(1'b0));
  FDRE \trunc_ln213_1_reg_934_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_5_fu_673_p2[3]),
        .Q(trunc_ln213_1_reg_934[1]),
        .R(1'b0));
  FDRE \trunc_ln213_1_reg_934_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_5_fu_673_p2[4]),
        .Q(trunc_ln213_1_reg_934[2]),
        .R(1'b0));
  FDRE \trunc_ln213_1_reg_934_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_5_fu_673_p2[5]),
        .Q(trunc_ln213_1_reg_934[3]),
        .R(1'b0));
  FDRE \trunc_ln213_1_reg_934_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_5_fu_673_p2[6]),
        .Q(trunc_ln213_1_reg_934[4]),
        .R(1'b0));
  FDRE \trunc_ln213_1_reg_934_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_5_fu_673_p2[7]),
        .Q(trunc_ln213_1_reg_934[5]),
        .R(1'b0));
  FDRE \trunc_ln213_1_reg_934_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_5_fu_673_p2[8]),
        .Q(trunc_ln213_1_reg_934[6]),
        .R(1'b0));
  FDRE \trunc_ln213_1_reg_934_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_5_fu_673_p2[9]),
        .Q(trunc_ln213_1_reg_934[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_929[5]_i_18 
       (.I0(linebuf_c_val_V_0_d0[6]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[6]),
        .O(zext_ln1346_1_fu_602_p1__0[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_929[5]_i_19 
       (.I0(linebuf_c_val_V_0_d0[7]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]),
        .O(zext_ln1346_1_fu_602_p1__0[7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_929[5]_i_20 
       (.I0(linebuf_c_val_V_0_d0[5]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[5]),
        .O(zext_ln1346_1_fu_602_p1__0[5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_929[5]_i_21 
       (.I0(linebuf_c_val_V_0_d0[4]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[4]),
        .O(zext_ln1346_1_fu_602_p1__0[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_929[5]_i_22 
       (.I0(linebuf_c_val_V_0_d0[3]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[3]),
        .O(zext_ln1346_1_fu_602_p1__0[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_929[5]_i_23 
       (.I0(linebuf_c_val_V_0_d0[2]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[2]),
        .O(zext_ln1346_1_fu_602_p1__0[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_929[5]_i_8 
       (.I0(linebuf_c_val_V_0_d0[1]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[1]),
        .O(zext_ln1346_1_fu_602_p1[1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \trunc_ln_reg_929[5]_i_9 
       (.I0(linebuf_c_val_V_0_d0[0]),
        .I1(cmp24_i_reg_859),
        .I2(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I3(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[0]),
        .O(zext_ln1346_1_fu_602_p1[0]));
  LUT3 #(
    .INIT(8'h01)) 
    \trunc_ln_reg_929[7]_i_1 
       (.I0(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .I1(empty_reg_853),
        .I2(ap_block_pp0_stage0_01001),
        .O(trunc_ln213_1_reg_9340));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln_reg_929[7]_i_4 
       (.I0(cmp24_i_reg_859),
        .I1(\icmp_ln1674_reg_878_pp0_iter1_reg_reg_n_4_[0] ),
        .O(ap_phi_mux_pixbuf_c_val_V_2_1_0_i_phi_fu_268_p41));
  FDRE \trunc_ln_reg_929_reg[0] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_2_fu_622_p2[2]),
        .Q(trunc_ln_reg_929[0]),
        .R(1'b0));
  FDRE \trunc_ln_reg_929_reg[1] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_2_fu_622_p2[3]),
        .Q(trunc_ln_reg_929[1]),
        .R(1'b0));
  FDRE \trunc_ln_reg_929_reg[2] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_2_fu_622_p2[4]),
        .Q(trunc_ln_reg_929[2]),
        .R(1'b0));
  FDRE \trunc_ln_reg_929_reg[3] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_2_fu_622_p2[5]),
        .Q(trunc_ln_reg_929[3]),
        .R(1'b0));
  FDRE \trunc_ln_reg_929_reg[4] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_2_fu_622_p2[6]),
        .Q(trunc_ln_reg_929[4]),
        .R(1'b0));
  FDRE \trunc_ln_reg_929_reg[5] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_2_fu_622_p2[7]),
        .Q(trunc_ln_reg_929[5]),
        .R(1'b0));
  FDRE \trunc_ln_reg_929_reg[6] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_2_fu_622_p2[8]),
        .Q(trunc_ln_reg_929[6]),
        .R(1'b0));
  FDRE \trunc_ln_reg_929_reg[7] 
       (.C(ap_clk),
        .CE(trunc_ln213_1_reg_9340),
        .D(add_ln1346_2_fu_622_p2[9]),
        .Q(trunc_ln_reg_929[7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0040)) 
    \x_reg_253[14]_i_1 
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\icmp_ln1674_reg_878_reg_n_4_[0] ),
        .O(x_reg_2530));
  FDRE \x_reg_253_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\x_reg_253_reg_n_4_[0] ),
        .Q(x_reg_253_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \x_reg_253_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\x_reg_253_reg_n_4_[10] ),
        .Q(x_reg_253_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \x_reg_253_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\x_reg_253_reg_n_4_[1] ),
        .Q(x_reg_253_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \x_reg_253_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\x_reg_253_reg_n_4_[2] ),
        .Q(x_reg_253_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \x_reg_253_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\x_reg_253_reg_n_4_[3] ),
        .Q(x_reg_253_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \x_reg_253_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\x_reg_253_reg_n_4_[4] ),
        .Q(x_reg_253_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \x_reg_253_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\x_reg_253_reg_n_4_[5] ),
        .Q(x_reg_253_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \x_reg_253_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\x_reg_253_reg_n_4_[6] ),
        .Q(x_reg_253_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \x_reg_253_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\x_reg_253_reg_n_4_[7] ),
        .Q(x_reg_253_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \x_reg_253_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\x_reg_253_reg_n_4_[8] ),
        .Q(x_reg_253_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \x_reg_253_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_15_in),
        .D(\x_reg_253_reg_n_4_[9] ),
        .Q(x_reg_253_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \x_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(x_reg_2530),
        .D(add_ln1674_reg_873_reg[0]),
        .Q(\x_reg_253_reg_n_4_[0] ),
        .R(ap_NS_fsm117_out));
  FDRE \x_reg_253_reg[10] 
       (.C(ap_clk),
        .CE(x_reg_2530),
        .D(add_ln1674_reg_873_reg[10]),
        .Q(\x_reg_253_reg_n_4_[10] ),
        .R(ap_NS_fsm117_out));
  FDRE \x_reg_253_reg[11] 
       (.C(ap_clk),
        .CE(x_reg_2530),
        .D(add_ln1674_reg_873_reg[11]),
        .Q(\x_reg_253_reg_n_4_[11] ),
        .R(ap_NS_fsm117_out));
  FDRE \x_reg_253_reg[12] 
       (.C(ap_clk),
        .CE(x_reg_2530),
        .D(add_ln1674_reg_873_reg[12]),
        .Q(\x_reg_253_reg_n_4_[12] ),
        .R(ap_NS_fsm117_out));
  FDRE \x_reg_253_reg[13] 
       (.C(ap_clk),
        .CE(x_reg_2530),
        .D(add_ln1674_reg_873_reg[13]),
        .Q(\x_reg_253_reg_n_4_[13] ),
        .R(ap_NS_fsm117_out));
  FDRE \x_reg_253_reg[14] 
       (.C(ap_clk),
        .CE(x_reg_2530),
        .D(add_ln1674_reg_873_reg[14]),
        .Q(\x_reg_253_reg_n_4_[14] ),
        .R(ap_NS_fsm117_out));
  FDRE \x_reg_253_reg[1] 
       (.C(ap_clk),
        .CE(x_reg_2530),
        .D(add_ln1674_reg_873_reg[1]),
        .Q(\x_reg_253_reg_n_4_[1] ),
        .R(ap_NS_fsm117_out));
  FDRE \x_reg_253_reg[2] 
       (.C(ap_clk),
        .CE(x_reg_2530),
        .D(add_ln1674_reg_873_reg[2]),
        .Q(\x_reg_253_reg_n_4_[2] ),
        .R(ap_NS_fsm117_out));
  FDRE \x_reg_253_reg[3] 
       (.C(ap_clk),
        .CE(x_reg_2530),
        .D(add_ln1674_reg_873_reg[3]),
        .Q(\x_reg_253_reg_n_4_[3] ),
        .R(ap_NS_fsm117_out));
  FDRE \x_reg_253_reg[4] 
       (.C(ap_clk),
        .CE(x_reg_2530),
        .D(add_ln1674_reg_873_reg[4]),
        .Q(\x_reg_253_reg_n_4_[4] ),
        .R(ap_NS_fsm117_out));
  FDRE \x_reg_253_reg[5] 
       (.C(ap_clk),
        .CE(x_reg_2530),
        .D(add_ln1674_reg_873_reg[5]),
        .Q(\x_reg_253_reg_n_4_[5] ),
        .R(ap_NS_fsm117_out));
  FDRE \x_reg_253_reg[6] 
       (.C(ap_clk),
        .CE(x_reg_2530),
        .D(add_ln1674_reg_873_reg[6]),
        .Q(\x_reg_253_reg_n_4_[6] ),
        .R(ap_NS_fsm117_out));
  FDRE \x_reg_253_reg[7] 
       (.C(ap_clk),
        .CE(x_reg_2530),
        .D(add_ln1674_reg_873_reg[7]),
        .Q(\x_reg_253_reg_n_4_[7] ),
        .R(ap_NS_fsm117_out));
  FDRE \x_reg_253_reg[8] 
       (.C(ap_clk),
        .CE(x_reg_2530),
        .D(add_ln1674_reg_873_reg[8]),
        .Q(\x_reg_253_reg_n_4_[8] ),
        .R(ap_NS_fsm117_out));
  FDRE \x_reg_253_reg[9] 
       (.C(ap_clk),
        .CE(x_reg_2530),
        .D(add_ln1674_reg_873_reg[9]),
        .Q(\x_reg_253_reg_n_4_[9] ),
        .R(ap_NS_fsm117_out));
  LUT3 #(
    .INIT(8'h40)) 
    \y_reg_242[14]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(ap_CS_fsm_state2),
        .I2(\icmp_ln1671_reg_776_reg[0]_0 ),
        .O(y_reg_242));
  FDRE \y_reg_242_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1671_reg_844[0]),
        .Q(\y_reg_242_reg[14]_0 [0]),
        .R(y_reg_242));
  FDRE \y_reg_242_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1671_reg_844[10]),
        .Q(\y_reg_242_reg[14]_0 [10]),
        .R(y_reg_242));
  FDRE \y_reg_242_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1671_reg_844[11]),
        .Q(\y_reg_242_reg[14]_0 [11]),
        .R(y_reg_242));
  FDRE \y_reg_242_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1671_reg_844[12]),
        .Q(\y_reg_242_reg[14]_0 [12]),
        .R(y_reg_242));
  FDRE \y_reg_242_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1671_reg_844[13]),
        .Q(\y_reg_242_reg[14]_0 [13]),
        .R(y_reg_242));
  FDRE \y_reg_242_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1671_reg_844[14]),
        .Q(\y_reg_242_reg[14]_0 [14]),
        .R(y_reg_242));
  FDRE \y_reg_242_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1671_reg_844[1]),
        .Q(\y_reg_242_reg[14]_0 [1]),
        .R(y_reg_242));
  FDRE \y_reg_242_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1671_reg_844[2]),
        .Q(\y_reg_242_reg[14]_0 [2]),
        .R(y_reg_242));
  FDRE \y_reg_242_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1671_reg_844[3]),
        .Q(\y_reg_242_reg[14]_0 [3]),
        .R(y_reg_242));
  FDRE \y_reg_242_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1671_reg_844[4]),
        .Q(\y_reg_242_reg[14]_0 [4]),
        .R(y_reg_242));
  FDRE \y_reg_242_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1671_reg_844[5]),
        .Q(\y_reg_242_reg[14]_0 [5]),
        .R(y_reg_242));
  FDRE \y_reg_242_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1671_reg_844[6]),
        .Q(\y_reg_242_reg[14]_0 [6]),
        .R(y_reg_242));
  FDRE \y_reg_242_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1671_reg_844[7]),
        .Q(\y_reg_242_reg[14]_0 [7]),
        .R(y_reg_242));
  FDRE \y_reg_242_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1671_reg_844[8]),
        .Q(\y_reg_242_reg[14]_0 [8]),
        .R(y_reg_242));
  FDRE \y_reg_242_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(add_ln1671_reg_844[9]),
        .Q(\y_reg_242_reg[14]_0 [9]),
        .R(y_reg_242));
  LUT1 #(
    .INIT(2'h1)) 
    \zext_ln1669_reg_766[0]_i_1 
       (.I0(bPassThru_read_reg_751),
        .O(xor_ln1669_fu_293_p2));
  FDRE \zext_ln1669_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(xor_ln1669_fu_293_p2),
        .Q(zext_ln1669_reg_766_reg),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0
   (DOUTBDOUT,
    E,
    ADDRBWRADDR,
    p_20_in,
    ap_block_pp0_stage0_01001,
    ap_enable_reg_pp0_iter2_reg,
    ap_clk,
    Q,
    linebuf_c_val_V_0_d0,
    ram_reg_bram_0,
    cmp24_i_reg_859,
    ram_reg_bram_0_0,
    stream_out_422_empty_n,
    tmp_reg_869,
    stream_out_420_full_n,
    \SRL_SIG_reg[15][0]_srl16_i_7__1 ,
    \SRL_SIG_reg[15][0]_srl16_i_7__1_0 ,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ap_enable_reg_pp0_iter1,
    ram_reg_bram_0_4,
    ap_enable_reg_pp0_iter0);
  output [15:0]DOUTBDOUT;
  output [0:0]E;
  output [10:0]ADDRBWRADDR;
  output p_20_in;
  output ap_block_pp0_stage0_01001;
  output ap_enable_reg_pp0_iter2_reg;
  input ap_clk;
  input [10:0]Q;
  input [15:0]linebuf_c_val_V_0_d0;
  input ram_reg_bram_0;
  input cmp24_i_reg_859;
  input ram_reg_bram_0_0;
  input stream_out_422_empty_n;
  input tmp_reg_869;
  input stream_out_420_full_n;
  input \SRL_SIG_reg[15][0]_srl16_i_7__1 ;
  input \SRL_SIG_reg[15][0]_srl16_i_7__1_0 ;
  input [10:0]ram_reg_bram_0_1;
  input [0:0]ram_reg_bram_0_2;
  input ram_reg_bram_0_3;
  input ap_enable_reg_pp0_iter1;
  input [10:0]ram_reg_bram_0_4;
  input ap_enable_reg_pp0_iter0;

  wire [10:0]ADDRBWRADDR;
  wire [15:0]DOUTBDOUT;
  wire [0:0]E;
  wire [10:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_7__1 ;
  wire \SRL_SIG_reg[15][0]_srl16_i_7__1_0 ;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg;
  wire cmp24_i_reg_859;
  wire [15:0]linebuf_c_val_V_0_d0;
  wire p_20_in;
  wire ram_reg_bram_0;
  wire ram_reg_bram_0_0;
  wire [10:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;
  wire ram_reg_bram_0_3;
  wire [10:0]ram_reg_bram_0_4;
  wire stream_out_420_full_n;
  wire stream_out_422_empty_n;
  wire tmp_reg_869;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_10 bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DOUTBDOUT(DOUTBDOUT),
        .E(E),
        .Q(Q),
        .\SRL_SIG_reg[15][0]_srl16_i_7__1 (\SRL_SIG_reg[15][0]_srl16_i_7__1 ),
        .\SRL_SIG_reg[15][0]_srl16_i_7__1_0 (\SRL_SIG_reg[15][0]_srl16_i_7__1_0 ),
        .WEA(p_20_in),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .cmp24_i_reg_859(cmp24_i_reg_859),
        .linebuf_c_val_V_0_d0(linebuf_c_val_V_0_d0),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .ram_reg_bram_0_4(ram_reg_bram_0_3),
        .ram_reg_bram_0_5(ram_reg_bram_0_4),
        .stream_out_420_full_n(stream_out_420_full_n),
        .stream_out_422_empty_n(stream_out_422_empty_n),
        .tmp_reg_869(tmp_reg_869));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_7
   (linebuf_c_val_V_1_we0,
    p_31_in,
    \pixbuf_c_val_V_2_0_1_reg_900_reg[7] ,
    \pixbuf_c_val_V_2_1_reg_907_reg[7] ,
    ap_clk,
    Q,
    D,
    p_20_in,
    ram_reg_bram_0,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    cmp73_i_reg_863,
    linebuf_c_val_V_0_d0,
    cmp24_i_reg_859,
    ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265,
    ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274,
    DI,
    \trunc_ln213_1_reg_934_reg[5] ,
    zext_ln1346_1_fu_602_p1__0,
    ap_phi_mux_pixbuf_c_val_V_2_1_0_i_phi_fu_268_p41,
    zext_ln1346_4_fu_653_p1__0,
    ap_block_pp0_stage0_01001,
    ram_reg_bram_0_2,
    ap_enable_reg_pp0_iter1);
  output linebuf_c_val_V_1_we0;
  output p_31_in;
  output [7:0]\pixbuf_c_val_V_2_0_1_reg_900_reg[7] ;
  output [7:0]\pixbuf_c_val_V_2_1_reg_907_reg[7] ;
  input ap_clk;
  input [10:0]Q;
  input [10:0]D;
  input p_20_in;
  input ram_reg_bram_0;
  input [7:0]ram_reg_bram_0_0;
  input [7:0]ram_reg_bram_0_1;
  input cmp73_i_reg_863;
  input [15:0]linebuf_c_val_V_0_d0;
  input cmp24_i_reg_859;
  input [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265;
  input [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274;
  input [1:0]DI;
  input [1:0]\trunc_ln213_1_reg_934_reg[5] ;
  input [5:0]zext_ln1346_1_fu_602_p1__0;
  input ap_phi_mux_pixbuf_c_val_V_2_1_0_i_phi_fu_268_p41;
  input [5:0]zext_ln1346_4_fu_653_p1__0;
  input ap_block_pp0_stage0_01001;
  input [0:0]ram_reg_bram_0_2;
  input ap_enable_reg_pp0_iter1;

  wire [10:0]D;
  wire [1:0]DI;
  wire [10:0]Q;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_phi_mux_pixbuf_c_val_V_2_1_0_i_phi_fu_268_p41;
  wire [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274;
  wire [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265;
  wire cmp24_i_reg_859;
  wire cmp73_i_reg_863;
  wire [15:0]linebuf_c_val_V_0_d0;
  wire linebuf_c_val_V_1_we0;
  wire p_20_in;
  wire p_31_in;
  wire [7:0]\pixbuf_c_val_V_2_0_1_reg_900_reg[7] ;
  wire [7:0]\pixbuf_c_val_V_2_1_reg_907_reg[7] ;
  wire ram_reg_bram_0;
  wire [7:0]ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire [0:0]ram_reg_bram_0_2;
  wire [1:0]\trunc_ln213_1_reg_934_reg[5] ;
  wire [5:0]zext_ln1346_1_fu_602_p1__0;
  wire [5:0]zext_ln1346_4_fu_653_p1__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_9 bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U
       (.D(D),
        .DI(DI),
        .Q(Q),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_phi_mux_pixbuf_c_val_V_2_1_0_i_phi_fu_268_p41(ap_phi_mux_pixbuf_c_val_V_2_1_0_i_phi_fu_268_p41),
        .ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274),
        .ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265),
        .cmp24_i_reg_859(cmp24_i_reg_859),
        .cmp73_i_reg_863(cmp73_i_reg_863),
        .linebuf_c_val_V_0_d0(linebuf_c_val_V_0_d0),
        .linebuf_c_val_V_1_we0(linebuf_c_val_V_1_we0),
        .p_20_in(p_20_in),
        .p_31_in(p_31_in),
        .\pixbuf_c_val_V_2_0_1_reg_900_reg[7] (\pixbuf_c_val_V_2_0_1_reg_900_reg[7] ),
        .\pixbuf_c_val_V_2_1_reg_907_reg[7] (\pixbuf_c_val_V_2_1_reg_907_reg[7] ),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .ram_reg_bram_0_1(ram_reg_bram_0_0),
        .ram_reg_bram_0_2(ram_reg_bram_0_1),
        .ram_reg_bram_0_3(ram_reg_bram_0_2),
        .\trunc_ln213_1_reg_934_reg[5] (\trunc_ln213_1_reg_934_reg[5] ),
        .zext_ln1346_1_fu_602_p1__0(zext_ln1346_1_fu_602_p1__0),
        .zext_ln1346_4_fu_653_p1__0(zext_ln1346_4_fu_653_p1__0));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_8
   (in,
    ap_clk,
    linebuf_c_val_V_1_we0,
    p_31_in,
    Q,
    D,
    DINADIN,
    p_20_in,
    \SRL_SIG_reg[15][31]_srl16 ,
    \SRL_SIG_reg[15][0]_srl16 ,
    tmp_reg_869,
    ram_reg_bram_0,
    ap_block_pp0_stage0_01001);
  output [15:0]in;
  input ap_clk;
  input linebuf_c_val_V_1_we0;
  input p_31_in;
  input [10:0]Q;
  input [10:0]D;
  input [15:0]DINADIN;
  input p_20_in;
  input \SRL_SIG_reg[15][31]_srl16 ;
  input \SRL_SIG_reg[15][0]_srl16 ;
  input tmp_reg_869;
  input ram_reg_bram_0;
  input ap_block_pp0_stage0_01001;

  wire [10:0]D;
  wire [15:0]DINADIN;
  wire [10:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16 ;
  wire \SRL_SIG_reg[15][31]_srl16 ;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire [15:0]in;
  wire linebuf_c_val_V_1_we0;
  wire p_20_in;
  wire p_31_in;
  wire ram_reg_bram_0;
  wire tmp_reg_869;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U
       (.D(D),
        .DINADIN(DINADIN),
        .Q(Q),
        .\SRL_SIG_reg[15][0]_srl16 (\SRL_SIG_reg[15][0]_srl16 ),
        .\SRL_SIG_reg[15][31]_srl16 (\SRL_SIG_reg[15][31]_srl16 ),
        .ap_block_pp0_stage0_01001(ap_block_pp0_stage0_01001),
        .ap_clk(ap_clk),
        .in(in),
        .linebuf_c_val_V_1_we0(linebuf_c_val_V_1_we0),
        .p_20_in(p_20_in),
        .p_31_in(p_31_in),
        .ram_reg_bram_0_0(ram_reg_bram_0),
        .tmp_reg_869(tmp_reg_869));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram
   (in,
    ap_clk,
    linebuf_c_val_V_1_we0,
    p_31_in,
    Q,
    D,
    DINADIN,
    p_20_in,
    \SRL_SIG_reg[15][31]_srl16 ,
    \SRL_SIG_reg[15][0]_srl16 ,
    tmp_reg_869,
    ram_reg_bram_0_0,
    ap_block_pp0_stage0_01001);
  output [15:0]in;
  input ap_clk;
  input linebuf_c_val_V_1_we0;
  input p_31_in;
  input [10:0]Q;
  input [10:0]D;
  input [15:0]DINADIN;
  input p_20_in;
  input \SRL_SIG_reg[15][31]_srl16 ;
  input \SRL_SIG_reg[15][0]_srl16 ;
  input tmp_reg_869;
  input ram_reg_bram_0_0;
  input ap_block_pp0_stage0_01001;

  wire [10:0]D;
  wire [15:0]DINADIN;
  wire [10:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16 ;
  wire \SRL_SIG_reg[15][31]_srl16 ;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire [15:0]in;
  wire linebuf_c_val_V_1_we0;
  wire p_20_in;
  wire p_31_in;
  wire [7:0]p_Result_0_1_i_reg_924;
  wire p_Result_0_1_i_reg_9240;
  wire ram_reg_bram_0_0;
  wire tmp_reg_869;
  wire [7:0]trunc_ln674_reg_919;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][0]_srl16_i_2__3 
       (.I0(trunc_ln674_reg_919[0]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[0]),
        .O(in[0]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][1]_srl16_i_1__3 
       (.I0(trunc_ln674_reg_919[1]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[1]),
        .O(in[1]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][24]_srl16_i_1__3 
       (.I0(p_Result_0_1_i_reg_924[0]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[8]),
        .O(in[8]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][25]_srl16_i_1__3 
       (.I0(p_Result_0_1_i_reg_924[1]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[9]),
        .O(in[9]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][26]_srl16_i_1__3 
       (.I0(p_Result_0_1_i_reg_924[2]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[10]),
        .O(in[10]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][27]_srl16_i_1__3 
       (.I0(p_Result_0_1_i_reg_924[3]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[11]),
        .O(in[11]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][28]_srl16_i_1__3 
       (.I0(p_Result_0_1_i_reg_924[4]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[12]),
        .O(in[12]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][29]_srl16_i_1__3 
       (.I0(p_Result_0_1_i_reg_924[5]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[13]),
        .O(in[13]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][2]_srl16_i_1__3 
       (.I0(trunc_ln674_reg_919[2]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[2]),
        .O(in[2]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][30]_srl16_i_1__3 
       (.I0(p_Result_0_1_i_reg_924[6]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[14]),
        .O(in[14]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][31]_srl16_i_1__3 
       (.I0(p_Result_0_1_i_reg_924[7]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[15]),
        .O(in[15]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][3]_srl16_i_1__3 
       (.I0(trunc_ln674_reg_919[3]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[3]),
        .O(in[3]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][4]_srl16_i_1__3 
       (.I0(trunc_ln674_reg_919[4]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[4]),
        .O(in[4]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][5]_srl16_i_1__3 
       (.I0(trunc_ln674_reg_919[5]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][6]_srl16_i_1__3 
       (.I0(trunc_ln674_reg_919[6]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[6]),
        .O(in[6]));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \SRL_SIG_reg[15][7]_srl16_i_1__3 
       (.I0(trunc_ln674_reg_919[7]),
        .I1(\SRL_SIG_reg[15][31]_srl16 ),
        .I2(\SRL_SIG_reg[15][0]_srl16 ),
        .I3(tmp_reg_869),
        .I4(DINADIN[7]),
        .O(in[7]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "linebuf_y_val_V_0_U/bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({D,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DINADIN}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],p_Result_0_1_i_reg_924,trunc_ln674_reg_919}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(linebuf_c_val_V_1_we0),
        .ENBWREN(p_31_in),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(p_Result_0_1_i_reg_9240),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({p_20_in,p_20_in,p_20_in,p_20_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h1)) 
    ram_reg_bram_0_i_3
       (.I0(ram_reg_bram_0_0),
        .I1(ap_block_pp0_stage0_01001),
        .O(p_Result_0_1_i_reg_9240));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_10
   (DOUTBDOUT,
    E,
    ADDRBWRADDR,
    WEA,
    ap_block_pp0_stage0_01001,
    ap_enable_reg_pp0_iter2_reg,
    ap_clk,
    Q,
    linebuf_c_val_V_0_d0,
    ram_reg_bram_0_0,
    cmp24_i_reg_859,
    ram_reg_bram_0_1,
    stream_out_422_empty_n,
    tmp_reg_869,
    stream_out_420_full_n,
    \SRL_SIG_reg[15][0]_srl16_i_7__1 ,
    \SRL_SIG_reg[15][0]_srl16_i_7__1_0 ,
    ram_reg_bram_0_2,
    ram_reg_bram_0_3,
    ram_reg_bram_0_4,
    ap_enable_reg_pp0_iter1,
    ram_reg_bram_0_5,
    ap_enable_reg_pp0_iter0);
  output [15:0]DOUTBDOUT;
  output [0:0]E;
  output [10:0]ADDRBWRADDR;
  output [0:0]WEA;
  output ap_block_pp0_stage0_01001;
  output ap_enable_reg_pp0_iter2_reg;
  input ap_clk;
  input [10:0]Q;
  input [15:0]linebuf_c_val_V_0_d0;
  input ram_reg_bram_0_0;
  input cmp24_i_reg_859;
  input ram_reg_bram_0_1;
  input stream_out_422_empty_n;
  input tmp_reg_869;
  input stream_out_420_full_n;
  input \SRL_SIG_reg[15][0]_srl16_i_7__1 ;
  input \SRL_SIG_reg[15][0]_srl16_i_7__1_0 ;
  input [10:0]ram_reg_bram_0_2;
  input [0:0]ram_reg_bram_0_3;
  input ram_reg_bram_0_4;
  input ap_enable_reg_pp0_iter1;
  input [10:0]ram_reg_bram_0_5;
  input ap_enable_reg_pp0_iter0;

  wire [10:0]ADDRBWRADDR;
  wire [15:0]DOUTBDOUT;
  wire [0:0]E;
  wire [10:0]Q;
  wire \SRL_SIG_reg[15][0]_srl16_i_7__1 ;
  wire \SRL_SIG_reg[15][0]_srl16_i_7__1_0 ;
  wire [0:0]WEA;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2_reg;
  wire cmp24_i_reg_859;
  wire [15:0]linebuf_c_val_V_0_d0;
  wire linebuf_c_val_V_0_we0;
  wire ram_reg_bram_0_0;
  wire ram_reg_bram_0_1;
  wire [10:0]ram_reg_bram_0_2;
  wire [0:0]ram_reg_bram_0_3;
  wire ram_reg_bram_0_4;
  wire [10:0]ram_reg_bram_0_5;
  wire ram_reg_bram_0_i_6__0_n_4;
  wire stream_out_420_full_n;
  wire stream_out_422_empty_n;
  wire tmp_reg_869;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "linebuf_c_val_V_0_U/bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,linebuf_c_val_V_0_d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],DOUTBDOUT}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(linebuf_c_val_V_0_we0),
        .ENBWREN(E),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    ram_reg_bram_0_i_10
       (.I0(ram_reg_bram_0_2[3]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_4),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_bram_0_5[3]),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_bram_0_i_11
       (.I0(ram_reg_bram_0_5[2]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg_bram_0_4),
        .I3(ram_reg_bram_0_3),
        .I4(ram_reg_bram_0_2[2]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    ram_reg_bram_0_i_12
       (.I0(ram_reg_bram_0_2[1]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_4),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_bram_0_5[1]),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    ram_reg_bram_0_i_13
       (.I0(ram_reg_bram_0_2[0]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_4),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_bram_0_5[0]),
        .O(ADDRBWRADDR[0]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_bram_0_i_1__0
       (.I0(ram_reg_bram_0_0),
        .I1(cmp24_i_reg_859),
        .I2(WEA),
        .O(linebuf_c_val_V_0_we0));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_bram_0_i_2__0
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ram_reg_bram_0_3),
        .I2(ap_enable_reg_pp0_iter0),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_bram_0_i_3__0
       (.I0(ram_reg_bram_0_5[10]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg_bram_0_4),
        .I3(ram_reg_bram_0_3),
        .I4(ram_reg_bram_0_2[10]),
        .O(ADDRBWRADDR[10]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_4
       (.I0(ram_reg_bram_0_1),
        .I1(ap_block_pp0_stage0_01001),
        .O(WEA));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    ram_reg_bram_0_i_4__0
       (.I0(ram_reg_bram_0_2[9]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_4),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_bram_0_5[9]),
        .O(ADDRBWRADDR[9]));
  LUT6 #(
    .INIT(64'h040404040404FF04)) 
    ram_reg_bram_0_i_5
       (.I0(ram_reg_bram_0_i_6__0_n_4),
        .I1(cmp24_i_reg_859),
        .I2(stream_out_422_empty_n),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(tmp_reg_869),
        .I5(stream_out_420_full_n),
        .O(ap_block_pp0_stage0_01001));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    ram_reg_bram_0_i_5__0
       (.I0(ram_reg_bram_0_5[8]),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ram_reg_bram_0_4),
        .I3(ram_reg_bram_0_3),
        .I4(ram_reg_bram_0_2[8]),
        .O(ADDRBWRADDR[8]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    ram_reg_bram_0_i_6
       (.I0(ram_reg_bram_0_2[7]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_4),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_bram_0_5[7]),
        .O(ADDRBWRADDR[7]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_bram_0_i_6__0
       (.I0(ram_reg_bram_0_4),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ram_reg_bram_0_i_6__0_n_4));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT4 #(
    .INIT(16'h2F20)) 
    ram_reg_bram_0_i_7
       (.I0(ram_reg_bram_0_1),
        .I1(ram_reg_bram_0_0),
        .I2(\SRL_SIG_reg[15][0]_srl16_i_7__1 ),
        .I3(\SRL_SIG_reg[15][0]_srl16_i_7__1_0 ),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    ram_reg_bram_0_i_7__0
       (.I0(ram_reg_bram_0_2[6]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_4),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_bram_0_5[6]),
        .O(ADDRBWRADDR[6]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    ram_reg_bram_0_i_8
       (.I0(ram_reg_bram_0_2[5]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_4),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_bram_0_5[5]),
        .O(ADDRBWRADDR[5]));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    ram_reg_bram_0_i_9
       (.I0(ram_reg_bram_0_2[4]),
        .I1(ram_reg_bram_0_3),
        .I2(ram_reg_bram_0_4),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ram_reg_bram_0_5[4]),
        .O(ADDRBWRADDR[4]));
endmodule

(* ORIG_REF_NAME = "bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_9
   (linebuf_c_val_V_1_we0,
    p_31_in,
    \pixbuf_c_val_V_2_0_1_reg_900_reg[7] ,
    \pixbuf_c_val_V_2_1_reg_907_reg[7] ,
    ap_clk,
    Q,
    D,
    p_20_in,
    ram_reg_bram_0_0,
    ram_reg_bram_0_1,
    ram_reg_bram_0_2,
    cmp73_i_reg_863,
    linebuf_c_val_V_0_d0,
    cmp24_i_reg_859,
    ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265,
    ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274,
    DI,
    \trunc_ln213_1_reg_934_reg[5] ,
    zext_ln1346_1_fu_602_p1__0,
    ap_phi_mux_pixbuf_c_val_V_2_1_0_i_phi_fu_268_p41,
    zext_ln1346_4_fu_653_p1__0,
    ap_block_pp0_stage0_01001,
    ram_reg_bram_0_3,
    ap_enable_reg_pp0_iter1);
  output linebuf_c_val_V_1_we0;
  output p_31_in;
  output [7:0]\pixbuf_c_val_V_2_0_1_reg_900_reg[7] ;
  output [7:0]\pixbuf_c_val_V_2_1_reg_907_reg[7] ;
  input ap_clk;
  input [10:0]Q;
  input [10:0]D;
  input p_20_in;
  input ram_reg_bram_0_0;
  input [7:0]ram_reg_bram_0_1;
  input [7:0]ram_reg_bram_0_2;
  input cmp73_i_reg_863;
  input [15:0]linebuf_c_val_V_0_d0;
  input cmp24_i_reg_859;
  input [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265;
  input [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274;
  input [1:0]DI;
  input [1:0]\trunc_ln213_1_reg_934_reg[5] ;
  input [5:0]zext_ln1346_1_fu_602_p1__0;
  input ap_phi_mux_pixbuf_c_val_V_2_1_0_i_phi_fu_268_p41;
  input [5:0]zext_ln1346_4_fu_653_p1__0;
  input ap_block_pp0_stage0_01001;
  input [0:0]ram_reg_bram_0_3;
  input ap_enable_reg_pp0_iter1;

  wire [10:0]D;
  wire [1:0]DI;
  wire [10:0]Q;
  wire ap_block_pp0_stage0_01001;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_phi_mux_pixbuf_c_val_V_2_1_0_i_phi_fu_268_p41;
  wire [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274;
  wire [7:0]ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265;
  wire cmp24_i_reg_859;
  wire cmp73_i_reg_863;
  wire [15:0]linebuf_c_val_V_0_d0;
  wire [15:0]linebuf_c_val_V_1_d0;
  wire [15:0]linebuf_c_val_V_1_q1;
  wire linebuf_c_val_V_1_we0;
  wire p_20_in;
  wire p_31_in;
  wire [7:0]\pixbuf_c_val_V_2_0_1_reg_900_reg[7] ;
  wire [7:0]\pixbuf_c_val_V_2_1_reg_907_reg[7] ;
  wire ram_reg_bram_0_0;
  wire [7:0]ram_reg_bram_0_1;
  wire [7:0]ram_reg_bram_0_2;
  wire [0:0]ram_reg_bram_0_3;
  wire \trunc_ln213_1_reg_934[5]_i_10_n_4 ;
  wire \trunc_ln213_1_reg_934[5]_i_11_n_4 ;
  wire \trunc_ln213_1_reg_934[5]_i_12_n_4 ;
  wire \trunc_ln213_1_reg_934[5]_i_13_n_4 ;
  wire \trunc_ln213_1_reg_934[5]_i_14_n_4 ;
  wire \trunc_ln213_1_reg_934[5]_i_15_n_4 ;
  wire \trunc_ln213_1_reg_934[5]_i_16_n_4 ;
  wire \trunc_ln213_1_reg_934[5]_i_17_n_4 ;
  wire \trunc_ln213_1_reg_934[5]_i_2_n_4 ;
  wire \trunc_ln213_1_reg_934[5]_i_3_n_4 ;
  wire \trunc_ln213_1_reg_934[5]_i_4_n_4 ;
  wire \trunc_ln213_1_reg_934[5]_i_5_n_4 ;
  wire \trunc_ln213_1_reg_934[5]_i_6_n_4 ;
  wire \trunc_ln213_1_reg_934[5]_i_7_n_4 ;
  wire \trunc_ln213_1_reg_934[7]_i_2_n_4 ;
  wire [1:0]\trunc_ln213_1_reg_934_reg[5] ;
  wire \trunc_ln213_1_reg_934_reg[5]_i_1_n_10 ;
  wire \trunc_ln213_1_reg_934_reg[5]_i_1_n_11 ;
  wire \trunc_ln213_1_reg_934_reg[5]_i_1_n_4 ;
  wire \trunc_ln213_1_reg_934_reg[5]_i_1_n_5 ;
  wire \trunc_ln213_1_reg_934_reg[5]_i_1_n_6 ;
  wire \trunc_ln213_1_reg_934_reg[5]_i_1_n_7 ;
  wire \trunc_ln213_1_reg_934_reg[5]_i_1_n_8 ;
  wire \trunc_ln213_1_reg_934_reg[5]_i_1_n_9 ;
  wire \trunc_ln_reg_929[5]_i_10_n_4 ;
  wire \trunc_ln_reg_929[5]_i_11_n_4 ;
  wire \trunc_ln_reg_929[5]_i_12_n_4 ;
  wire \trunc_ln_reg_929[5]_i_13_n_4 ;
  wire \trunc_ln_reg_929[5]_i_14_n_4 ;
  wire \trunc_ln_reg_929[5]_i_15_n_4 ;
  wire \trunc_ln_reg_929[5]_i_16_n_4 ;
  wire \trunc_ln_reg_929[5]_i_17_n_4 ;
  wire \trunc_ln_reg_929[5]_i_2_n_4 ;
  wire \trunc_ln_reg_929[5]_i_3_n_4 ;
  wire \trunc_ln_reg_929[5]_i_4_n_4 ;
  wire \trunc_ln_reg_929[5]_i_5_n_4 ;
  wire \trunc_ln_reg_929[5]_i_6_n_4 ;
  wire \trunc_ln_reg_929[5]_i_7_n_4 ;
  wire \trunc_ln_reg_929[7]_i_3_n_4 ;
  wire \trunc_ln_reg_929_reg[5]_i_1_n_10 ;
  wire \trunc_ln_reg_929_reg[5]_i_1_n_11 ;
  wire \trunc_ln_reg_929_reg[5]_i_1_n_4 ;
  wire \trunc_ln_reg_929_reg[5]_i_1_n_5 ;
  wire \trunc_ln_reg_929_reg[5]_i_1_n_6 ;
  wire \trunc_ln_reg_929_reg[5]_i_1_n_7 ;
  wire \trunc_ln_reg_929_reg[5]_i_1_n_8 ;
  wire \trunc_ln_reg_929_reg[5]_i_1_n_9 ;
  wire [5:0]zext_ln1346_1_fu_602_p1__0;
  wire [5:0]zext_ln1346_4_fu_653_p1__0;
  wire NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_bram_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED;
  wire [31:0]NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED;
  wire [31:16]NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED;
  wire [1:0]\NLW_trunc_ln213_1_reg_934_reg[5]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln213_1_reg_934_reg[7]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_trunc_ln213_1_reg_934_reg[7]_i_1_O_UNCONNECTED ;
  wire [1:0]\NLW_trunc_ln_reg_929_reg[5]_i_1_O_UNCONNECTED ;
  wire [7:0]\NLW_trunc_ln_reg_929_reg[7]_i_2_CO_UNCONNECTED ;
  wire [7:1]\NLW_trunc_ln_reg_929_reg[7]_i_2_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "linebuf_c_val_V_1_U/bd_c2dc_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg_bram_0
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({D,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b1),
        .CASDOMUXEN_B(1'b1),
        .CASDOUTA(NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b1),
        .CASOREGIMUXEN_B(1'b1),
        .CASOUTDBITERR(NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_bram_0_DBITERR_UNCONNECTED),
        .DINADIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,linebuf_c_val_V_1_d0}),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED[31:0]),
        .DOUTBDOUT({NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED[31:16],linebuf_c_val_V_1_q1}),
        .DOUTPADOUTP(NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b1),
        .ENARDEN(linebuf_c_val_V_1_we0),
        .ENBWREN(p_31_in),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_bram_0_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA({p_20_in,p_20_in,p_20_in,p_20_in}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_bram_0_i_1
       (.I0(p_20_in),
        .I1(ram_reg_bram_0_0),
        .O(linebuf_c_val_V_1_we0));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_10__0
       (.I0(ram_reg_bram_0_1[6]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[6]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[6]),
        .O(linebuf_c_val_V_1_d0[6]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_11__0
       (.I0(ram_reg_bram_0_1[5]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[5]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[5]),
        .O(linebuf_c_val_V_1_d0[5]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_12__0
       (.I0(ram_reg_bram_0_1[4]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[4]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[4]),
        .O(linebuf_c_val_V_1_d0[4]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_13__0
       (.I0(ram_reg_bram_0_1[3]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[3]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[3]),
        .O(linebuf_c_val_V_1_d0[3]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_14
       (.I0(ram_reg_bram_0_1[2]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[2]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[2]),
        .O(linebuf_c_val_V_1_d0[2]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_15
       (.I0(ram_reg_bram_0_1[1]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[1]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[1]),
        .O(linebuf_c_val_V_1_d0[1]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_16
       (.I0(ram_reg_bram_0_1[0]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[0]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[0]),
        .O(linebuf_c_val_V_1_d0[0]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_1__1
       (.I0(ram_reg_bram_0_2[7]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[15]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[7]),
        .O(linebuf_c_val_V_1_d0[15]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_2
       (.I0(ram_reg_bram_0_2[6]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[14]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[6]),
        .O(linebuf_c_val_V_1_d0[14]));
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_bram_0_i_2__1
       (.I0(ap_block_pp0_stage0_01001),
        .I1(ram_reg_bram_0_3),
        .I2(ap_enable_reg_pp0_iter1),
        .O(p_31_in));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_3__1
       (.I0(ram_reg_bram_0_2[5]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[13]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[5]),
        .O(linebuf_c_val_V_1_d0[13]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_4__1
       (.I0(ram_reg_bram_0_2[4]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[12]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[4]),
        .O(linebuf_c_val_V_1_d0[12]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_5__1
       (.I0(ram_reg_bram_0_2[3]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[11]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[3]),
        .O(linebuf_c_val_V_1_d0[11]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_6__1
       (.I0(ram_reg_bram_0_2[2]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[10]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[2]),
        .O(linebuf_c_val_V_1_d0[10]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_7__1
       (.I0(ram_reg_bram_0_2[1]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[9]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[1]),
        .O(linebuf_c_val_V_1_d0[9]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_8__0
       (.I0(ram_reg_bram_0_2[0]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[8]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[0]),
        .O(linebuf_c_val_V_1_d0[8]));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    ram_reg_bram_0_i_9__0
       (.I0(ram_reg_bram_0_1[7]),
        .I1(cmp73_i_reg_863),
        .I2(linebuf_c_val_V_0_d0[7]),
        .I3(cmp24_i_reg_859),
        .I4(ram_reg_bram_0_0),
        .I5(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]),
        .O(linebuf_c_val_V_1_d0[7]));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln213_1_reg_934[5]_i_10 
       (.I0(ram_reg_bram_0_2[5]),
        .I1(linebuf_c_val_V_1_q1[14]),
        .I2(zext_ln1346_4_fu_653_p1__0[4]),
        .I3(zext_ln1346_4_fu_653_p1__0[5]),
        .I4(ram_reg_bram_0_2[6]),
        .I5(linebuf_c_val_V_1_q1[15]),
        .O(\trunc_ln213_1_reg_934[5]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln213_1_reg_934[5]_i_11 
       (.I0(ram_reg_bram_0_2[4]),
        .I1(linebuf_c_val_V_1_q1[13]),
        .I2(zext_ln1346_4_fu_653_p1__0[3]),
        .I3(zext_ln1346_4_fu_653_p1__0[4]),
        .I4(ram_reg_bram_0_2[5]),
        .I5(linebuf_c_val_V_1_q1[14]),
        .O(\trunc_ln213_1_reg_934[5]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln213_1_reg_934[5]_i_12 
       (.I0(ram_reg_bram_0_2[3]),
        .I1(linebuf_c_val_V_1_q1[12]),
        .I2(zext_ln1346_4_fu_653_p1__0[2]),
        .I3(zext_ln1346_4_fu_653_p1__0[3]),
        .I4(ram_reg_bram_0_2[4]),
        .I5(linebuf_c_val_V_1_q1[13]),
        .O(\trunc_ln213_1_reg_934[5]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln213_1_reg_934[5]_i_13 
       (.I0(ram_reg_bram_0_2[2]),
        .I1(linebuf_c_val_V_1_q1[11]),
        .I2(zext_ln1346_4_fu_653_p1__0[1]),
        .I3(zext_ln1346_4_fu_653_p1__0[2]),
        .I4(ram_reg_bram_0_2[3]),
        .I5(linebuf_c_val_V_1_q1[12]),
        .O(\trunc_ln213_1_reg_934[5]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln213_1_reg_934[5]_i_14 
       (.I0(ram_reg_bram_0_2[1]),
        .I1(linebuf_c_val_V_1_q1[10]),
        .I2(zext_ln1346_4_fu_653_p1__0[0]),
        .I3(zext_ln1346_4_fu_653_p1__0[1]),
        .I4(ram_reg_bram_0_2[2]),
        .I5(linebuf_c_val_V_1_q1[11]),
        .O(\trunc_ln213_1_reg_934[5]_i_14_n_4 ));
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \trunc_ln213_1_reg_934[5]_i_15 
       (.I0(linebuf_c_val_V_1_q1[9]),
        .I1(ram_reg_bram_0_2[0]),
        .I2(zext_ln1346_4_fu_653_p1__0[0]),
        .I3(ram_reg_bram_0_2[1]),
        .I4(linebuf_c_val_V_1_q1[10]),
        .O(\trunc_ln213_1_reg_934[5]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h6966696969996969)) 
    \trunc_ln213_1_reg_934[5]_i_16 
       (.I0(linebuf_c_val_V_1_q1[9]),
        .I1(ram_reg_bram_0_2[0]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[1]),
        .I3(ram_reg_bram_0_0),
        .I4(cmp24_i_reg_859),
        .I5(linebuf_c_val_V_0_d0[9]),
        .O(\trunc_ln213_1_reg_934[5]_i_16_n_4 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \trunc_ln213_1_reg_934[5]_i_17 
       (.I0(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[0]),
        .I1(ram_reg_bram_0_0),
        .I2(cmp24_i_reg_859),
        .I3(linebuf_c_val_V_0_d0[8]),
        .I4(linebuf_c_val_V_1_q1[8]),
        .O(\trunc_ln213_1_reg_934[5]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFBA8ABA8A0000)) 
    \trunc_ln213_1_reg_934[5]_i_2 
       (.I0(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[6]),
        .I1(ram_reg_bram_0_0),
        .I2(cmp24_i_reg_859),
        .I3(linebuf_c_val_V_0_d0[14]),
        .I4(linebuf_c_val_V_1_q1[14]),
        .I5(ram_reg_bram_0_2[5]),
        .O(\trunc_ln213_1_reg_934[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFBA8ABA8A0000)) 
    \trunc_ln213_1_reg_934[5]_i_3 
       (.I0(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[5]),
        .I1(ram_reg_bram_0_0),
        .I2(cmp24_i_reg_859),
        .I3(linebuf_c_val_V_0_d0[13]),
        .I4(linebuf_c_val_V_1_q1[13]),
        .I5(ram_reg_bram_0_2[4]),
        .O(\trunc_ln213_1_reg_934[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFBA8ABA8A0000)) 
    \trunc_ln213_1_reg_934[5]_i_4 
       (.I0(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[4]),
        .I1(ram_reg_bram_0_0),
        .I2(cmp24_i_reg_859),
        .I3(linebuf_c_val_V_0_d0[12]),
        .I4(linebuf_c_val_V_1_q1[12]),
        .I5(ram_reg_bram_0_2[3]),
        .O(\trunc_ln213_1_reg_934[5]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFBA8ABA8A0000)) 
    \trunc_ln213_1_reg_934[5]_i_5 
       (.I0(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[3]),
        .I1(ram_reg_bram_0_0),
        .I2(cmp24_i_reg_859),
        .I3(linebuf_c_val_V_0_d0[11]),
        .I4(linebuf_c_val_V_1_q1[11]),
        .I5(ram_reg_bram_0_2[2]),
        .O(\trunc_ln213_1_reg_934[5]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFBA8ABA8A0000)) 
    \trunc_ln213_1_reg_934[5]_i_6 
       (.I0(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[2]),
        .I1(ram_reg_bram_0_0),
        .I2(cmp24_i_reg_859),
        .I3(linebuf_c_val_V_0_d0[10]),
        .I4(linebuf_c_val_V_1_q1[10]),
        .I5(ram_reg_bram_0_2[1]),
        .O(\trunc_ln213_1_reg_934[5]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln213_1_reg_934[5]_i_7 
       (.I0(ram_reg_bram_0_2[0]),
        .I1(linebuf_c_val_V_1_q1[9]),
        .O(\trunc_ln213_1_reg_934[5]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h17111777E8EEE888)) 
    \trunc_ln213_1_reg_934[7]_i_2 
       (.I0(ram_reg_bram_0_2[6]),
        .I1(linebuf_c_val_V_1_q1[15]),
        .I2(linebuf_c_val_V_0_d0[15]),
        .I3(ap_phi_mux_pixbuf_c_val_V_2_1_0_i_phi_fu_268_p41),
        .I4(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_0_i_reg_265[7]),
        .I5(ram_reg_bram_0_2[7]),
        .O(\trunc_ln213_1_reg_934[7]_i_2_n_4 ));
  CARRY8 \trunc_ln213_1_reg_934_reg[5]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln213_1_reg_934_reg[5]_i_1_n_4 ,\trunc_ln213_1_reg_934_reg[5]_i_1_n_5 ,\trunc_ln213_1_reg_934_reg[5]_i_1_n_6 ,\trunc_ln213_1_reg_934_reg[5]_i_1_n_7 ,\trunc_ln213_1_reg_934_reg[5]_i_1_n_8 ,\trunc_ln213_1_reg_934_reg[5]_i_1_n_9 ,\trunc_ln213_1_reg_934_reg[5]_i_1_n_10 ,\trunc_ln213_1_reg_934_reg[5]_i_1_n_11 }),
        .DI({\trunc_ln213_1_reg_934[5]_i_2_n_4 ,\trunc_ln213_1_reg_934[5]_i_3_n_4 ,\trunc_ln213_1_reg_934[5]_i_4_n_4 ,\trunc_ln213_1_reg_934[5]_i_5_n_4 ,\trunc_ln213_1_reg_934[5]_i_6_n_4 ,\trunc_ln213_1_reg_934[5]_i_7_n_4 ,\trunc_ln213_1_reg_934_reg[5] }),
        .O({\pixbuf_c_val_V_2_1_reg_907_reg[7] [5:0],\NLW_trunc_ln213_1_reg_934_reg[5]_i_1_O_UNCONNECTED [1:0]}),
        .S({\trunc_ln213_1_reg_934[5]_i_10_n_4 ,\trunc_ln213_1_reg_934[5]_i_11_n_4 ,\trunc_ln213_1_reg_934[5]_i_12_n_4 ,\trunc_ln213_1_reg_934[5]_i_13_n_4 ,\trunc_ln213_1_reg_934[5]_i_14_n_4 ,\trunc_ln213_1_reg_934[5]_i_15_n_4 ,\trunc_ln213_1_reg_934[5]_i_16_n_4 ,\trunc_ln213_1_reg_934[5]_i_17_n_4 }));
  CARRY8 \trunc_ln213_1_reg_934_reg[7]_i_1 
       (.CI(\trunc_ln213_1_reg_934_reg[5]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln213_1_reg_934_reg[7]_i_1_CO_UNCONNECTED [7:2],\pixbuf_c_val_V_2_1_reg_907_reg[7] [7],\NLW_trunc_ln213_1_reg_934_reg[7]_i_1_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_2[7]}),
        .O({\NLW_trunc_ln213_1_reg_934_reg[7]_i_1_O_UNCONNECTED [7:1],\pixbuf_c_val_V_2_1_reg_907_reg[7] [6]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\trunc_ln213_1_reg_934[7]_i_2_n_4 }));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln_reg_929[5]_i_10 
       (.I0(ram_reg_bram_0_1[5]),
        .I1(linebuf_c_val_V_1_q1[6]),
        .I2(zext_ln1346_1_fu_602_p1__0[4]),
        .I3(zext_ln1346_1_fu_602_p1__0[5]),
        .I4(ram_reg_bram_0_1[6]),
        .I5(linebuf_c_val_V_1_q1[7]),
        .O(\trunc_ln_reg_929[5]_i_10_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln_reg_929[5]_i_11 
       (.I0(ram_reg_bram_0_1[4]),
        .I1(linebuf_c_val_V_1_q1[5]),
        .I2(zext_ln1346_1_fu_602_p1__0[3]),
        .I3(zext_ln1346_1_fu_602_p1__0[4]),
        .I4(ram_reg_bram_0_1[5]),
        .I5(linebuf_c_val_V_1_q1[6]),
        .O(\trunc_ln_reg_929[5]_i_11_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln_reg_929[5]_i_12 
       (.I0(ram_reg_bram_0_1[3]),
        .I1(linebuf_c_val_V_1_q1[4]),
        .I2(zext_ln1346_1_fu_602_p1__0[2]),
        .I3(zext_ln1346_1_fu_602_p1__0[3]),
        .I4(ram_reg_bram_0_1[4]),
        .I5(linebuf_c_val_V_1_q1[5]),
        .O(\trunc_ln_reg_929[5]_i_12_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln_reg_929[5]_i_13 
       (.I0(ram_reg_bram_0_1[2]),
        .I1(linebuf_c_val_V_1_q1[3]),
        .I2(zext_ln1346_1_fu_602_p1__0[1]),
        .I3(zext_ln1346_1_fu_602_p1__0[2]),
        .I4(ram_reg_bram_0_1[3]),
        .I5(linebuf_c_val_V_1_q1[4]),
        .O(\trunc_ln_reg_929[5]_i_13_n_4 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \trunc_ln_reg_929[5]_i_14 
       (.I0(ram_reg_bram_0_1[1]),
        .I1(linebuf_c_val_V_1_q1[2]),
        .I2(zext_ln1346_1_fu_602_p1__0[0]),
        .I3(zext_ln1346_1_fu_602_p1__0[1]),
        .I4(ram_reg_bram_0_1[2]),
        .I5(linebuf_c_val_V_1_q1[3]),
        .O(\trunc_ln_reg_929[5]_i_14_n_4 ));
  LUT5 #(
    .INIT(32'h1EE1E11E)) 
    \trunc_ln_reg_929[5]_i_15 
       (.I0(linebuf_c_val_V_1_q1[1]),
        .I1(ram_reg_bram_0_1[0]),
        .I2(zext_ln1346_1_fu_602_p1__0[0]),
        .I3(ram_reg_bram_0_1[1]),
        .I4(linebuf_c_val_V_1_q1[2]),
        .O(\trunc_ln_reg_929[5]_i_15_n_4 ));
  LUT6 #(
    .INIT(64'h6966696969996969)) 
    \trunc_ln_reg_929[5]_i_16 
       (.I0(linebuf_c_val_V_1_q1[1]),
        .I1(ram_reg_bram_0_1[0]),
        .I2(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[1]),
        .I3(ram_reg_bram_0_0),
        .I4(cmp24_i_reg_859),
        .I5(linebuf_c_val_V_0_d0[1]),
        .O(\trunc_ln_reg_929[5]_i_16_n_4 ));
  LUT5 #(
    .INIT(32'h4575BA8A)) 
    \trunc_ln_reg_929[5]_i_17 
       (.I0(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[0]),
        .I1(ram_reg_bram_0_0),
        .I2(cmp24_i_reg_859),
        .I3(linebuf_c_val_V_0_d0[0]),
        .I4(linebuf_c_val_V_1_q1[0]),
        .O(\trunc_ln_reg_929[5]_i_17_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFBA8ABA8A0000)) 
    \trunc_ln_reg_929[5]_i_2 
       (.I0(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[6]),
        .I1(ram_reg_bram_0_0),
        .I2(cmp24_i_reg_859),
        .I3(linebuf_c_val_V_0_d0[6]),
        .I4(linebuf_c_val_V_1_q1[6]),
        .I5(ram_reg_bram_0_1[5]),
        .O(\trunc_ln_reg_929[5]_i_2_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFBA8ABA8A0000)) 
    \trunc_ln_reg_929[5]_i_3 
       (.I0(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[5]),
        .I1(ram_reg_bram_0_0),
        .I2(cmp24_i_reg_859),
        .I3(linebuf_c_val_V_0_d0[5]),
        .I4(linebuf_c_val_V_1_q1[5]),
        .I5(ram_reg_bram_0_1[4]),
        .O(\trunc_ln_reg_929[5]_i_3_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFBA8ABA8A0000)) 
    \trunc_ln_reg_929[5]_i_4 
       (.I0(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[4]),
        .I1(ram_reg_bram_0_0),
        .I2(cmp24_i_reg_859),
        .I3(linebuf_c_val_V_0_d0[4]),
        .I4(linebuf_c_val_V_1_q1[4]),
        .I5(ram_reg_bram_0_1[3]),
        .O(\trunc_ln_reg_929[5]_i_4_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFBA8ABA8A0000)) 
    \trunc_ln_reg_929[5]_i_5 
       (.I0(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[3]),
        .I1(ram_reg_bram_0_0),
        .I2(cmp24_i_reg_859),
        .I3(linebuf_c_val_V_0_d0[3]),
        .I4(linebuf_c_val_V_1_q1[3]),
        .I5(ram_reg_bram_0_1[2]),
        .O(\trunc_ln_reg_929[5]_i_5_n_4 ));
  LUT6 #(
    .INIT(64'hFFFFBA8ABA8A0000)) 
    \trunc_ln_reg_929[5]_i_6 
       (.I0(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[2]),
        .I1(ram_reg_bram_0_0),
        .I2(cmp24_i_reg_859),
        .I3(linebuf_c_val_V_0_d0[2]),
        .I4(linebuf_c_val_V_1_q1[2]),
        .I5(ram_reg_bram_0_1[1]),
        .O(\trunc_ln_reg_929[5]_i_6_n_4 ));
  LUT2 #(
    .INIT(4'hE)) 
    \trunc_ln_reg_929[5]_i_7 
       (.I0(ram_reg_bram_0_1[0]),
        .I1(linebuf_c_val_V_1_q1[1]),
        .O(\trunc_ln_reg_929[5]_i_7_n_4 ));
  LUT6 #(
    .INIT(64'h17111777E8EEE888)) 
    \trunc_ln_reg_929[7]_i_3 
       (.I0(ram_reg_bram_0_1[6]),
        .I1(linebuf_c_val_V_1_q1[7]),
        .I2(linebuf_c_val_V_0_d0[7]),
        .I3(ap_phi_mux_pixbuf_c_val_V_2_1_0_i_phi_fu_268_p41),
        .I4(ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_0_i_reg_274[7]),
        .I5(ram_reg_bram_0_1[7]),
        .O(\trunc_ln_reg_929[7]_i_3_n_4 ));
  CARRY8 \trunc_ln_reg_929_reg[5]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\trunc_ln_reg_929_reg[5]_i_1_n_4 ,\trunc_ln_reg_929_reg[5]_i_1_n_5 ,\trunc_ln_reg_929_reg[5]_i_1_n_6 ,\trunc_ln_reg_929_reg[5]_i_1_n_7 ,\trunc_ln_reg_929_reg[5]_i_1_n_8 ,\trunc_ln_reg_929_reg[5]_i_1_n_9 ,\trunc_ln_reg_929_reg[5]_i_1_n_10 ,\trunc_ln_reg_929_reg[5]_i_1_n_11 }),
        .DI({\trunc_ln_reg_929[5]_i_2_n_4 ,\trunc_ln_reg_929[5]_i_3_n_4 ,\trunc_ln_reg_929[5]_i_4_n_4 ,\trunc_ln_reg_929[5]_i_5_n_4 ,\trunc_ln_reg_929[5]_i_6_n_4 ,\trunc_ln_reg_929[5]_i_7_n_4 ,DI}),
        .O({\pixbuf_c_val_V_2_0_1_reg_900_reg[7] [5:0],\NLW_trunc_ln_reg_929_reg[5]_i_1_O_UNCONNECTED [1:0]}),
        .S({\trunc_ln_reg_929[5]_i_10_n_4 ,\trunc_ln_reg_929[5]_i_11_n_4 ,\trunc_ln_reg_929[5]_i_12_n_4 ,\trunc_ln_reg_929[5]_i_13_n_4 ,\trunc_ln_reg_929[5]_i_14_n_4 ,\trunc_ln_reg_929[5]_i_15_n_4 ,\trunc_ln_reg_929[5]_i_16_n_4 ,\trunc_ln_reg_929[5]_i_17_n_4 }));
  CARRY8 \trunc_ln_reg_929_reg[7]_i_2 
       (.CI(\trunc_ln_reg_929_reg[5]_i_1_n_4 ),
        .CI_TOP(1'b0),
        .CO({\NLW_trunc_ln_reg_929_reg[7]_i_2_CO_UNCONNECTED [7:2],\pixbuf_c_val_V_2_0_1_reg_900_reg[7] [7],\NLW_trunc_ln_reg_929_reg[7]_i_2_CO_UNCONNECTED [0]}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_bram_0_1[7]}),
        .O({\NLW_trunc_ln_reg_929_reg[7]_i_2_O_UNCONNECTED [7:1],\pixbuf_c_val_V_2_0_1_reg_900_reg[7] [6]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,\trunc_ln_reg_929[7]_i_3_n_4 }));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
