0.6
2019.1
May 24 2019
15:06:07
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/frequency_divider_odd_5/frequency_divider_odd_5.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/frequency_divider_odd_5/frequency_divider_odd_5.srcs/sim_1/new/frequency_divider_odd_5_tb.v,1745330331,verilog,,,,frequency_divider_odd_5_tb,,,,,,,,
F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/frequency_divider_odd_5/frequency_divider_odd_5.srcs/sources_1/new/frequency_divider_odd_5.v,1745330116,verilog,,F:/Kulsum General Drive E/TuDresden/Semester Winter 2022/VLSI/VLSI Lab/100DaysRTL/frequency_divider_odd_5/frequency_divider_odd_5.srcs/sim_1/new/frequency_divider_odd_5_tb.v,,frequency_divider_odd_5,,,,,,,,
