synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb 25 16:23:51 2025


Command Line:  synthesis -f FipsyBaseline_Implementation_lattice.synproj -gui -msgset C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is QFN32.
The -d option is LCMXO2-1200HC.
Using package QFN32.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : QFN32

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = Fipsy_Top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong (searchpath added)
-p C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/Implementation (searchpath added)
-p C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong (searchpath added)
Verilog design file = C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/Source/digits_rom.v
Verilog design file = C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/Source/fipsy_Logo_Bitmap.v
Verilog design file = C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/Source/Fipsy_Top.v
Verilog design file = C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/Source/pllv2.v
Verilog design file = C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/Source/VGA.v
NGD file = FipsyBaseline_Implementation.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/digits_rom.v. VERI-1482
Analyzing Verilog file c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/fipsy_logo_bitmap.v. VERI-1482
Analyzing Verilog file c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/fipsy_top.v. VERI-1482
Analyzing Verilog file c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/pllv2.v. VERI-1482
Analyzing Verilog file c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/vga.v. VERI-1482
Analyzing Verilog file C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): Fipsy_Top
INFO - synthesis: c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/fipsy_top.v(45): compiling module Fipsy_Top. VERI-1018
INFO - synthesis: C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): compiling module OSCH(NOM_FREQ="38"). VERI-1018
INFO - synthesis: c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/pllv2.v(8): compiling module pllv2. VERI-1018
INFO - synthesis: C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): compiling module EHXPLLJ(CLKI_DIV=3,CLKFB_DIV=2,CLKOP_DIV=21,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE="DISABLED",CLKOS2_ENABLE="DISABLED",CLKOS3_ENABLE="DISABLED",CLKOP_CPHASE=20,CLKOS_TRIM_POL="FALLING"). VERI-1018
INFO - synthesis: c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/vga.v(2): compiling module VGA. VERI-1018
INFO - synthesis: c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/digits_rom.v(1): compiling module digits_rom. VERI-1018
INFO - synthesis: c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/fipsy_logo_bitmap.v(1): compiling module fipsy_rom. VERI-1018
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Fipsy_Top.



WARNING - synthesis: Bit 1 of Register \vga_inst/game_state is stuck at Zero
GSR will not be inferred because no asynchronous signal was found in the netlist.
WARNING - synthesis: Initial value found on instance \vga_inst/ball_y_i0 will be ignored.
WARNING - synthesis: Initial value found on instance \vga_inst/ball_x_i0 will be ignored.
WARNING - synthesis: Initial value found on instance \vga_inst/ball_x_i6 will be ignored.
WARNING - synthesis: Initial value found on instance \vga_inst/ball_x_i8 will be ignored.
WARNING - synthesis: Initial value found on instance \vga_inst/ball_y_i4 will be ignored.
WARNING - synthesis: Initial value found on instance \vga_inst/ball_y_i5 will be ignored.
WARNING - synthesis: Initial value found on instance \vga_inst/ball_y_i6 will be ignored.
WARNING - synthesis: Initial value found on instance \vga_inst/ball_y_i7 will be ignored.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Fipsy_Top_drc.log.
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file FipsyBaseline_Implementation.ngd.

################### Begin Area Report (Fipsy_Top)######################
Number of register bits => 138 of 1346 (10 % )
CCU2D => 141
EHXPLLJ => 1
FD1P3AX => 35
FD1P3AY => 2
FD1P3IX => 8
FD1S3AX => 45
FD1S3AY => 8
FD1S3IX => 38
FD1S3JX => 2
GSR => 1
IB => 4
INV => 3
L6MUX21 => 2
LUT4 => 207
OB => 9
OSCH => 1
PFUMX => 9
SP8KC => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 6
  Net : Clk_25MHz_inst/clk, loads : 35
  Net : vga_inst/line_cycle, loads : 14
  Net : vga_inst/led_count_6, loads : 3
  Net : vga_inst/led_count_5, loads : 3
  Net : INTERNAL_OSC, loads : 1
  Net : vga_inst/fipsy_logo_inst/clk_N_410, loads : 1
Clock Enable Nets
Number of Clock Enables: 7
Top 7 highest fanout Clock Enables:
  Net : vga_inst/led_count_6__N_32_enable_14, loads : 13
  Net : vga_inst/led_count_6__N_32_enable_23, loads : 10
  Net : vga_inst/line_cycle_N_16_enable_8, loads : 8
  Net : vga_inst/fipsy_rom_data_mem_7__N_232, loads : 8
  Net : vga_inst/led_count_6__N_32_enable_29, loads : 4
  Net : vga_inst/led_count_6__N_32_enable_28, loads : 4
  Net : vga_inst/led_count_6__N_32_enable_5, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : vga_inst/led_count_6__N_32, loads : 49
  Net : vga_inst/line_cycle_N_16, loads : 37
  Net : vga_inst/game_state_0, loads : 24
  Net : vga_inst/led_count_5__N_157, loads : 20
  Net : vga_inst/row_3, loads : 19
  Net : vga_inst/row_9, loads : 16
  Net : vga_inst/paddle_right_y_9, loads : 15
  Net : vga_inst/paddle_left_y_9, loads : 15
  Net : vga_inst/column_0, loads : 13
  Net : vga_inst/row_4, loads : 13
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets \vga_inst/led_count[5]]  |  200.000 MHz|   97.248 MHz|     9 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets \vga_inst/line_cycle]    |  200.000 MHz|  152.509 MHz|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk]                     |  200.000 MHz|   90.522 MHz|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets \vga_inst/led_count[6]]  |  200.000 MHz|   58.624 MHz|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


4 constraints not met.


Peak Memory Usage: 69.094  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.609  secs
--------------------------------------------------------------
