{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 22 22:46:27 2013 " "Info: Processing started: Tue Jan 22 22:46:27 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BeInMotion -c BeInMotion " "Info: Command: quartus_sta BeInMotion -c BeInMotion" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info (21077): Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Info (332165): Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "BeInMotion.sdc " "Info (332104): Reading SDC File: 'BeInMotion.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Warning (332043): Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 332151 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BeInMotion.sdc 118 *\|alt_jtag_atlantic:*\|read_write register " "Warning (332174): Ignored filter at BeInMotion.sdc(118): *\|alt_jtag_atlantic:*\|read_write could not be matched with a register" {  } { { "C:/dev_beinmotion/BeInMotion_lab/BeInMotion.sdc" "" { Text "C:/dev_beinmotion/BeInMotion_lab/BeInMotion.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "BeInMotion.sdc 118 *\|alt_jtag_atlantic:*\|read_write1* register " "Warning (332174): Ignored filter at BeInMotion.sdc(118): *\|alt_jtag_atlantic:*\|read_write1* could not be matched with a register" {  } { { "C:/dev_beinmotion/BeInMotion_lab/BeInMotion.sdc" "" { Text "C:/dev_beinmotion/BeInMotion_lab/BeInMotion.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path BeInMotion.sdc 118 Argument <from> is an empty collection " "Warning (332049): Ignored set_false_path at BeInMotion.sdc(118): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\] " "Info (332050): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read_write1*\}\]" {  } { { "C:/dev_beinmotion/BeInMotion_lab/BeInMotion.sdc" "" { Text "C:/dev_beinmotion/BeInMotion_lab/BeInMotion.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1}  } { { "C:/dev_beinmotion/BeInMotion_lab/BeInMotion.sdc" "" { Text "C:/dev_beinmotion/BeInMotion_lab/BeInMotion.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path BeInMotion.sdc 118 Argument <to> is an empty collection " "Warning (332049): Ignored set_false_path at BeInMotion.sdc(118): Argument <to> is an empty collection" {  } { { "C:/dev_beinmotion/BeInMotion_lab/BeInMotion.sdc" "" { Text "C:/dev_beinmotion/BeInMotion_lab/BeInMotion.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "Info (332152): The following assignments are ignored by the derive_clock_uncertainty command" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.159 " "Info (332146): Worst-case setup slack is 6.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.159         0.000 CLK_FPGA_50M  " "Info (332119):     6.159         0.000 CLK_FPGA_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.891         0.000 st_clk  " "Info (332119):    16.891         0.000 st_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.387         0.000 altera_reserved_tck  " "Info (332119):    46.387         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  988.034         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):   988.034         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Info (332146): Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 CLK_FPGA_50M  " "Info (332119):     0.354         0.000 CLK_FPGA_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     0.393         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 altera_reserved_tck  " "Info (332119):     0.412         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412         0.000 st_clk  " "Info (332119):     0.412         0.000 st_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.780 " "Info (332146): Worst-case recovery slack is 14.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.780         0.000 CLK_FPGA_50M  " "Info (332119):    14.780         0.000 CLK_FPGA_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.216         0.000 st_clk  " "Info (332119):    18.216         0.000 st_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.001         0.000 altera_reserved_tck  " "Info (332119):    48.001         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  996.424         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):   996.424         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.023 " "Info (332146): Worst-case removal slack is 1.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.023         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     1.023         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.045         0.000 st_clk  " "Info (332119):     1.045         0.000 st_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.067         0.000 altera_reserved_tck  " "Info (332119):     1.067         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.168         0.000 CLK_FPGA_50M  " "Info (332119):     2.168         0.000 CLK_FPGA_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.409 " "Info (332146): Worst-case minimum pulse width slack is 9.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.409         0.000 CLK_FPGA_50M  " "Info (332119):     9.409         0.000 CLK_FPGA_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.551         0.000 altera_reserved_tck  " "Info (332119):    49.551         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.711         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):   499.711         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "499999.759         0.000 st_clk  " "Info (332119): 499999.759         0.000 st_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 24 synchronizer chains. " "Info (332114): Report Metastability: Found 24 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 24 " "Info (332114): Number of Synchronizer Chains Found: 24" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.130 ns " "Info (332114): Worst Case Available Settling Time: 34.130 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "Info (332152): The following assignments are ignored by the derive_clock_uncertainty command" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.448 " "Info (332146): Worst-case setup slack is 7.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.448         0.000 CLK_FPGA_50M  " "Info (332119):     7.448         0.000 CLK_FPGA_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.122         0.000 st_clk  " "Info (332119):    17.122         0.000 st_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.798         0.000 altera_reserved_tck  " "Info (332119):    46.798         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  988.960         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):   988.960         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.346 " "Info (332146): Worst-case hold slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346         0.000 CLK_FPGA_50M  " "Info (332119):     0.346         0.000 CLK_FPGA_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     0.346         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362         0.000 st_clk  " "Info (332119):     0.362         0.000 st_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363         0.000 altera_reserved_tck  " "Info (332119):     0.363         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.274 " "Info (332146): Worst-case recovery slack is 15.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.274         0.000 CLK_FPGA_50M  " "Info (332119):    15.274         0.000 CLK_FPGA_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.387         0.000 st_clk  " "Info (332119):    18.387         0.000 st_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.302         0.000 altera_reserved_tck  " "Info (332119):    48.302         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  996.759         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):   996.759         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.930 " "Info (332146): Worst-case removal slack is 0.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     0.930         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.931         0.000 st_clk  " "Info (332119):     0.931         0.000 st_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.973         0.000 altera_reserved_tck  " "Info (332119):     0.973         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.915         0.000 CLK_FPGA_50M  " "Info (332119):     1.915         0.000 CLK_FPGA_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.434 " "Info (332146): Worst-case minimum pulse width slack is 9.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.434         0.000 CLK_FPGA_50M  " "Info (332119):     9.434         0.000 CLK_FPGA_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.483         0.000 altera_reserved_tck  " "Info (332119):    49.483         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.694         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):   499.694         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "499999.739         0.000 st_clk  " "Info (332119): 499999.739         0.000 st_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 24 synchronizer chains. " "Info (332114): Report Metastability: Found 24 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 24 " "Info (332114): Number of Synchronizer Chains Found: 24" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 34.577 ns " "Info (332114): Worst Case Available Settling Time: 34.577 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{st_clk\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{st_clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{st_clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "Info (332152): The following assignments are ignored by the derive_clock_uncertainty command" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{CLK_FPGA_50M\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{CLK_FPGA_50M\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{b2v_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): Ignored: set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.278 " "Info (332146): Worst-case setup slack is 13.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.278         0.000 CLK_FPGA_50M  " "Info (332119):    13.278         0.000 CLK_FPGA_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.339         0.000 st_clk  " "Info (332119):    18.339         0.000 st_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.564         0.000 altera_reserved_tck  " "Info (332119):    48.564         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  993.832         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):   993.832         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Info (332146): Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146         0.000 CLK_FPGA_50M  " "Info (332119):     0.146         0.000 CLK_FPGA_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     0.179         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "Info (332119):     0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 st_clk  " "Info (332119):     0.187         0.000 st_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.201 " "Info (332146): Worst-case recovery slack is 17.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.201         0.000 CLK_FPGA_50M  " "Info (332119):    17.201         0.000 CLK_FPGA_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.941         0.000 st_clk  " "Info (332119):    18.941         0.000 st_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.312         0.000 altera_reserved_tck  " "Info (332119):    49.312         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  998.136         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):   998.136         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.487 " "Info (332146): Worst-case removal slack is 0.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     0.487         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507         0.000 altera_reserved_tck  " "Info (332119):     0.507         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512         0.000 st_clk  " "Info (332119):     0.512         0.000 st_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.109         0.000 CLK_FPGA_50M  " "Info (332119):     1.109         0.000 CLK_FPGA_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.203 " "Info (332146): Worst-case minimum pulse width slack is 9.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.203         0.000 CLK_FPGA_50M  " "Info (332119):     9.203         0.000 CLK_FPGA_50M " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.312         0.000 altera_reserved_tck  " "Info (332119):    49.312         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.782         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):   499.782         0.000 b2v_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "499999.752         0.000 st_clk  " "Info (332119): 499999.752         0.000 st_clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 24 synchronizer chains. " "Info (332114): Report Metastability: Found 24 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 24 " "Info (332114): Number of Synchronizer Chains Found: 24" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 37.075 ns " "Info (332114): Worst Case Available Settling Time: 37.075 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Info: Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 22 22:46:55 2013 " "Info: Processing ended: Tue Jan 22 22:46:55 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Info: Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Info: Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
