/*

Xilinx Vivado v2021.2 (64-bit) [Major: 2021, Minor: 2]
SW Build: 3367213 on Tue Oct 19 02:47:39 MDT 2021
IP Build: 3369179 on Thu Oct 21 08:25:16 MDT 2021

Process ID (PID): 54797
License: Customer
Mode: GUI Mode

Current time: 	Mon Apr 25 15:32:05 PKT 2022
Time zone: 	Pakistan Standard Time (Asia/Karachi)

OS: CentOS Linux release 7.9.2009 (Core)
OS Version: 3.10.0-1160.59.1.el7.x86_64
OS Architecture: amd64
Available processors (cores): 72

Display: 1022.0
Screen size: 1920x1080
Screen resolution (DPI): 100
Available screens: 1
Default font: family=Dialog,name=Dialog,style=plain,size=12
Scale size: 12

Java version: 	11.0.11 64-bit
Java home: 	/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/tps/lnx64/jre11.0.11_9
Java executable: 	/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/tps/lnx64/jre11.0.11_9/bin/java
Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Djdk.gtk.version=2, -Dsun.java2d.uiScale.enabled=false, -Xverify:none, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/com.sun.awt=ALL-UNNAMED, --add-opens=java.desktop/sun.awt.X11=ALL-UNNAMED, -XX:NewSize=60m, -XX:MaxNewSize=60m, -Xms256m, -Xmx3072m, -Xss5m, -Xrs]
Java initial memory (-Xms): 	256 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	komal.inayat
User home directory: /home/users/komal.inayat
User working directory: /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado
HDI_APPROOT: /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2
RDI_DATADIR: /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data
RDI_BINDIR: /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/bin

Vivado preferences file: /home/users/komal.inayat/.Xilinx/Vivado/2021.2/vivado.xml
Vivado preferences directory: /home/users/komal.inayat/.Xilinx/Vivado/2021.2/
Vivado layouts directory: /home/users/komal.inayat/.Xilinx/Vivado/2021.2/data/layouts
PlanAhead jar file: 	/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/lib/classes/planAhead.jar
Vivado log file: 	/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/vivado.log
Vivado journal file: 	/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/vivado.jou
Engine tmp dir: 	./.Xil/Vivado-54797-khyber

Xilinx Environment Variables
----------------------------
XILINX: /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/ids_lite/ISE
XILINXD_LICENSE_FILE: 2100@192.168.14.199
XILINX_DSP: /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/ids_lite/ISE
XILINX_HLS: /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vitis_HLS/2021.2
XILINX_PLANAHEAD: /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2
XILINX_VITIS: 
XILINX_VIVADO: /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2
XILINX_VIVADO_HLS: /home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2


GUI allocated memory:	308 MB
GUI max memory:		3,072 MB
Engine allocated memory: 5,993 MB

Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// HMemoryUtils.trashcanNow. Engine heap size: 5,993 MB. GUI used memory: 52 MB. Current time: 4/25/22, 3:32:06 PM PKT
// WARNING: HEventQueue.dispatchEvent() is taking  1001 ms.
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // y
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // s
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac");
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
String[] filenames31467 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/ast_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/edn_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/entropy_src_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/flash_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/flash_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/flash_phy_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/jtag_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_round.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keymgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keymgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_app.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_errchk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_msgfifo.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_staterd.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/lc_ctrl_state_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/otp_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/otp_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_arbiter_fixed.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_arbiter_tree.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_cipher_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_dom_and_2share.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edge_detector.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_filter_ctr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flash.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flash.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flash_bank.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_gf_mult.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_msb_extend.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_mubi4_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_mubi4_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_prince.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_ram_1p_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_hamming_72_64_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_hamming_72_64_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_hamming_76_68_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_hamming_76_68_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_arb.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_shadow.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/pwrmgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/pwrmgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/rom_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3pad.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_sram.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err_resp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/top_pkg.sv"};
setFileChooser(filenames31467);
selectButton("NEXT", "Next >"); // JButton
// [GUI Memory]: 107 MB (+109219kb) [00:01:04]
// [Engine Memory]: 6,001 MB (+6140897kb) [00:01:04]
// [GUI Memory]: 113 MB (+1202kb) [00:01:04]
selectButton("NEXT", "Next >"); // JButton
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // q
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // q
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0 ;  ;  ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // r
selectButton("NEXT", "Next >"); // JButton
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FLOW_ADDED
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  2457 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/project_1 -part xc7a100tfgg676-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 6,065 MB. GUI used memory: 59 MB. Current time: 4/25/22, 3:33:11 PM PKT
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 13 seconds
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 41 seconds
dismissDialog("Create Project"); // bA
dismissDialog("New Project"); // f
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// HMemoryUtils.trashcanNow. Engine heap size: 6,160 MB. GUI used memory: 66 MB. Current time: 4/25/22, 3:33:31 PM PKT
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kmac (kmac.sv)]", 1); // D
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kmac (kmac.sv)]", 1); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_lc_sync (prim_lc_sync.sv)]", 3); // D
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 125 MB (+7122kb) [00:01:41]
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 65 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sender (prim_mubi4_sender.sv)]", 9); // D
// Elapsed time: 20 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_edge_detector (prim_edge_detector.sv)]", 12); // D
// Elapsed time: 47 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_filter_ctr (prim_filter_ctr.sv)]", 15); // D
// Elapsed time: 59 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_lc_sync (prim_lc_sync.sv), gen_buffs[0].gen_bits[3].u_prim_buf : prim_buf (prim_buf.sv)]", 8); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_lc_sync (prim_lc_sync.sv), gen_buffs[0].gen_bits[2].u_prim_buf : prim_buf (prim_buf.sv)]", 7); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_lc_sync (prim_lc_sync.sv), u_prim_flop_2sync : prim_flop_2sync (prim_flop_2sync.sv)]", 4); // D
// PAPropertyPanels.initPanels (prim_lc_sync.sv) elapsed time: 0.2s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_lc_sync (prim_lc_sync.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_lc_sync (prim_lc_sync.sv)]", 3, true, false, false, false, true, false); // D - Popup Trigger - Node
// HMemoryUtils.trashcanNow. Engine heap size: 6,196 MB. GUI used memory: 68 MB. Current time: 4/25/22, 3:36:56 PM PKT
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_filter_ctr (prim_filter_ctr.sv)]", 20, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_filter_ctr (prim_filter_ctr.sv), prim_flop_2sync (prim_flop_2sync.sv), prim_generic_flop_2sync (prim_generic_flop_2sync.sv), prim_generic_flop (prim_generic_flop.sv)]", 23, false, true, false, false, false, false); // D - Shift Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_filter_ctr (prim_filter_ctr.sv), prim_flop_2sync (prim_flop_2sync.sv), prim_generic_flop_2sync (prim_generic_flop_2sync.sv), prim_generic_flop (prim_generic_flop.sv)]", 23, false, false, false, false, true, false); // D - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_filter_ctr.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv] -no_script -reset -force -quiet 
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_filter_ctr.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv} 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_lc_sync (prim_lc_sync.sv), u_prim_flop_2sync : prim_flop_2sync (prim_flop_2sync.sv), gen_generic.u_impl_generic : prim_generic_flop_2sync (prim_generic_flop_2sync.sv)]", 5); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_lc_sync (prim_lc_sync.sv)]", 3, true); // D - Node
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sync (prim_mubi4_sync.sv)]", 3); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sync (prim_mubi4_sync.sv), gen_flops.u_prim_flop_2sync : xil_defaultlib.prim_flop_2sync]", 4, false); // D
// HMemoryUtils.trashcanNow. Engine heap size: 6,228 MB. GUI used memory: 68 MB. Current time: 4/25/22, 3:37:16 PM PKT
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sync (prim_mubi4_sync.sv), gen_buffs[0].gen_bits[3].u_prim_buf : xil_defaultlib.prim_buf]", 8, false, true, false, false, false, false); // D - Shift Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sync (prim_mubi4_sync.sv), gen_buffs[0].gen_bits[3].u_prim_buf : xil_defaultlib.prim_buf]", 8, false, false, false, false, true, false); // D - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sync (prim_mubi4_sync.sv), gen_flops.u_prim_flop_2sync : xil_defaultlib.prim_flop_2sync]", 4, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sync (prim_mubi4_sync.sv), gen_buffs[0].gen_bits[3].u_prim_buf : xil_defaultlib.prim_buf]", 8, false, true, false, false, false, false); // D - Shift Key
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sync (prim_mubi4_sync.sv), gen_buffs[0].gen_bits[3].u_prim_buf : xil_defaultlib.prim_buf]", 8, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sync (prim_mubi4_sync.sv), gen_buffs[0].gen_bits[1].u_prim_buf : xil_defaultlib.prim_buf]", 6, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sync (prim_mubi4_sync.sv), prim_sec_anchor_buf (prim_sec_anchor_buf.sv)]", 9); // D
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sync (prim_mubi4_sync.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sync (prim_mubi4_sync.sv)]", 3, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_mubi4_sync.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_mubi4_sync.sv 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kmac (kmac.sv)]", 2); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kmac (kmac.sv)]", 2); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sec_anchor_buf (prim_sec_anchor_buf.sv)]", 4); // D
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 29 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_flash (prim_generic_flash.sv)]", 3); // D
// Elapsed time: 65 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_flash (prim_generic_flash.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_flash (prim_generic_flash.sv)]", 3, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flash.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flash.sv 
// HMemoryUtils.trashcanNow. Engine heap size: 6,260 MB. GUI used memory: 68 MB. Current time: 4/25/22, 3:39:36 PM PKT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_buf (prim_generic_buf.sv)]", 3, false); // D
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 13 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kmac (kmac.sv)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_buf (prim_generic_buf.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_buf (prim_generic_buf.sv)]", 3, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv 
// HMemoryUtils.trashcanNow. Engine heap size: 6,292 MB. GUI used memory: 68 MB. Current time: 4/25/22, 3:40:01 PM PKT
// Elapsed time: 10 seconds
selectButton(RDIResourceCommand.RDICommands_SETTINGS, "settings"); // D
// Run Command: RDIResourceCommand.RDICommands_SETTINGS
// Tcl Command: 'rdi::info_commands {device::*}'
// Tcl Command: 'rdi::info_commands {debug::*}'
// Tcl Command: 'rdi::info_commands {*}'
// WARNING: HEventQueue.dispatchEvent() is taking  2320 ms.
selectTree(PAResourceQtoS.SettingsDialog_PROJECT_TREE, "[projectRoot, Synthesis]", 3, false); // B
selectTree("PAResourceOtoP.ProgramOptionsPanelImpl_STRATEGY", "[Run Strategies, Vivado Strategies, Flow_AreaOptimized_high]", 4, false); // TreeChooserPanel
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: RUN_OPTIONS_MODIFIED
// TclEventType: RUN_MODIFY
// [GUI Memory]: 134 MB (+2342kb) [00:08:24]
// Tcl Message: set_property strategy Flow_AreaOptimized_high [get_runs synth_1] 
dismissDialog("Settings"); // d
// [GUI Memory]: 141 MB (+166kb) [00:08:31]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // n
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// [GUI Memory]: 154 MB (+6824kb) [00:08:32]
// Tcl Message: launch_runs synth_1 -jobs 36 
// Tcl Message: [Mon Apr 25 15:40:27 2022] Launched synth_1... Run output will be captured here: /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/project_1/project_1.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bA
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 40 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // ag
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-439] module 'prim_flop_2sync' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:52]. ]", 1, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv;-;;-;16;-;line;-;52;-;;-;16;-;"); // ah
// WARNING: HEventQueue.dispatchEvent() is taking  2243 ms.
// [Engine Memory]: 6,303 MB (+2635kb) [00:09:18]
selectCodeEditor("prim_sync_reqack.sv", 75, 129); // be
selectCodeEditor("prim_sync_reqack.sv", 75, 129, false, false, false, false, true); // be - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kmac (kmac.sv), u_tlul_adapter_msgfifo : xil_defaultlib.tlul_adapter_sram]", 9, false); // D
// Elapsed time: 52 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kmac (kmac.sv), u_state_regs : prim_sparse_fsm_flop (prim_sparse_fsm_flop.sv)]", 6); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, kmac (kmac.sv), u_state_regs : prim_sparse_fsm_flop (prim_sparse_fsm_flop.sv)]", 6); // D
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: kmac 
// TclEventType: ELABORATE_START
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: INFO: [Device 21-403] Loading part xc7a100tfgg676-1 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8193.121 ; gain = 0.000 ; free physical = 78554 ; free virtual = 413262 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] 
// Tcl Message: 	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000  	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26] 
// Tcl Message: ERROR: [Synth 8-439] module 'prim_flop_2sync' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:52] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26] ERROR: [Synth 8-6156] failed synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] 
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8193.121 ; gain = 0.000 ; free physical = 78587 ; free virtual = 413311 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 4 Infos, 5 Warnings, 0 Critical Warnings and 5 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'el' command handler elapsed time: 10 seconds
// Elapsed time: 11 seconds
dismissDialog("Open Elaborated Design"); // bA
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'prim_flop_2sync' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:52]", 0); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'prim_flop_2sync' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:52]", 0, false, false, false, false, true); // b - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // W
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-439] module 'prim_flop_2sync' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:52]. ]", 2, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv;-;;-;16;-;line;-;52;-;;-;16;-;"); // ah
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
setFileChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 8 seconds
dismissDialog("Add Sources"); // c
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv 
// HMemoryUtils.trashcanNow. Engine heap size: 6,365 MB. GUI used memory: 87 MB. Current time: 4/25/22, 3:42:56 PM PKT
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 35 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: kmac 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8250.203 ; gain = 0.000 ; free physical = 75358 ; free virtual = 412947 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] 
// Tcl Message: 	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000  	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: ERROR: [Synth 8-439] module 'prim_generic_flop_2sync' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:32] 
// Tcl Message: 	Parameter ResetValue bound to: 1'b0  	Parameter Width bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: ERROR: [Synth 8-478] no matching signal 'p_0' for .* connection [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:32] ERROR: [Synth 8-6156] failed synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13] ERROR: [Synth 8-6156] failed synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26] ERROR: [Synth 8-6156] failed synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] 
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8250.203 ; gain = 0.000 ; free physical = 75432 ; free virtual = 413029 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 4 Infos, 5 Warnings, 0 Critical Warnings and 7 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'el' command handler elapsed time: 7 seconds
dismissDialog("Open Elaborated Design"); // bA
// Elapsed time: 11 seconds
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'prim_generic_flop_2sync' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:32]", 0); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'prim_generic_flop_2sync' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:32]", 0, false, false, false, false, true); // b - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // W
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-439] module 'prim_generic_flop_2sync' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:32]. ]", 2, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv;-;;-;16;-;line;-;32;-;;-;16;-;"); // ah
// WARNING: HEventQueue.dispatchEvent() is taking  2670 ms.
// Elapsed time: 12 seconds
selectCodeEditor("prim_flop_2sync.sv", 572, 394); // be
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
setFileChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 7 seconds
dismissDialog("Add Sources"); // c
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv 
// HMemoryUtils.trashcanNow. Engine heap size: 6,427 MB. GUI used memory: 87 MB. Current time: 4/25/22, 3:44:16 PM PKT
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 44 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: kmac 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8312.254 ; gain = 0.000 ; free physical = 73409 ; free virtual = 412771 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] 
// Tcl Message: 	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000  	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: ERROR: [Synth 8-439] module 'prim_generic_flop' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:25] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9] ERROR: [Synth 8-6156] failed synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13] ERROR: [Synth 8-6156] failed synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26] ERROR: [Synth 8-6156] failed synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] 
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8312.254 ; gain = 0.000 ; free physical = 73458 ; free virtual = 412824 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 5 Infos, 5 Warnings, 0 Critical Warnings and 7 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'el' command handler elapsed time: 7 seconds
dismissDialog("Open Elaborated Design"); // bA
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6156] failed synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]", 1); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-6156] failed synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9]", 1, false, false, false, false, true); // b - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // W
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-439] module 'prim_generic_flop' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:25]. ]", 2, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv;-;;-;16;-;line;-;25;-;;-;16;-;"); // ah
// WARNING: HEventQueue.dispatchEvent() is taking  2192 ms.
// Elapsed time: 38 seconds
selectCodeEditor("prim_generic_flop_2sync.sv", 630, 199); // be
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
setFileChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 7 seconds
dismissDialog("Add Sources"); // c
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv 
// HMemoryUtils.trashcanNow. Engine heap size: 6,463 MB. GUI used memory: 88 MB. Current time: 4/25/22, 3:46:01 PM PKT
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: kmac 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8348.305 ; gain = 0.000 ; free physical = 72468 ; free virtual = 412644 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] 
// Tcl Message: 	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000  	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: 	Parameter InW bound to: 32'sb00000000000000000000000000100000  	Parameter OutW bound to: 32'sb00000000000000000000000001000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv:43] INFO: [Synth 8-6155] done synthesizing module 'prim_edn_req' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] INFO: [Synth 8-6157] synthesizing module 'kmac_entropy' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8] 
// Tcl Message: 	Parameter RndCnstLfsrPerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:291] INFO: [Synth 8-6157] synthesizing module 'prim_double_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9] 
// Tcl Message: 	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000  	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000  	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000  	Parameter StatePermEn bound to: 1'b1  	Parameter StatePerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011  	Parameter NonLinearOut bound to: 1'b1  
// Tcl Message: ERROR: [Synth 8-439] module 'prim_buf' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:47] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000010000010  
// Tcl Message: ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:39] ERROR: [Synth 8-6156] failed synthesizing module 'prim_double_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9] ERROR: [Synth 8-6156] failed synthesizing module 'kmac_entropy' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8] 
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8348.305 ; gain = 0.000 ; free physical = 72417 ; free virtual = 412594 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 20 Infos, 5 Warnings, 0 Critical Warnings and 6 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'el' command handler elapsed time: 6 seconds
dismissDialog("Open Elaborated Design"); // bA
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'prim_buf' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:47]", 0); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'prim_buf' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:47]", 0, false, false, false, false, true); // b - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // W
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
dismissFileChooser();
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 6,483 MB. GUI used memory: 89 MB. Current time: 4/25/22, 3:46:41 PM PKT
// Elapsed time: 11 seconds
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
setFileChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 26 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv 
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: kmac 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8384.320 ; gain = 0.000 ; free physical = 72449 ; free virtual = 412665 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] 
// Tcl Message: 	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000  	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: 	Parameter InW bound to: 32'sb00000000000000000000000000100000  	Parameter OutW bound to: 32'sb00000000000000000000000001000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv:43] INFO: [Synth 8-6155] done synthesizing module 'prim_edn_req' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] INFO: [Synth 8-6157] synthesizing module 'kmac_entropy' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8] 
// Tcl Message: 	Parameter RndCnstLfsrPerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:291] INFO: [Synth 8-6157] synthesizing module 'prim_double_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9] 
// Tcl Message: 	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000  	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000  	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000  	Parameter StatePermEn bound to: 1'b1  	Parameter StatePerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011  	Parameter NonLinearOut bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 130 - type: integer  
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 8384.320 ; gain = 0.000 ; free physical = 72493 ; free virtual = 412713 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 21 Infos, 6 Warnings, 0 Critical Warnings and 8 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'el' command handler elapsed time: 7 seconds
dismissDialog("Open Elaborated Design"); // bA
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'prim_generic_buf' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:31]", 0); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'prim_generic_buf' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:31]", 0, false, false, false, false, true); // b - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // W
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-439] module 'prim_generic_buf' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:31]. ]", 2, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv;-;;-;16;-;line;-;31;-;;-;16;-;"); // ah
// WARNING: HEventQueue.dispatchEvent() is taking  2705 ms.
// Elapsed time: 12 seconds
selectCodeEditor("prim_buf.sv", 599, 221); // be
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
setFileChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 6 seconds
dismissDialog("Add Sources"); // c
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// HMemoryUtils.trashcanNow. Engine heap size: 6,556 MB. GUI used memory: 89 MB. Current time: 4/25/22, 3:47:36 PM PKT
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: kmac 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8442.102 ; gain = 34.754 ; free physical = 72037 ; free virtual = 412627 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] 
// Tcl Message: 	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000  	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: 	Parameter InW bound to: 32'sb00000000000000000000000000100000  	Parameter OutW bound to: 32'sb00000000000000000000000001000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv:43] INFO: [Synth 8-6155] done synthesizing module 'prim_edn_req' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] INFO: [Synth 8-6157] synthesizing module 'kmac_entropy' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8] 
// Tcl Message: 	Parameter RndCnstLfsrPerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:291] INFO: [Synth 8-6157] synthesizing module 'prim_double_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9] 
// Tcl Message: 	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000  	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000  	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000  	Parameter StatePermEn bound to: 1'b1  	Parameter StatePerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011  	Parameter NonLinearOut bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 130 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv:6] INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv:6] INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter StatePermEn bound to: 1 - type: integer  	Parameter StatePerm bound to: 32'sb10001111010011101101001100101011  	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000  	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000  	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000  	Parameter DefaultSeed bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001  	Parameter CustomCoeffs bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000  	Parameter MaxLenSVA bound to: 1'b1  	Parameter LockupSVA bound to: 1'b1  	Parameter ExtSeedSVA bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_double_lfsr' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter ResetValue bound to: 10'b1101110011  
// Tcl Message: ERROR: [Synth 8-439] module 'prim_flop' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:25] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter ResetValue bound to: 10'b1101110011  
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6] ERROR: [Synth 8-6156] failed synthesizing module 'kmac_entropy' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8] 
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 8442.105 ; gain = 34.758 ; free physical = 72089 ; free virtual = 412679 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 30 Infos, 14 Warnings, 0 Critical Warnings and 5 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'el' command handler elapsed time: 6 seconds
dismissDialog("Open Elaborated Design"); // bA
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'prim_flop' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:25]", 0); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'prim_flop' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:25]", 0, false, false, false, false, true); // b - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // W
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-439] module 'prim_flop' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:25]. ]", 2, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv;-;;-;16;-;line;-;25;-;;-;16;-;"); // ah
// WARNING: HEventQueue.dispatchEvent() is taking  2680 ms.
selectCodeEditor("prim_sparse_fsm_flop.sv", 613, 314); // be
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// HMemoryUtils.trashcanNow. Engine heap size: 6,582 MB. GUI used memory: 89 MB. Current time: 4/25/22, 3:48:01 PM PKT
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
setFileChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 6 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: kmac 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8486.125 ; gain = 0.000 ; free physical = 72006 ; free virtual = 412613 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] 
// Tcl Message: 	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000  	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: 	Parameter InW bound to: 32'sb00000000000000000000000000100000  	Parameter OutW bound to: 32'sb00000000000000000000000001000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv:43] INFO: [Synth 8-6155] done synthesizing module 'prim_edn_req' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] INFO: [Synth 8-6157] synthesizing module 'kmac_entropy' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8] 
// Tcl Message: 	Parameter RndCnstLfsrPerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:291] INFO: [Synth 8-6157] synthesizing module 'prim_double_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9] 
// Tcl Message: 	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000  	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000  	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000  	Parameter StatePermEn bound to: 1'b1  	Parameter StatePerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011  	Parameter NonLinearOut bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 130 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv:6] INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv:6] INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter StatePermEn bound to: 1 - type: integer  	Parameter StatePerm bound to: 32'sb10001111010011101101001100101011  	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000  	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000  	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000  	Parameter DefaultSeed bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001  	Parameter CustomCoeffs bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000  	Parameter MaxLenSVA bound to: 1'b1  	Parameter LockupSVA bound to: 1'b1  	Parameter ExtSeedSVA bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_double_lfsr' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter ResetValue bound to: 10'b1101110011  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter ResetValue bound to: 10'b1101110011  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter ResetValue bound to: 10'b1101110011  
// Tcl Message: 	Parameter IsFatal bound to: 0 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_diff_decode.sv:19] 
// Tcl Message: 	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: 	Parameter IsFatal bound to: 1 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_intr_hw.sv:10] INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:577] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b001000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b001000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b001000  
// Tcl Message: 	Parameter EnMasking bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:326] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:326] INFO: [Synth 8-6157] synthesizing module 'prim_slicer' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9] 
// Tcl Message: 	Parameter InW bound to: 32'sb00000000000000000000001000101000  	Parameter OutW bound to: 32'sb00000000000000000000000001000000  	Parameter IndexW bound to: 32'sb00000000000000000000000000000101  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_slicer' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01100  
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter OutSelDnCnt bound to: 1'b0  	Parameter CntStyle bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b00000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b00000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized4' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized2' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_count' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:36] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:406] INFO: [Synth 8-6155] done synthesizing module 'kmac_core' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:8] INFO: [Synth 8-6157] synthesizing module 'sha3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:10] 
// Tcl Message: 	Parameter EnMasking bound to: 1'b1  	Parameter ReuseShare bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3_pkg.sv:170] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b101100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b101100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b101100  
// Tcl Message: 	Parameter EnMasking bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: 	Parameter InW bound to: 32'sb00000000000000000000000101110000  	Parameter OutW bound to: 32'sb00000000000000000000000001000000  	Parameter IndexW bound to: 32'sb00000000000000000000000000000101  
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000011001000000  	Parameter DInWidth bound to: 32'sb00000000000000000000000001000000  	Parameter EnMasking bound to: 1'b1  	Parameter ReuseShare bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b100010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b100010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b100010  
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000011001000000  	Parameter EnMasking bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:98] INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:98] INFO: [Synth 8-6157] synthesizing module 'prim_dom_and_2share' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_dom_and_2share.sv:27] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000101000000  	Parameter EnNegedge bound to: 32'sb00000000000000000000000000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_dom_and_2share' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_dom_and_2share.sv:27] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'keccak_2share' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_count__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:36] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter OutSelDnCnt bound to: 1'b0  	Parameter CntStyle bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_count__parameterized0' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:36] INFO: [Synth 8-6155] done synthesizing module 'keccak_round' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_round.sv:9] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sha3' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:10] 
// Tcl Message: ERROR: [Synth 8-439] module 'tlul_adapter_sram' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:841] 
// Tcl Message: 	Parameter SramAw bound to: 32'sb00000000000000000000000000001001  	Parameter SramDw bound to: 32'sb00000000000000000000000000100000  	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001  	Parameter ByteAccess bound to: 32'sb00000000000000000000000000000001  	Parameter ErrOnRead bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 8486.129 ; gain = 0.004 ; free physical = 72029 ; free virtual = 412635 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 133 Infos, 24 Warnings, 0 Critical Warnings and 3 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'el' command handler elapsed time: 13 seconds
// Elapsed time: 13 seconds
dismissDialog("Open Elaborated Design"); // bA
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'tlul_adapter_sram' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:841]", 0); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'tlul_adapter_sram' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:841]", 0); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'tlul_adapter_sram' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:841]", 0, false, false, false, false, true); // b - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // W
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-439] module 'tlul_adapter_sram' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:841]. ]", 2, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv;-;;-;16;-;line;-;841;-;;-;16;-;"); // ah
// WARNING: HEventQueue.dispatchEvent() is taking  2728 ms.
// Elapsed time: 11 seconds
selectCodeEditor("kmac.sv", 78, 66); // be
selectCodeEditor("kmac.sv", 78, 66, false, false, false, false, true); // be - Double Click
// Elapsed time: 17 seconds
selectCodeEditor("kmac.sv", 499, 288); // be
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectButton("NEXT", "Next >"); // JButton
// [Engine Memory]: 6,643 MB (+25027kb) [00:17:13]
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
// HMemoryUtils.trashcanNow. Engine heap size: 6,677 MB. GUI used memory: 94 MB. Current time: 4/25/22, 3:49:11 PM PKT
setFileChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_sram.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 10 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_sram.sv 
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: kmac 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 6,941 MB. GUI used memory: 91 MB. Current time: 4/25/22, 3:50:00 PM PKT
// [Engine Memory]: 6,982 MB (+7865kb) [00:18:06]
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 0.5s
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 1.4s
// WARNING: HEventQueue.dispatchEvent() is taking  3362 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8562.219 ; gain = 0.000 ; free physical = 67585 ; free virtual = 413633 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'kmac' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_edn_req' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] 
// Tcl Message: 	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000  	Parameter MaxLatency bound to: 32'sb00000000000001111010000100100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_sync_reqack' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sync_reqack.sv:26] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: 	Parameter InW bound to: 32'sb00000000000000000000000000100000  	Parameter OutW bound to: 32'sb00000000000000000000000001000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (5#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer_fifo.sv:43] INFO: [Synth 8-6155] done synthesizing module 'prim_edn_req' (6#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_edn_req.sv:15] INFO: [Synth 8-6157] synthesizing module 'kmac_entropy' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:8] 
// Tcl Message: 	Parameter RndCnstLfsrPerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_entropy.sv:291] INFO: [Synth 8-6157] synthesizing module 'prim_double_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9] 
// Tcl Message: 	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000  	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000  	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000  	Parameter StatePermEn bound to: 1'b1  	Parameter StatePerm bound to: 384'b100000010000100101110000001000100010110110100001101100011011000100011000011101010101000111000011111111111001010001010111010010101001011100001101000101110001101010100100000110010100100011001011111000111010010110000001011001111101001110110100011111000010011010001010110011111100101110110010111110100110001001111011100111000000101000101111110111110101011110001111010011101101001100101011  	Parameter NonLinearOut bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 130 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_buf' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv:6] INFO: [Synth 8-6155] done synthesizing module 'prim_generic_buf' (7#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_buf.sv:6] INFO: [Synth 8-6155] done synthesizing module 'prim_buf' (8#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter StatePermEn bound to: 1 - type: integer  	Parameter StatePerm bound to: 32'sb10001111010011101101001100101011  	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000001000000  	Parameter EntropyDw bound to: 32'b00000000000000000000000001000000  	Parameter StateOutDw bound to: 32'b00000000000000000000000001000000  	Parameter DefaultSeed bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001  	Parameter CustomCoeffs bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000  	Parameter MaxLenSVA bound to: 1'b1  	Parameter LockupSVA bound to: 1'b1  	Parameter ExtSeedSVA bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 64 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_double_lfsr' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_double_lfsr.sv:9] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter ResetValue bound to: 10'b1101110011  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter ResetValue bound to: 10'b1101110011  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter ResetValue bound to: 10'b1101110011  
// Tcl Message: 	Parameter IsFatal bound to: 0 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_diff_decode.sv:19] 
// Tcl Message: 	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: 	Parameter IsFatal bound to: 1 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_intr_hw.sv:10] INFO: [Synth 8-293] found qualifier priority on case statement: implementing as full_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac.sv:577] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b001000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b001000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b001000  
// Tcl Message: 	Parameter EnMasking bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:326] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:326] INFO: [Synth 8-6157] synthesizing module 'prim_slicer' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9] 
// Tcl Message: 	Parameter InW bound to: 32'sb00000000000000000000001000101000  	Parameter OutW bound to: 32'sb00000000000000000000000001000000  	Parameter IndexW bound to: 32'sb00000000000000000000000000000101  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_slicer' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01100  
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter OutSelDnCnt bound to: 1'b0  	Parameter CntStyle bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b00000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b00000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized4' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized2' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_count' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:36] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:406] INFO: [Synth 8-6155] done synthesizing module 'kmac_core' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_core.sv:8] INFO: [Synth 8-6157] synthesizing module 'sha3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:10] 
// Tcl Message: 	Parameter EnMasking bound to: 1'b1  	Parameter ReuseShare bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3_pkg.sv:170] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b101100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b101100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b101100  
// Tcl Message: 	Parameter EnMasking bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: 	Parameter InW bound to: 32'sb00000000000000000000000101110000  	Parameter OutW bound to: 32'sb00000000000000000000000001000000  	Parameter IndexW bound to: 32'sb00000000000000000000000000000101  
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000011001000000  	Parameter DInWidth bound to: 32'sb00000000000000000000000001000000  	Parameter EnMasking bound to: 1'b1  	Parameter ReuseShare bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b100010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b100010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b100010  
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000011001000000  	Parameter EnMasking bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:98] INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:98] INFO: [Synth 8-6157] synthesizing module 'prim_dom_and_2share' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_dom_and_2share.sv:27] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000101000000  	Parameter EnNegedge bound to: 32'sb00000000000000000000000000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_dom_and_2share' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_dom_and_2share.sv:27] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'keccak_2share' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_2share.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_count__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:36] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter OutSelDnCnt bound to: 1'b0  	Parameter CntStyle bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_count__parameterized0' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_count.sv:36] INFO: [Synth 8-6155] done synthesizing module 'keccak_round' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/keccak_round.sv:9] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'sha3' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/sha3.sv:10] INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_sram' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_sram.sv:13] 
// Tcl Message: 	Parameter SramAw bound to: 32'sb00000000000000000000000000001001  	Parameter SramDw bound to: 32'sb00000000000000000000000000100000  	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001  	Parameter ByteAccess bound to: 1'b1  	Parameter ErrOnRead bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err.sv:52] INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000001101  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6] INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000000101  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6] INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000100001  	Parameter Pass bound to: 1'b1  	Parameter Depth bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6] INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_sram' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_sram.sv:13] INFO: [Synth 8-6157] synthesizing module 'kmac_app' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_app.sv:8] 
// Tcl Message: 	Parameter EnMasking bound to: 1'b1  	Parameter SecIdleAcceptSwMsg bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_fixed' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_arbiter_fixed.sv:15] 
// Tcl Message: 	Parameter N bound to: 32'sb00000000000000000000000000000011  	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter EnDataPort bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_fixed' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_arbiter_fixed.sv:15] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter ResetValue bound to: 10'b1011011010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter ResetValue bound to: 10'b1011011010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001010  	Parameter ResetValue bound to: 10'b1011011010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'kmac_app' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_app.sv:8] INFO: [Synth 8-6157] synthesizing module 'kmac_msgfifo' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_msgfifo.sv:10] 
// Tcl Message: 	Parameter OutWidth bound to: 32'sb00000000000000000000000001000000  	Parameter MsgDepth bound to: 32'sb00000000000000000000000000001010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_packer' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_packer.sv:8] 
// Tcl Message: 	Parameter InW bound to: 32'sb00000000000000000000000001000000  	Parameter OutW bound to: 32'sb00000000000000000000000001000000  	Parameter HintByteData bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000001001000  	Parameter Pass bound to: 1'b1  	Parameter Depth bound to: 32'b00000000000000000000000000001010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized2' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_msgfifo.sv:176] INFO: [Synth 8-226] default block is never used [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_msgfifo.sv:176] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'kmac_msgfifo' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_msgfifo.sv:10] INFO: [Synth 8-6157] synthesizing module 'kmac_staterd' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_staterd.sv:8] 
// Tcl Message: 	Parameter AddrW bound to: 32'sb00000000000000000000000000001001  	Parameter EnMasking bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_slicer__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9] 
// Tcl Message: 	Parameter InW bound to: 32'sb00000000000000000000011001000000  	Parameter OutW bound to: 32'sb00000000000000000000000000100000  	Parameter IndexW bound to: 32'sb00000000000000000000000000000110  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_slicer__parameterized1' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_slicer.sv:9] INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_sram__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_sram.sv:13] 
// Tcl Message: 	Parameter SramAw bound to: 32'sb00000000000000000000000000000111  	Parameter SramDw bound to: 32'sb00000000000000000000000000100000  	Parameter Outstanding bound to: 32'sb00000000000000000000000000000001  	Parameter ByteAccess bound to: 1'b1  	Parameter ErrOnWrite bound to: 1'b1  	Parameter ErrOnRead bound to: 1'b0  
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b001101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b001101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b001101  
// Tcl Message: 	Parameter EnableRspIntgGen bound to: 1'b1  	Parameter EnableDataIntgGen bound to: 1'b1  
// Tcl Message: 	Parameter N bound to: 32'b00000000000000000000000000000011  	Parameter HReqPass bound to: 1'b1  	Parameter HRspPass bound to: 1'b1  	Parameter DReqPass bound to: 3'b111  	Parameter DRspPass bound to: 3'b111  	Parameter HReqDepth bound to: 4'b0000  	Parameter HRspDepth bound to: 4'b0000  	Parameter DReqDepth bound to: 12'b000000000000  	Parameter DRspDepth bound to: 12'b000000000000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:9] 
// Tcl Message: 	Parameter ReqPass bound to: 1'b1  	Parameter RspPass bound to: 1'b1  	Parameter ReqDepth bound to: 32'b00000000000000000000000000000000  	Parameter RspDepth bound to: 32'b00000000000000000000000000000000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000001101100  	Parameter Pass bound to: 1'b1  	Parameter Depth bound to: 32'b00000000000000000000000000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized3' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000001000001  	Parameter Pass bound to: 1'b1  	Parameter Depth bound to: 32'b00000000000000000000000000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized4' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync' (42#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:9] INFO: [Synth 8-6157] synthesizing module 'tlul_fifo_sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:9] 
// Tcl Message: 	Parameter ReqPass bound to: 1'b1  	Parameter RspPass bound to: 1'b1  	Parameter ReqDepth bound to: 0 - type: integer  	Parameter RspDepth bound to: 0 - type: integer  	Parameter SpareReqW bound to: 32'b00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000001101101  	Parameter Pass bound to: 1'b1  	Parameter Depth bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized5' (42#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_fifo_sync__parameterized0' (42#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_fifo_sync.sv:9] INFO: [Synth 8-6157] synthesizing module 'tlul_err_resp' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err_resp.sv:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_err_resp' (43#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_err_resp.sv:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_socket_1n' (44#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_socket_1n.sv:35] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_reg_top.sv:121] INFO: [Synth 8-6157] synthesizing module 'tlul_adapter_reg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_reg.sv:10] 
// Tcl Message: 	Parameter RegAw bound to: 32'sb00000000000000000000000000001100  	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000  	Parameter RegDw bound to: 32'sb00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (45#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/tlul_adapter_reg.sv:10] INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b011  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (46#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (46#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (47#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_shadow.sv:8] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_arb.sv:3] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (48#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_arb.sv:3] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (48#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_shadow.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_shadow.sv:8] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000011  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_arb.sv:3] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000011  	Parameter SWACCESS bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized0' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_arb.sv:3] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000011  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 3'b111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000011  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow__parameterized0' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_shadow.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_shadow.sv:8] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000010  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 2'b00  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_arb.sv:3] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000010  	Parameter SWACCESS bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb__parameterized1' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_arb.sv:3] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000010  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7] INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000010  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 2'b00  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow__parameterized1' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_shadow.sv:8] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000101  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/prim_subreg_ext.sv:7] INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/rtl/kmac_reg_top.sv:2406] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 8562.219 ; gain = 0.000 ; free physical = 67087 ; free virtual = 413570 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 8562.219 ; gain = 0.000 ; free physical = 66576 ; free virtual = 413581 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 8562.219 ; gain = 0.000 ; free physical = 66576 ; free virtual = 413581 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 8562.219 ; gain = 0.000 ; free physical = 66378 ; free virtual = 413473 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8777.707 ; gain = 0.000 ; free physical = 66133 ; free virtual = 413282 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// HMemoryUtils.trashcanNow. Engine heap size: 7,170 MB. GUI used memory: 119 MB. Current time: 4/25/22, 3:50:05 PM PKT
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 9535.527 ; gain = 973.309 ; free physical = 65913 ; free virtual = 413089 
// Tcl Message: 260 Infos, 159 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 9535.527 ; gain = 973.309 ; free physical = 65912 ; free virtual = 413088 
// 'el' command handler elapsed time: 30 seconds
// Elapsed time: 31 seconds
dismissDialog("Open Elaborated Design"); // bA
// [GUI Memory]: 174 MB (+12772kb) [00:18:28]
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 18, false); // n
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 36 
// Tcl Message: [Mon Apr 25 15:50:28 2022] Launched synth_1... Run output will be captured here: /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/project_1/project_1.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bA
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 1203 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs impl_1 -jobs 36 
// Tcl Message: [Mon Apr 25 16:10:32 2022] Launched impl_1... Run output will be captured here: /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/kmac/project_1/project_1.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bA
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 121 MB. Current time: 4/25/22, 4:20:06 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 111 MB. Current time: 4/25/22, 4:50:06 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/25/22, 5:20:06 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/25/22, 5:50:06 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/25/22, 6:20:06 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/25/22, 6:50:06 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/25/22, 7:20:07 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/25/22, 7:50:06 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/25/22, 8:20:06 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/25/22, 8:50:07 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/25/22, 9:20:07 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/25/22, 9:50:07 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/25/22, 10:20:07 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/25/22, 10:50:07 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/25/22, 11:20:07 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/25/22, 11:50:07 PM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 12:20:07 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 12:50:07 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 1:20:07 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 1:50:07 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 2:20:07 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 2:50:07 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 3:20:07 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 3:50:07 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 4:20:07 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 4:50:08 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 5:20:08 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 5:50:08 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 6:20:08 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 6:50:08 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 7:20:08 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 7:50:08 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 8:20:08 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 8:50:08 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 9:20:08 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 7,164 MB. GUI used memory: 109 MB. Current time: 4/26/22, 9:50:08 AM PKT
// Elapsed time: 64539 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Implementation Failed"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Close Project"); // A
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 7,144 MB. GUI used memory: 104 MB. Current time: 4/26/22, 10:06:16 AM PKT
// Engine heap size: 7,120 MB. GUI used memory: 111 MB. Current time: 4/26/22, 10:06:16 AM PKT
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_project 
dismissDialog("Close Project"); // bA
selectButton(PAResourceEtoH.GettingStartedView_OPEN_PROJECT, "Open Project"); // y
// Run Command: PAResourceCommand.PACommandNames_OPEN_PROJECT
dismissFileChooser();
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // y
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // s
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl");
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
String[] filenames16706 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_fsm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_intr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/ast_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/top_pkg.sv"};
setFileChooser(filenames16706);
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // q
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // q
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0 ;  ;  ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // r
selectButton("NEXT", "Next >"); // JButton
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/project_1 -part xc7a100tfgg676-1 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1209 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 35 seconds
dismissDialog("Create Project"); // bA
dismissDialog("New Project"); // f
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sec_anchor_buf (prim_sec_anchor_buf.sv)]", 2, true); // D - Node
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sec_anchor_buf (prim_sec_anchor_buf.sv)]", 2); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sec_anchor_buf (prim_sec_anchor_buf.sv), u_secure_anchor_buf : prim_buf (prim_buf.sv)]", 3); // D
// TclEventType: FILE_SET_CHANGE
// Run Command: RDIResourceCommand.RDICommands_RESET_LAYOUT
// RDIResource.RDIViews_PROPERTIES: Source File Properties: close view
// Elapsed time: 52 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_ctrl (adc_ctrl.sv)]", 1, true); // D - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_ctrl (adc_ctrl.sv)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adc_ctrl (adc_ctrl.sv)]", 1, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceQtoS.SrcMenu_SET_FILE_TYPE, "Set File Type..."); // ao
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Set Type"); // ac
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sec_anchor_buf (prim_sec_anchor_buf.sv), u_secure_anchor_buf : prim_buf (prim_buf.sv)]", 6, true); // D - Node
// Elapsed time: 51 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: adc_ctrl 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: ERROR: [Runs 36-287] File does not exist or is not accessible:'/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv' ERROR: [Runs 36-287] File does not exist or is not accessible:'/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv' ERROR: [Synth 8-1769] cannot open verilog file /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv 
// Tcl Message: Failed to read verilog '/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv' 
// Tcl Message: 0 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'el' command handler elapsed time: 7 seconds
dismissDialog("Open Elaborated Design"); // bA
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Runs 36-287] File does not exist or is not accessible:'/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv'", 0); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Runs 36-287] File does not exist or is not accessible:'/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv'", 0, false, false, false, false, true); // b - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // W
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 21 seconds
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
setFileChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 29 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_buf.sv 
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: adc_ctrl 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: ERROR: [Runs 36-287] File does not exist or is not accessible:'/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv' 
// Tcl Message: ERROR: [Synth 8-1769] cannot open verilog file /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv 
// Tcl Message: Failed to read verilog '/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv' 
// Tcl Message: 0 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'el' command handler elapsed time: 6 seconds
dismissDialog("Open Elaborated Design"); // bA
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Runs 36-287] File does not exist or is not accessible:'/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv'", 0); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Runs 36-287] File does not exist or is not accessible:'/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv'", 0, false, false, false, false, true); // b - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // W
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sec_anchor_buf (prim_sec_anchor_buf.sv)]", 5, true); // D - Node
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 26 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
setFileChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 9 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_buf.sv 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: adc_ctrl 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 6,847 MB. GUI used memory: 90 MB. Current time: 4/26/22, 10:11:10 AM PKT
// TclEventType: DESIGN_NEW
// DeviceModel: Load Xgds SwingWorker Join Forever elapsed time: 0.6s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1151 ms.
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25447 ; free virtual = 406892 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'adc_ctrl' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_alert_sender.sv:32] 
// Tcl Message: 	Parameter IsFatal bound to: 1'b1  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_diff_decode.sv:19] 
// Tcl Message: 	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop_2sync.sv:9] INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_flop_2sync.sv:13] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: 	Parameter EnableRspIntgGen bound to: 1'b1  	Parameter EnableDataIntgGen bound to: 1'b1  
// Tcl Message: 	Parameter RegAw bound to: 32'sb00000000000000000000000000000111  	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000  	Parameter RegDw bound to: 32'sb00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_err.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_err.sv:52] INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/tlul_err.sv:7] 
// Tcl Message: 	Parameter DataWidth bound to: 32'sb00000000000000000000000000000010  	Parameter ResetVal bound to: 2'b00  	Parameter BitMask bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8] 
// Tcl Message: 	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000  	Parameter ResetVal bound to: 409696 - type: integer  	Parameter BitMask bound to: -15 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized0' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8] 
// Tcl Message: 	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000  	Parameter ResetVal bound to: 8'b00000100  	Parameter BitMask bound to: 8'b11111111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8] 
// Tcl Message: 	Parameter DataWidth bound to: 32'sb00000000000000000000000000010000  	Parameter ResetVal bound to: 16'b0000000010011011  	Parameter BitMask bound to: 16'b1111111111111111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8] 
// Tcl Message: 	Parameter DataWidth bound to: 32'sb00000000000000000000000000000001  	Parameter ResetVal bound to: 1'b0  	Parameter BitMask bound to: 1'b1  
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8] 
// Tcl Message: 	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000  	Parameter ResetVal bound to: 0 - type: integer  	Parameter BitMask bound to: -1879302148 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized4' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8] 
// Tcl Message: 	Parameter DataWidth bound to: 32'sb00000000000000000000000000011100  	Parameter ResetVal bound to: 28'b0000000000000000000000000000  	Parameter BitMask bound to: 28'b1111111111110000111111111111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized5' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8] 
// Tcl Message: 	Parameter DataWidth bound to: 32'sb00000000000000000000000000001000  	Parameter ResetVal bound to: 8'b00000000  	Parameter BitMask bound to: 8'b11111111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized6' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_reg_cdc.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b011  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000100  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 4'b0110  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000011000  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 24'b000000000000011001000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001000  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 8'b00000100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000010000  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 16'b0000000010011011  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001010  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000010  	Parameter SWACCESS bound to: 3'b001  	Parameter RESVAL bound to: 2'b00  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001010  	Parameter SWACCESS bound to: 3'b001  	Parameter RESVAL bound to: 10'b0000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001000  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 8'b00000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized9' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001000  	Parameter SWACCESS bound to: 3'b011  	Parameter RESVAL bound to: 8'b00000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized9' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized10' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001001  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 9'b000000000  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/prim_intr_hw.sv:10] INFO: [Synth 8-6155] done synthesizing module 'adc_ctrl_intr' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_intr.sv:7] INFO: [Synth 8-6155] done synthesizing module 'adc_ctrl_core' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl_core.sv:7] INFO: [Synth 8-6155] done synthesizing module 'adc_ctrl' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/adc_ctrl/rtl/adc_ctrl.sv:8] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25471 ; free virtual = 406917 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25515 ; free virtual = 406966 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25515 ; free virtual = 406966 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25467 ; free virtual = 406953 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25399 ; free virtual = 406889 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25370 ; free virtual = 406859 
// Tcl Message: 112 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 25370 ; free virtual = 406859 
// 'el' command handler elapsed time: 15 seconds
// Elapsed time: 15 seconds
dismissDialog("Open Elaborated Design"); // bA
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Close Project"); // A
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 6,848 MB. GUI used memory: 111 MB. Current time: 4/26/22, 10:11:20 AM PKT
// Engine heap size: 6,827 MB. GUI used memory: 129 MB. Current time: 4/26/22, 10:11:20 AM PKT
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_project 
dismissDialog("Close Project"); // bA
// WARNING: HEventQueue.dispatchEvent() is taking  1001 ms.
// Elapsed time: 15 seconds
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // y
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // s
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes");
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
String[] filenames29306 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_n.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm_n.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm_p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctrl_reg_shadowed.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_columns.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_mix_single_column.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_clearing.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_masking.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reduced_round.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_status.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_canright.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_canright_masked.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_canright_masked_noreuse.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_canright_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_lut.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_shift_rows.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_wrap.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/edn_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/entropy_src_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/keymgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/keymgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_xor2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sync_reqack_data.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_xor2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_cmd_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/top_pkg.sv"};
setFileChooser(filenames29306);
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // q
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // q
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0 ;  ;  ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // r
selectButton("NEXT", "Next >"); // JButton
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1223 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/project_1 -part xc7a100tfgg676-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 35 seconds
dismissDialog("Create Project"); // bA
dismissDialog("New Project"); // f
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 63 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, aes_dom_dep_mul_gf2pn_unopt (aes_sbox_dom.sv)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, aes_dom_dep_mul_gf2pn_unopt (aes_sbox_dom.sv)]", 2, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, aes (aes.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, aes (aes.sv)]", 3, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, aes (aes.sv)]", 3, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceCommand.PACommandNames_SET_GLOBAL_INCLUDE, "Set Global Include"); // ao
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ao
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top aes [current_fileset] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 46 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, aes_reduced_round (aes_reduced_round.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, aes_reduced_round (aes_reduced_round.sv)]", 3, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reduced_round.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reduced_round.sv 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 37 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sec_anchor_buf (prim_sec_anchor_buf.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sec_anchor_buf (prim_sec_anchor_buf.sv)]", 3, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sec_anchor_buf.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sec_anchor_buf.sv 
// Elapsed time: 144 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: aes 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 21427 ; free virtual = 405954 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:9] INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32] 
// Tcl Message: 	Parameter IsFatal bound to: 0 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:19] 
// Tcl Message: 	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: 	Parameter IsFatal bound to: 1 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: 	Parameter EnableRspIntgGen bound to: 1'b1  	Parameter EnableDataIntgGen bound to: 1'b1  
// Tcl Message: 	Parameter RegAw bound to: 32'sb00000000000000000000000000001000  	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000  	Parameter RegDw bound to: 32'sb00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:52] INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:10] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000110  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000011  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b101  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b001  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1361] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_reg_top' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lc_sync.sv:12] 
// Tcl Message: 	Parameter NumCopies bound to: 32'sb00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000100000  	Parameter DataSrc2Dst bound to: 1'b0  	Parameter DataReg bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_sel_buf_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13] 
// Tcl Message: 	Parameter Num bound to: 32'sb00000000000000000000000000000010  	Parameter Width bound to: 32'sb00000000000000000000000000000011  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:54] INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13] INFO: [Synth 8-6157] synthesizing module 'aes_prng_clearing' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_clearing.sv:12] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter Width bound to: 19 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:8] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:80] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01110  
// Tcl Message: 	Parameter Width bound to: 22 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm_p' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:10] INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm_n' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:14] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_prng_masking' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_masking.sv:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b01110100111100010111000100111010  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized0' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b11000011001011010101100000001111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized1' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b01000111010000111011001111000111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized2' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b00100011110001011010010011001111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized3' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b00001100000100110010101101010111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: 	Parameter Width bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized3' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:265] INFO: [Synth 8-6157] synthesizing module 'aes_sub_bytes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:7] 
// Tcl Message: 	Parameter SBoxImpl bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:8] 
// Tcl Message: 	Parameter SBoxImpl bound to: 4 - type: integer  
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'aes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:9] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 21476 ; free virtual = 405995 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 156 Infos, 19 Warnings, 0 Critical Warnings and 9 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'el' command handler elapsed time: 9 seconds
dismissDialog("Open Elaborated Design"); // bA
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'aes_sbox_dom' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:65]", 0); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'aes_sbox_dom' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:65]", 0, false, false, false, false, true); // b - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // W
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Vivado Commands, General Messages, [Synth 8-439] module 'aes_sbox_dom' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:65]. ]", 2, false); // ah
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv;-;;-;16;-;line;-;65;-;;-;16;-;"); // ah
// WARNING: HEventQueue.dispatchEvent() is taking  2182 ms.
// Elapsed time: 50 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
// Elapsed time: 13 seconds
setFileChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 16 seconds
dismissDialog("Add Sources"); // c
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: aes 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22347 ; free virtual = 406762 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:9] INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32] 
// Tcl Message: 	Parameter IsFatal bound to: 0 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:19] 
// Tcl Message: 	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: 	Parameter IsFatal bound to: 1 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: 	Parameter EnableRspIntgGen bound to: 1'b1  	Parameter EnableDataIntgGen bound to: 1'b1  
// Tcl Message: 	Parameter RegAw bound to: 32'sb00000000000000000000000000001000  	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000  	Parameter RegDw bound to: 32'sb00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:52] INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:10] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000110  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000011  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b101  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b001  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1361] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_reg_top' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lc_sync.sv:12] 
// Tcl Message: 	Parameter NumCopies bound to: 32'sb00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000100000  	Parameter DataSrc2Dst bound to: 1'b0  	Parameter DataReg bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_sel_buf_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13] 
// Tcl Message: 	Parameter Num bound to: 32'sb00000000000000000000000000000010  	Parameter Width bound to: 32'sb00000000000000000000000000000011  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:54] INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13] INFO: [Synth 8-6157] synthesizing module 'aes_prng_clearing' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_clearing.sv:12] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter Width bound to: 19 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:8] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:80] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01110  
// Tcl Message: 	Parameter Width bound to: 22 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm_p' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:10] INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm_n' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:14] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_prng_masking' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_masking.sv:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b01110100111100010111000100111010  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized0' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b11000011001011010101100000001111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized1' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b01000111010000111011001111000111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized2' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b00100011110001011010010011001111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized3' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b00001100000100110010101101010111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: 	Parameter Width bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized3' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:265] INFO: [Synth 8-6157] synthesizing module 'aes_sub_bytes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:7] 
// Tcl Message: 	Parameter SBoxImpl bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:8] 
// Tcl Message: 	Parameter SBoxImpl bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_sbox_dom' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:982] INFO: [Synth 8-6157] synthesizing module 'aes_dom_inverse_gf2p8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:794] 
// Tcl Message: 	Parameter PipelineMul bound to: 1'b1  
// Tcl Message: ERROR: [Synth 8-439] module 'prim_flop_en' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:844] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000010000  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'aes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:9] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22362 ; free virtual = 406777 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 158 Infos, 19 Warnings, 0 Critical Warnings and 11 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'el' command handler elapsed time: 9 seconds
// Elapsed time: 10 seconds
dismissDialog("Open Elaborated Design"); // bA
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'prim_flop_en' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:844]", 0); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'prim_flop_en' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:844]", 0, false, false, false, false, true); // b - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // W
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 56 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
setFileChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 9 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: aes 
// TclEventType: ELABORATE_FAIL
// TclEventType: DESIGN_NEW_FAILED
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22247 ; free virtual = 406698 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:9] INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32] 
// Tcl Message: 	Parameter IsFatal bound to: 0 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:19] 
// Tcl Message: 	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: 	Parameter IsFatal bound to: 1 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: 	Parameter EnableRspIntgGen bound to: 1'b1  	Parameter EnableDataIntgGen bound to: 1'b1  
// Tcl Message: 	Parameter RegAw bound to: 32'sb00000000000000000000000000001000  	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000  	Parameter RegDw bound to: 32'sb00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:52] INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:10] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000110  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000011  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b101  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b001  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1361] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_reg_top' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lc_sync.sv:12] 
// Tcl Message: 	Parameter NumCopies bound to: 32'sb00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000100000  	Parameter DataSrc2Dst bound to: 1'b0  	Parameter DataReg bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_sel_buf_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13] 
// Tcl Message: 	Parameter Num bound to: 32'sb00000000000000000000000000000010  	Parameter Width bound to: 32'sb00000000000000000000000000000011  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:54] INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13] INFO: [Synth 8-6157] synthesizing module 'aes_prng_clearing' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_clearing.sv:12] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter Width bound to: 19 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:8] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:80] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01110  
// Tcl Message: 	Parameter Width bound to: 22 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm_p' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:10] INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm_n' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:14] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_prng_masking' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_masking.sv:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b01110100111100010111000100111010  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized0' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b11000011001011010101100000001111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized1' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b01000111010000111011001111000111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized2' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b00100011110001011010010011001111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized3' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b00001100000100110010101101010111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: 	Parameter Width bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized3' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:265] INFO: [Synth 8-6157] synthesizing module 'aes_sub_bytes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:7] 
// Tcl Message: 	Parameter SBoxImpl bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:8] 
// Tcl Message: 	Parameter SBoxImpl bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_sbox_dom' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:982] INFO: [Synth 8-6157] synthesizing module 'aes_dom_inverse_gf2p8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:794] 
// Tcl Message: 	Parameter PipelineMul bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_en' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000010000  	Parameter ResetValue bound to: 16'b0000000000000000  
// Tcl Message: ERROR: [Synth 8-439] module 'prim_generic_flop_en' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:43] 
// Tcl Message: 	Parameter ResetValue bound to: 16'b0000000000000000  	Parameter Width bound to: 32'sb00000000000000000000000000010000  
// Tcl Message: ERROR: [Synth 8-6156] failed synthesizing module 'aes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:9] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22255 ; free virtual = 406697 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: 159 Infos, 20 Warnings, 0 Critical Warnings and 13 Errors encountered. synth_design failed 
// Tcl Message: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details  
// 'el' command handler elapsed time: 10 seconds
// Elapsed time: 10 seconds
dismissDialog("Open Elaborated Design"); // bA
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'prim_generic_flop_en' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:43]", 0); // b
selectList(PAResourceAtoD.CmdMsgDialog_MESSAGES, "[Synth 8-439] module 'prim_generic_flop_en' not found [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:43]", 0, false, false, false, false, true); // b - Double Click
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Critical Messages"); // W
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 38 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // D
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
setFileChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv");
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 8 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: add_files -norecurse /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv 
// [GUI Memory]: 185 MB (+1661kb) [18:49:28]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, aes_dom_dep_mul_gf2pn_unopt (aes_sbox_dom.sv)]", 85, true); // D - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: aes 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 7,052 MB. GUI used memory: 101 MB. Current time: 4/26/22, 10:21:56 AM PKT
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 1.2s
// WARNING: HEventQueue.dispatchEvent() is taking  1258 ms.
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22260 ; free virtual = 406703 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes.sv:9] INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_alert_sender.sv:32] 
// Tcl Message: 	Parameter IsFatal bound to: 0 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_diff_decode.sv:19] 
// Tcl Message: 	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: 	Parameter IsFatal bound to: 1 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: 	Parameter EnableRspIntgGen bound to: 1'b1  	Parameter EnableDataIntgGen bound to: 1'b1  
// Tcl Message: 	Parameter RegAw bound to: 32'sb00000000000000000000000000001000  	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000  	Parameter RegDw bound to: 32'sb00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:52] INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_err.sv:7] 
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/tlul_adapter_reg.sv:10] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000110  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000011  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_shadow' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_subreg_arb' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_arb' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_arb.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_shadow' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg_shadow.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b101  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b001  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_subreg.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:1361] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_reg_top' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_reg_top.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lc_sync.sv:12] 
// Tcl Message: 	Parameter NumCopies bound to: 32'sb00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000100000  	Parameter DataSrc2Dst bound to: 1'b0  	Parameter DataReg bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_sel_buf_chk' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13] 
// Tcl Message: 	Parameter Num bound to: 32'sb00000000000000000000000000000010  	Parameter Width bound to: 32'sb00000000000000000000000000000011  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:54] INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13] INFO: [Synth 8-6157] synthesizing module 'aes_prng_clearing' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_clearing.sv:12] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_lfsr' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter Width bound to: 19 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:8] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm.sv:80] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b01110  
// Tcl Message: 	Parameter Width bound to: 22 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_ctr_fsm_p' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_p.sv:10] INFO: [Synth 8-6157] synthesizing module 'aes_ctr_fsm_n' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_ctr_fsm_n.sv:14] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_prng_masking' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_prng_masking.sv:22] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b01110100111100010111000100111010  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized0' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b11000011001011010101100000001111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized1' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b01000111010000111011001111000111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized2' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b00100011110001011010010011001111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_lfsr__parameterized3' (34#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] INFO: [Synth 8-6157] synthesizing module 'prim_lfsr__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_lfsr.sv:28] 
// Tcl Message: 	Parameter LfsrType bound to: GAL_XOR - type: string  	Parameter LfsrDw bound to: 32'b00000000000000000000000000100000  	Parameter StateOutDw bound to: 32'b00000000000000000000000000100000  	Parameter DefaultSeed bound to: 32'b00001100000100110010101101010111  	Parameter StatePermEn bound to: 1'b0  
// Tcl Message: 	Parameter Width bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized3' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:265] INFO: [Synth 8-6157] synthesizing module 'aes_sub_bytes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sub_bytes.sv:7] 
// Tcl Message: 	Parameter SBoxImpl bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox.sv:8] 
// Tcl Message: 	Parameter SBoxImpl bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_sbox_dom' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:982] INFO: [Synth 8-6157] synthesizing module 'aes_dom_inverse_gf2p8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:794] 
// Tcl Message: 	Parameter PipelineMul bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_en' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000010000  	Parameter ResetValue bound to: 16'b0000000000000000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_en' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000010000  	Parameter ResetValue bound to: 16'b0000000000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_en' (39#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv:6] INFO: [Synth 8-6155] done synthesizing module 'prim_flop_en' (40#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:16] INFO: [Synth 8-6157] synthesizing module 'prim_flop_en__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001000  	Parameter ResetValue bound to: 8'b00000000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_en__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001000  	Parameter ResetValue bound to: 8'b00000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_en__parameterized0' (40#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv:6] INFO: [Synth 8-6155] done synthesizing module 'prim_flop_en__parameterized0' (40#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:16] INFO: [Synth 8-6157] synthesizing module 'aes_dom_dep_mul_gf2pn' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:319] 
// Tcl Message: 	Parameter NPower bound to: 32'b00000000000000000000000000000100  	Parameter Pipeline bound to: 1'b1  	Parameter PreDomIndep bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized4' (40#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_dom_dep_mul_gf2pn' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:319] INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized5' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_dom_inverse_gf2p4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:581] 
// Tcl Message: 	Parameter PipelineMul bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_en__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_en__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_en__parameterized1' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop_en.sv:6] INFO: [Synth 8-6155] done synthesizing module 'prim_flop_en__parameterized1' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop_en.sv:16] INFO: [Synth 8-6157] synthesizing module 'aes_dom_dep_mul_gf2pn__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:319] 
// Tcl Message: 	Parameter NPower bound to: 32'b00000000000000000000000000000010  	Parameter Pipeline bound to: 1'b1  	Parameter PreDomIndep bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized6' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_dom_dep_mul_gf2pn__parameterized0' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:319] INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized7' (41#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_dom_inverse_gf2p4' (42#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:581] INFO: [Synth 8-6157] synthesizing module 'aes_dom_indep_mul_gf2pn' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:64] 
// Tcl Message: 	Parameter NPower bound to: 32'b00000000000000000000000000000100  	Parameter Pipeline bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_dom_indep_mul_gf2pn' (43#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:64] INFO: [Synth 8-6155] done synthesizing module 'aes_dom_inverse_gf2p8' (44#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sbox_dom.sv:794] INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001000  	Parameter ResetValue bound to: 8'b00000000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001000  	Parameter ResetValue bound to: 8'b00000000  
// Tcl Message: 	Parameter AES192Enable bound to: 1'b1  	Parameter Masking bound to: 1'b1  	Parameter SBoxImpl bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_key_expand' (48#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_key_expand.sv:8] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:505] INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control.sv:10] 
// Tcl Message: 	Parameter Masking bound to: 1'b1  	Parameter SBoxImpl bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm_p' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_p.sv:10] 
// Tcl Message: 	Parameter Masking bound to: 1'b1  	Parameter SBoxImpl bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized8' (48#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm.sv:10] 
// Tcl Message: 	Parameter Masking bound to: 1'b1  	Parameter SBoxImpl bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm.sv:180] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b001001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b001001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b001001  
// Tcl Message: 	Parameter Width bound to: 48 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized9' (49#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm_p' (50#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_p.sv:10] INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm_n' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_n.sv:14] 
// Tcl Message: 	Parameter Masking bound to: 1'b1  	Parameter SBoxImpl bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm_n' (51#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control_fsm_n.sv:14] INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000011  	Parameter ResetValue bound to: 3'b100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000011  	Parameter ResetValue bound to: 3'b100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized5' (51#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_generic_flop.sv:6] INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized2' (51#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/prim_flop.sv:16] INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control' (52#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_control.sv:10] 
// Tcl Message: 	Parameter Num bound to: 32'sb00000000000000000000000000000011  	Parameter Width bound to: 32'sb00000000000000000000000000000101  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:69] INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk__parameterized0' (52#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13] 
// Tcl Message: 	Parameter Num bound to: 32'sb00000000000000000000000000000100  	Parameter Width bound to: 32'sb00000000000000000000000000000101  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:85] INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk__parameterized1' (52#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:13] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_core' (53#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_cipher_core.sv:94] INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_core.sv:480] 
// Tcl Message: 	Parameter AES192Enable bound to: 1'b1  	Parameter SecAllowForcingMasks bound to: 1'b0  
// Tcl Message: 	Parameter Masking bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_control_fsm.sv:338] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b111100  	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b111100  	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b111100  	Parameter Width bound to: 32'sb00000000000000000000000000010000  	Parameter Width bound to: 32'sb00000000000000000000000000001000  	Parameter Width bound to: 79 - type: integer  
// Tcl Message: 	Parameter Masking bound to: 1'b1  
// Tcl Message: 	Parameter Num bound to: 32'sb00000000000000000000000000000110  	Parameter Width bound to: 32'sb00000000000000000000000000000110  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aes/rtl/aes_sel_buf_chk.sv:102] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22252 ; free virtual = 406687 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22270 ; free virtual = 406705 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22270 ; free virtual = 406705 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22260 ; free virtual = 406695 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22168 ; free virtual = 406603 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22075 ; free virtual = 406510 
// Tcl Message: 256 Infos, 168 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22075 ; free virtual = 406510 
// 'el' command handler elapsed time: 24 seconds
// Elapsed time: 24 seconds
dismissDialog("Open Elaborated Design"); // bA
// Elapsed time: 13 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Close Project"); // A
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 7,051 MB. GUI used memory: 119 MB. Current time: 4/26/22, 10:22:16 AM PKT
// Engine heap size: 7,032 MB. GUI used memory: 137 MB. Current time: 4/26/22, 10:22:16 AM PKT
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_project 
dismissDialog("Close Project"); // bA
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // y
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // s
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer");
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
String[] filenames17995 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/lc_ctrl_state_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/top_pkg.sv"};
setFileChooser(filenames17995);
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // q
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // q
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0 ;  ;  ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // r
selectButton("NEXT", "Next >"); // JButton
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1343 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/project_1 -part xc7a100tfgg676-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 34 seconds
dismissDialog("Create Project"); // bA
dismissDialog("New Project"); // f
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 19 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, aon_timer (aon_timer.sv)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_flop (prim_flop.sv)]", 10, true); // D - Node
// RDIResource.RDIViews_PROPERTIES: Source File Properties: close view
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, aon_timer (aon_timer.sv), u_sync_sleep_mode : prim_flop_2sync (prim_flop_2sync.sv)]", 2); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, aon_timer (aon_timer.sv), u_sync_sleep_mode : prim_flop_2sync (prim_flop_2sync.sv), gen_generic.u_impl_generic : prim_generic_flop_2sync (prim_generic_flop_2sync.sv)]", 3); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, aon_timer (aon_timer.sv), u_reg : aon_timer_reg_top (aon_timer_reg_top.sv)]", 6); // D
// Elapsed time: 10 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_flop (prim_flop.sv)]", 41); // D
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_flop (prim_flop.sv)]", 41, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_flop (prim_flop.sv)]", 41, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop.sv 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sec_anchor_buf (prim_sec_anchor_buf.sv)]", 41, true); // D - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sec_anchor_buf (prim_sec_anchor_buf.sv)]", 41); // D
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sec_anchor_buf (prim_sec_anchor_buf.sv)]", 41, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_sec_anchor_buf.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_sec_anchor_buf.sv 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: aon_timer 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 6,929 MB. GUI used memory: 100 MB. Current time: 4/26/22, 10:24:46 AM PKT
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1105 ms.
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22208 ; free virtual = 406632 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aon_timer' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_alert_sender.sv:32] 
// Tcl Message: 	Parameter IsFatal bound to: 1'b1  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_diff_decode.sv:19] 
// Tcl Message: 	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop_2sync.sv:9] 
// TclEventType: CURR_DESIGN_SET
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: 	Parameter EnableRspIntgGen bound to: 1'b1  	Parameter EnableDataIntgGen bound to: 1'b1  
// Tcl Message: 	Parameter RegAw bound to: 32'sb00000000000000000000000000000110  	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000  	Parameter RegDw bound to: 32'sb00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_err.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_err.sv:52] INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/tlul_err.sv:7] 
// Tcl Message: 	Parameter DataWidth bound to: 32'sb00000000000000000000000000001101  	Parameter ResetVal bound to: 13'b0000000000000  	Parameter BitMask bound to: 13'b1111111111111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv:8] 
// Tcl Message: 	Parameter DataWidth bound to: 32'sb00000000000000000000000000100000  	Parameter ResetVal bound to: 0 - type: integer  	Parameter BitMask bound to: -1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized0' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv:8] 
// Tcl Message: 	Parameter DataWidth bound to: 32'sb00000000000000000000000000000010  	Parameter ResetVal bound to: 2'b00  	Parameter BitMask bound to: 2'b11  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized1' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_reg_cdc__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv:8] 
// Tcl Message: 	Parameter DataWidth bound to: 32'sb00000000000000000000000000000001  	Parameter ResetVal bound to: 1'b0  	Parameter BitMask bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_reg_cdc__parameterized2' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_reg_cdc.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001100  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 12'b000000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b101  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b011  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b101  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: 	Parameter NumCopies bound to: 32'sb00000000000000000000000000000011  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0110  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/prim_intr_hw.sv:10] INFO: [Synth 8-6155] done synthesizing module 'aon_timer' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/aon_timer/rtl/aon_timer.sv:7] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22240 ; free virtual = 406641 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22251 ; free virtual = 406653 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22251 ; free virtual = 406653 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22245 ; free virtual = 406647 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22184 ; free virtual = 406586 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22142 ; free virtual = 406547 
// Tcl Message: 95 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 22142 ; free virtual = 406547 
// 'el' command handler elapsed time: 13 seconds
// Elapsed time: 13 seconds
dismissDialog("Open Elaborated Design"); // bA
// Elapsed time: 25 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Close Project"); // A
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 6,929 MB. GUI used memory: 120 MB. Current time: 4/26/22, 10:25:15 AM PKT
// Engine heap size: 6,911 MB. GUI used memory: 138 MB. Current time: 4/26/22, 10:25:16 AM PKT
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_project 
dismissDialog("Close Project"); // bA
// WARNING: HEventQueue.dispatchEvent() is taking  1001 ms.
// Elapsed time: 17 seconds
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // y
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // s
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr");
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
String[] filenames2600 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_byp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_clk_status.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_root_ctrl.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_clock_gating.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_clock_gating_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_clock_gating.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_xor2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_lc_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_mubi4_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_mubi4_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_xor2.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/pwrmgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/pwrmgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/top_pkg.sv"};
setFileChooser(filenames2600);
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // q
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // q
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0 ;  ;  ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // r
selectButton("NEXT", "Next >"); // JButton
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/project_1 -part xc7a100tfgg676-1 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1174 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 38 seconds
dismissDialog("Create Project"); // bA
dismissDialog("New Project"); // f
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clkmgr (clkmgr.sv)]", 1); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clkmgr (clkmgr.sv), u_reg : clkmgr_reg_top (clkmgr_reg_top.sv)]", 2); // D
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clkmgr_byp (clkmgr_byp.sv)]", 24, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clkmgr_byp (clkmgr_byp.sv)]", 24, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_byp.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_byp.sv 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 17 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_alert_sender (prim_alert_sender.sv)]", 24, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_alert_sender.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_alert_sender.sv 
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clkmgr_root_ctrl (clkmgr_root_ctrl.sv)]", 24, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clkmgr_root_ctrl (clkmgr_root_ctrl.sv)]", 24, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_root_ctrl.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_root_ctrl.sv 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sender (prim_mubi4_sender.sv)]", 25, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sender (prim_mubi4_sender.sv)]", 25, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_mubi4_sender.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_mubi4_sender.sv 
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sync (prim_mubi4_sync.sv)]", 24, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi4_sync (prim_mubi4_sync.sv)]", 24, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_mubi4_sync.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_mubi4_sync.sv 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clkmgr_clk_status (clkmgr_clk_status.sv)]", 26, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, clkmgr_clk_status (clkmgr_clk_status.sv)]", 26, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_clk_status.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr_clk_status.sv 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_flop (prim_flop.sv)]", 24, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_flop (prim_flop.sv)]", 24, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_flop.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_flop.sv 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_xor2 (prim_xor2.sv)]", 25, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_xor2 (prim_xor2.sv)]", 25, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_xor2.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_xor2.sv 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 69 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_diff_decode (prim_diff_decode.sv)]", 24, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_diff_decode (prim_diff_decode.sv)]", 24, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_diff_decode.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_diff_decode.sv 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 24 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_buf (prim_buf.sv)]", 25, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_buf.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_buf.sv 
// Elapsed time: 104 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_buf (prim_generic_buf.sv)]", 25, false); // D
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_buf (prim_generic_buf.sv)]", 25, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_generic_buf (prim_generic_buf.sv)]", 25, false, false, false, false, true, false); // D - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_buf.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_buf.sv 
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: clkmgr 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 7,112 MB. GUI used memory: 103 MB. Current time: 4/26/22, 10:32:43 AM PKT
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: CURR_DESIGN_SET
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24265 ; free virtual = 408553 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: 	Parameter EnableRspIntgGen bound to: 1'b1  	Parameter EnableDataIntgGen bound to: 1'b1  
// Tcl Message: 	Parameter RegAw bound to: 32'sb00000000000000000000000000000100  	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000  	Parameter RegDw bound to: 32'sb00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_err.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_err.sv:52] INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (9#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_err.sv:7] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (10#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/tlul_adapter_reg.sv:10] INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (11#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b001  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'clkmgr' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/clkmgr/rtl/clkmgr.sv:9] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24283 ; free virtual = 408571 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24287 ; free virtual = 408575 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24287 ; free virtual = 408575 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24279 ; free virtual = 408568 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24229 ; free virtual = 408516 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24215 ; free virtual = 408512 
// Tcl Message: 45 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 24215 ; free virtual = 408512 
// 'el' command handler elapsed time: 12 seconds
// Elapsed time: 12 seconds
dismissDialog("Open Elaborated Design"); // bA
// Elapsed time: 283 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Close Project"); // A
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 7,108 MB. GUI used memory: 123 MB. Current time: 4/26/22, 10:37:33 AM PKT
// Engine heap size: 7,087 MB. GUI used memory: 141 MB. Current time: 4/26/22, 10:37:34 AM PKT
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_project 
dismissDialog("Close Project"); // bA
selectButton(PAResourceEtoH.GettingStartedView_OPEN_PROJECT, "Open Project"); // y
// Run Command: PAResourceCommand.PACommandNames_OPEN_PROJECT
dismissFileChooser();
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // y
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // s
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng");
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
String[] filenames28884 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_n.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_key_expand.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_mix_columns.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_mix_single_column.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sbox.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sbox_canright.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sbox_canright_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sel_buf_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_shift_rows.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sub_bytes.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_block_encrypt.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_cmd_stage.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_cmd.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_main_sm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_state_db.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_track_sm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/edn_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/edn_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_ack_sm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_adaptp_ht.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_bucket_ht.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_cntr_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_field_en.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_main_sm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_markov_ht.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_repcnt_ht.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_repcnts_ht.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_watermark_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/keccak_2share.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/keccak_round.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_arbiter_ppc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_max_tree.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_mubi4_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_mubi8_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_packer_fifo.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_slicer.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/sha3.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/sha3_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/sha3pad.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/top_pkg.sv"};
setFileChooser(filenames28884);
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // q
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // q
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0 ;  ;  ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // r
selectButton("NEXT", "Next >"); // JButton
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/project_1 -part xc7a100tfgg676-1 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1143 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 34 seconds
dismissDialog("Create Project"); // bA
dismissDialog("New Project"); // f
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, csrng (csrng.sv)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, csrng (csrng.sv)]", 2, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ao
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top csrng [current_fileset] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 215 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, entropy_src (entropy_src.sv)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, entropy_src (entropy_src.sv)]", 2, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src.sv 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 200 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, entropy_src_core (entropy_src_core.sv)]", 4, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_core.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_core.sv 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 151 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, entropy_src_repcnts_ht (entropy_src_repcnts_ht.sv)]", 13, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, entropy_src_repcnts_ht (entropy_src_repcnts_ht.sv)]", 13, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_repcnts_ht.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/entropy_src_repcnts_ht.sv 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 71 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, keccak_round (keccak_round.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, keccak_round (keccak_round.sv)]", 3, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/keccak_round.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/keccak_round.sv 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, keccak_2share (keccak_2share.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, keccak_2share (keccak_2share.sv)]", 3, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/keccak_2share.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/keccak_2share.sv 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: csrng 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 7,080 MB. GUI used memory: 108 MB. Current time: 4/26/22, 10:50:29 AM PKT
// TclEventType: DESIGN_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1057 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 19860 ; free virtual = 404606 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'csrng' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_alert_sender.sv:32] 
// Tcl Message: 	Parameter IsFatal bound to: 0 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_diff_decode.sv:19] 
// Tcl Message: 	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop_2sync.sv:9] INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop_2sync.sv:13] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: 	Parameter IsFatal bound to: 1 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: 	Parameter EnableRspIntgGen bound to: 1'b1  	Parameter EnableDataIntgGen bound to: 1'b1  
// Tcl Message: 	Parameter RegAw bound to: 32'sb00000000000000000000000000000111  	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000  	Parameter RegDw bound to: 32'sb00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_err.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_err.sv:52] INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_err.sv:7] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/tlul_adapter_reg.sv:10] INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b011  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b101  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000100  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b001  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b001  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000100  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 4'b0000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001111  	Parameter SwAccess bound to: 3'b101  	Parameter RESVAL bound to: 15'b000000000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SwAccess bound to: 3'b101  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized9' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000101  	Parameter SwAccess bound to: 3'b000  	Parameter RESVAL bound to: 5'b00000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized9' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized10' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000010  	Parameter SwAccess bound to: 3'b010  	Parameter RESVAL bound to: 2'b00  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized10' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized11' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000001000  	Parameter SwAccess bound to: 3'b001  	Parameter RESVAL bound to: 8'b00000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized11' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_subreg.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_reg_top.sv:1822] INFO: [Synth 8-6155] done synthesizing module 'csrng_reg_top' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_reg_top.sv:8] INFO: [Synth 8-6157] synthesizing module 'csrng_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_core.sv:9] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'csrng_cmd_stage' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_cmd_stage.sv:8] 
// Tcl Message: 	Parameter CmdFifoWidth bound to: 32'sb00000000000000000000000000100000  	Parameter CmdFifoDepth bound to: 32'sb00000000000000000000000000000010  	Parameter StateId bound to: 32'sb00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000100000  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000010  	Parameter OutputZeroIfEmpty bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_count' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_count.sv:36] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000010011  	Parameter OutSelDnCnt bound to: 1'b1  	Parameter CntStyle bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 19 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000010011  	Parameter ResetValue bound to: 19'b0000000000000000000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000010011  	Parameter ResetValue bound to: 19'b0000000000000000000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized1' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_flop' (22#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16] INFO: [Synth 8-6155] done synthesizing module 'prim_count' (23#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_count.sv:36] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001000  	Parameter ResetValue bound to: 8'b00011011  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001000  	Parameter ResetValue bound to: 8'b00011011  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001000  	Parameter ResetValue bound to: 8'b00011011  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000010000001  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000001  	Parameter OutputZeroIfEmpty bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized0' (24#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'csrng_cmd_stage' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_cmd_stage.sv:8] INFO: [Synth 8-6157] synthesizing module 'csrng_track_sm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_track_sm.sv:9] 
// Tcl Message: 	Parameter Cmd bound to: 32'sb00000000000000000000000000000011  	Parameter StateId bound to: 32'sb00000000000000000000000000000100  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001000  	Parameter ResetValue bound to: 8'b00000000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001000  	Parameter ResetValue bound to: 8'b00000000  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_intr_hw.sv:10] INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_packer_fifo.sv:42] 
// Tcl Message: 	Parameter InW bound to: 32'sb00000000000000000000000010000000  	Parameter OutW bound to: 32'sb00000000000000000000000000100000  	Parameter ClearOnRead bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_packer_fifo.sv:42] INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_ppc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_arbiter_ppc.sv:26] 
// Tcl Message: 	Parameter N bound to: 32'b00000000000000000000000000000011  	Parameter DW bound to: 32'b00000000000000000000000000000001  	Parameter EnDataPort bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_ppc' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_arbiter_ppc.sv:26] INFO: [Synth 8-6157] synthesizing module 'csrng_main_sm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_main_sm.sv:9] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001000  	Parameter ResetValue bound to: 8'b01001110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001000  	Parameter ResetValue bound to: 8'b01001110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000001000  	Parameter ResetValue bound to: 8'b01001110  
// Tcl Message: 	Parameter InW bound to: 32'sb00000000000000000000000000100000  	Parameter OutW bound to: 32'sb00000000000000000000000110000000  	Parameter ClearOnRead bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo__parameterized0' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_packer_fifo.sv:42] INFO: [Synth 8-6157] synthesizing module 'csrng_state_db' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_state_db.sv:11] 
// Tcl Message: 	Parameter NApps bound to: 32'sb00000000000000000000000000000011  	Parameter StateId bound to: 32'sb00000000000000000000000000000100  	Parameter BlkLen bound to: 32'sb00000000000000000000000010000000  	Parameter KeyLen bound to: 32'sb00000000000000000000000100000000  	Parameter CtrLen bound to: 32'sb00000000000000000000000000100000  	Parameter Cmd bound to: 32'sb00000000000000000000000000000011  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'csrng_state_db' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_state_db.sv:11] INFO: [Synth 8-6157] synthesizing module 'csrng_ctr_drbg_cmd' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_cmd.sv:9] 
// Tcl Message: 	Parameter Cmd bound to: 32'sb00000000000000000000000000000011  	Parameter StateId bound to: 32'sb00000000000000000000000000000100  	Parameter BlkLen bound to: 32'sb00000000000000000000000010000000  	Parameter KeyLen bound to: 32'sb00000000000000000000000100000000  	Parameter SeedLen bound to: 32'sb00000000000000000000000110000000  	Parameter CtrLen bound to: 32'sb00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000010010101001  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000001  	Parameter OutputZeroIfEmpty bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized1' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000001100101001  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000001  	Parameter OutputZeroIfEmpty bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized2' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'csrng_ctr_drbg_cmd' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_cmd.sv:9] INFO: [Synth 8-6157] synthesizing module 'csrng_ctr_drbg_upd' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:9] 
// Tcl Message: 	Parameter Cmd bound to: 32'sb00000000000000000000000000000011  	Parameter StateId bound to: 32'sb00000000000000000000000000000100  	Parameter BlkLen bound to: 32'sb00000000000000000000000010000000  	Parameter KeyLen bound to: 32'sb00000000000000000000000100000000  	Parameter SeedLen bound to: 32'sb00000000000000000000000110000000  	Parameter CtrLen bound to: 32'sb00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b11000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b11000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000101  	Parameter ResetValue bound to: 5'b11000  
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b110110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b110110  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b110110  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000001100000111  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000001  	Parameter OutputZeroIfEmpty bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized3' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:348] INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000110000111  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000001  	Parameter OutputZeroIfEmpty bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized4' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000010000111  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000001  	Parameter OutputZeroIfEmpty bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized5' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000110000000  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000001  	Parameter OutputZeroIfEmpty bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync__parameterized6' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:533] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'csrng_ctr_drbg_upd' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_upd.sv:9] INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_ppc__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_arbiter_ppc.sv:26] 
// Tcl Message: 	Parameter N bound to: 32'b00000000000000000000000000000010  	Parameter DW bound to: 32'b00000000000000000000001100000111  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_ppc__parameterized0' (33#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_arbiter_ppc.sv:26] INFO: [Synth 8-6157] synthesizing module 'prim_lc_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_lc_sync.sv:12] 
// Tcl Message: 	Parameter NumCopies bound to: 32'sb00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000100  	Parameter ResetValue bound to: 4'b0101  
// Tcl Message: 	Parameter SBoxImpl bound to: 1 - type: integer  	Parameter Cmd bound to: 32'sb00000000000000000000000000000011  	Parameter StateId bound to: 32'sb00000000000000000000000000000100  	Parameter BlkLen bound to: 32'sb00000000000000000000000010000000  	Parameter KeyLen bound to: 32'sb00000000000000000000000100000000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_cipher_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_core.sv:94] 
// Tcl Message: 	Parameter AES192Enable bound to: 1'b0  	Parameter Masking bound to: 1'b0  	Parameter SBoxImpl bound to: 1 - type: integer  
// Tcl Message: 	Parameter Num bound to: 32'sb00000000000000000000000000000010  	Parameter Width bound to: 32'sb00000000000000000000000000000011  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sel_buf_chk.sv:54] INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sel_buf_chk.sv:13] INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized1' (38#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_core.sv:265] INFO: [Synth 8-6157] synthesizing module 'aes_sub_bytes' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sub_bytes.sv:7] 
// Tcl Message: 	Parameter SBoxImpl bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_sbox' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sbox.sv:8] 
// Tcl Message: 	Parameter SBoxImpl bound to: 1 - type: integer  
// Tcl Message: 	Parameter AES192Enable bound to: 1'b0  	Parameter Masking bound to: 1'b0  	Parameter SBoxImpl bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_key_expand' (42#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_key_expand.sv:8] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_core.sv:505] INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control.sv:10] 
// Tcl Message: 	Parameter Masking bound to: 1'b0  	Parameter SBoxImpl bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm_p' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_p.sv:10] 
// Tcl Message: 	Parameter Masking bound to: 1'b0  	Parameter SBoxImpl bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized2' (42#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm.sv:10] 
// Tcl Message: 	Parameter Masking bound to: 1'b0  	Parameter SBoxImpl bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm.sv:180] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b001001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b001001  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b001001  
// Tcl Message: 	Parameter Width bound to: 48 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized3' (43#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm_p' (44#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_p.sv:10] INFO: [Synth 8-6157] synthesizing module 'aes_cipher_control_fsm_n' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_n.sv:14] INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter Masking bound to: 1'b0  	Parameter SBoxImpl bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control_fsm_n' (45#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control_fsm_n.sv:14] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000011  	Parameter ResetValue bound to: 3'b100  	Parameter Width bound to: 32'sb00000000000000000000000000000011  	Parameter ResetValue bound to: 3'b100  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized9' (45#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_generic_flop.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized6' (45#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/prim_flop.sv:16] INFO: [Synth 8-6155] done synthesizing module 'aes_cipher_control' (46#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_cipher_control.sv:10] 
// Tcl Message: 	Parameter Num bound to: 32'sb00000000000000000000000000000011  	Parameter Width bound to: 32'sb00000000000000000000000000000101  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sel_buf_chk.sv:69] INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk__parameterized0' (46#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sel_buf_chk.sv:13] 
// Tcl Message: 	Parameter Num bound to: 32'sb00000000000000000000000000000100  	Parameter Width bound to: 32'sb00000000000000000000000000000101  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sel_buf_chk.sv:85] INFO: [Synth 8-6155] done synthesizing module 'aes_sel_buf_chk__parameterized1' (46#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/aes_sel_buf_chk.sv:13] INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000000111  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/csrng/rtl/csrng_ctr_drbg_gen.sv:342] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000110100010  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000001  	Parameter OutputZeroIfEmpty bound to: 1'b0  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000001000101001  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000001  	Parameter OutputZeroIfEmpty bound to: 1'b0  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000001000101000  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000000001  	Parameter OutputZeroIfEmpty bound to: 1'b0  
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 20285 ; free virtual = 405041 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 20307 ; free virtual = 405063 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 20307 ; free virtual = 405063 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.42 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 20244 ; free virtual = 404997 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 20118 ; free virtual = 404871 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 1.4s
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 19984 ; free virtual = 404739 
// Tcl Message: 234 Infos, 174 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 9535.527 ; gain = 0.000 ; free physical = 19984 ; free virtual = 404740 
// 'el' command handler elapsed time: 21 seconds
// Elapsed time: 21 seconds
dismissDialog("Open Elaborated Design"); // bA
// Elapsed time: 167 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // A
// HMemoryUtils.trashcanNow. Engine heap size: 7,125 MB. GUI used memory: 130 MB. Current time: 4/26/22, 10:53:22 AM PKT
// Engine heap size: 7,104 MB. GUI used memory: 148 MB. Current time: 4/26/22, 10:53:22 AM PKT
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_project 
// 'b' command handler elapsed time: 3 seconds
dismissDialog("Close Project"); // bA
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // y
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // s
// WARNING: HEventQueue.dispatchEvent() is taking  1001 ms.
// Elapsed time: 11 seconds
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn");
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
String[] filenames8343 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/csrng_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_ack_sm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_field_en.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_main_sm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/entropy_src_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_arbiter_ppc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_max_tree.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi8_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_packer_fifo.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_slicer.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/sha3.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/sha3_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/sha3pad.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/top_pkg.sv"};
setFileChooser(filenames8343);
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // q
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // q
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0 ;  ;  ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // r
selectButton("NEXT", "Next >"); // JButton
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/project_1 -part xc7a100tfgg676-1 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1795 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 15 seconds
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 46 seconds
dismissDialog("Create Project"); // bA
dismissDialog("New Project"); // f
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// PAPropertyPanels.initPanels (edn.sv) elapsed time: 0.2s
// Elapsed time: 57 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, edn (edn.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, edn (edn.sv)]", 3, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // ao
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top edn [current_fileset] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 54 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi8_sync (prim_mubi8_sync.sv)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_mubi8_sync (prim_mubi8_sync.sv)]", 2, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi8_sync.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi8_sync.sv 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 22 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sync_reqack (prim_sync_reqack.sv)]", 3, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sync_reqack.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sync_reqack.sv 
// RDIResource.RDIViews_PROPERTIES: Source File Properties: close view
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_slicer (prim_slicer.sv)]", 3, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_slicer (prim_slicer.sv)]", 3, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_slicer.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_slicer.sv 
// Elapsed time: 163 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // n - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a100tfgg676-1 Top: edn 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 7,097 MB. GUI used memory: 112 MB. Current time: 4/26/22, 11:00:00 AM PKT
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1814 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17914 ; free virtual = 402634 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'edn' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_alert_sender' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_alert_sender.sv:32] 
// Tcl Message: 	Parameter IsFatal bound to: 0 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_diff_decode' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_diff_decode.sv:19] 
// Tcl Message: 	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop' (1#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop_2sync' (2#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop_2sync.sv:9] INFO: [Synth 8-6155] done synthesizing module 'prim_flop_2sync' (3#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop_2sync.sv:13] INFO: [Synth 8-6157] synthesizing module 'prim_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop_2sync.sv:13] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop_2sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop_2sync.sv:9] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000001  	Parameter ResetValue bound to: 1'b1  
// Tcl Message: 	Parameter IsFatal bound to: 1 - type: integer  	Parameter AsyncOn bound to: 1'b1  
// Tcl Message: 	Parameter EnableRspIntgGen bound to: 1'b1  	Parameter EnableDataIntgGen bound to: 1'b1  
// Tcl Message: 	Parameter RegAw bound to: 32'sb00000000000000000000000000000111  	Parameter EnableDataIntgGen bound to: 32'sb00000000000000000000000000000000  	Parameter RegDw bound to: 32'sb00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'tlul_err' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_err.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_err.sv:52] INFO: [Synth 8-6155] done synthesizing module 'tlul_err' (16#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_err.sv:7] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'tlul_adapter_reg' (17#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/tlul_adapter_reg.sv:10] INFO: [Synth 8-6157] synthesizing module 'prim_subreg' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b011  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized0' (18#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b101  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized1' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000100  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 4'b0101  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized2' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized3' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized4' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 16773123 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized4' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg_ext__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg_ext.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'b00000000000000000000000000100000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg_ext__parameterized0' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg_ext.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized5' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b001  	Parameter RESVAL bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized5' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized6' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b001  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized6' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized7' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000100000  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized7' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized8' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000001  	Parameter SWACCESS bound to: 3'b101  	Parameter RESVAL bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized8' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] INFO: [Synth 8-6157] synthesizing module 'prim_subreg__parameterized9' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] 
// Tcl Message: 	Parameter DW bound to: 32'sb00000000000000000000000000000101  	Parameter SWACCESS bound to: 3'b000  	Parameter RESVAL bound to: 5'b00000  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_subreg__parameterized9' (19#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_subreg.sv:7] INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_reg_top.sv:1176] INFO: [Synth 8-6155] done synthesizing module 'edn_reg_top' (20#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_reg_top.sv:8] INFO: [Synth 8-6157] synthesizing module 'edn_core' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_core.sv:11] 
// Tcl Message: 	Parameter NumEndPoints bound to: 32'sb00000000000000000000000000001000  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_packer_fifo.sv:42] 
// Tcl Message: 	Parameter InW bound to: 32'sb00000000000000000000000010000000  	Parameter OutW bound to: 32'sb00000000000000000000000000100000  	Parameter ClearOnRead bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo' (21#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_packer_fifo.sv:42] INFO: [Synth 8-6157] synthesizing module 'edn_ack_sm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_ack_sm.sv:8] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b101101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b101101  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b101101  
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000000001  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_intr_hw' (25#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_intr_hw.sv:10] INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13] 
// Tcl Message: 	Parameter NumCopies bound to: 32'sb00000000000000000000000000011101  	Parameter AsyncOn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13] INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13] 
// Tcl Message: 	Parameter NumCopies bound to: 32'sb00000000000000000000000000000100  	Parameter AsyncOn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync__parameterized0' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13] INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13] 
// Tcl Message: 	Parameter NumCopies bound to: 32'sb00000000000000000000000000000010  	Parameter AsyncOn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync__parameterized1' (26#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13] INFO: [Synth 8-6157] synthesizing module 'prim_fifo_sync' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'b00000000000000000000000000100000  	Parameter Pass bound to: 1'b0  	Parameter Depth bound to: 32'b00000000000000000000000000001101  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_fifo_sync' (27#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_fifo_sync.sv:6] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'edn_main_sm' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_main_sm.sv:9] INFO: [Synth 8-6157] synthesizing module 'prim_sparse_fsm_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_sparse_fsm_flop.sv:6] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b111011  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b111011  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000000110  	Parameter ResetValue bound to: 6'b111011  
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000100000  	Parameter OutSelDnCnt bound to: 1'b1  	Parameter CntStyle bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_buf__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_buf.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_buf__parameterized0' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_buf.sv:16] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_flop__parameterized1' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop.sv:16] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000100000  	Parameter ResetValue bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'prim_generic_flop__parameterized3' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7] 
// Tcl Message: 	Parameter Width bound to: 32'sb00000000000000000000000000100000  	Parameter ResetValue bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_generic_flop__parameterized3' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_generic_flop.sv:7] INFO: [Synth 8-6155] done synthesizing module 'prim_flop__parameterized1' (28#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_flop.sv:16] INFO: [Synth 8-6155] done synthesizing module 'prim_count' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_count.sv:36] INFO: [Synth 8-6157] synthesizing module 'prim_mubi4_sync__parameterized2' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13] 
// Tcl Message: 	Parameter NumCopies bound to: 32'sb00000000000000000000000000000011  	Parameter AsyncOn bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_mubi4_sync__parameterized2' (29#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_mubi4_sync.sv:13] INFO: [Synth 8-6157] synthesizing module 'prim_arbiter_ppc' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_arbiter_ppc.sv:26] 
// Tcl Message: 	Parameter N bound to: 32'b00000000000000000000000000001000  	Parameter DW bound to: 32'b00000000000000000000000000100000  	Parameter EnDataPort bound to: 1'b1  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_arbiter_ppc' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_arbiter_ppc.sv:26] INFO: [Synth 8-6157] synthesizing module 'prim_packer_fifo__parameterized0' [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_packer_fifo.sv:42] 
// Tcl Message: 	Parameter InW bound to: 32'sb00000000000000000000000010000000  	Parameter OutW bound to: 32'sb00000000000000000000000010000000  	Parameter ClearOnRead bound to: 1'b0  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'prim_packer_fifo__parameterized0' (30#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/prim_packer_fifo.sv:42] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'edn_core' (31#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn_core.sv:11] INFO: [Synth 8-6155] done synthesizing module 'edn' (32#1) [/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/edn/rtl/edn.sv:8] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17356 ; free virtual = 402080 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17392 ; free virtual = 402119 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17392 ; free virtual = 402119 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.27 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17517 ; free virtual = 402254 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17965 ; free virtual = 402716 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17964 ; free virtual = 402714 
// Tcl Message: 128 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 17964 ; free virtual = 402714 
// 'el' command handler elapsed time: 27 seconds
// Elapsed time: 28 seconds
dismissDialog("Open Elaborated Design"); // bA
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al
selectMenu(PAResourceItoN.MainMenuMgr_TEXT_EDITOR, "Text Editor"); // al
selectMenu(PAResourceItoN.MainMenuMgr_IP, "IP"); // al
selectMenu(PAResourceItoN.MainMenuMgr_CONSTRAINTS, "Constraints"); // al
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Close Project"); // A
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 7,098 MB. GUI used memory: 133 MB. Current time: 4/26/22, 11:00:11 AM PKT
// Engine heap size: 7,077 MB. GUI used memory: 138 MB. Current time: 4/26/22, 11:00:12 AM PKT
// WARNING: HEventQueue.dispatchEvent() is taking  1430 ms.
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_project 
// 'b' command handler elapsed time: 3 seconds
dismissDialog("Close Project"); // bA
selectButton(PAResourceEtoH.GettingStartedView_CREATE_NEW_PROJECT, "Create Project"); // y
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // s
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src");
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
String[] filenames27314 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_ack_sm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_adaptp_ht.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_bucket_ht.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_cntr_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_field_en.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_main_sm.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_markov_ht.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_repcnt_ht.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_repcnts_ht.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/entropy_src_watermark_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/keccak_2share.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/keccak_round.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_arbiter_ppc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_max_tree.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_mubi4_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_mubi8_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_packer_fifo.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_slicer.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/sha3.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/sha3_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/sha3pad.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/top_pkg.sv"};
setFileChooser(filenames27314);
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // q
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // q
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0 ;  ;  ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // r
selectButton("NEXT", "Next >"); // JButton
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  1199 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/project_1 -part xc7a100tfgg676-1 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 13 seconds
selectButton("FINISH", "Finish"); // JButton
// 'g' command handler elapsed time: 38 seconds
dismissDialog("Create Project"); // bA
dismissDialog("New Project"); // f
// RDIResource.RDIViews_PROPERTIES: Properties: close view
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
// PAPropertyPanels.initPanels (prim_pulse_sync.sv) elapsed time: 0.5s
// Elapsed time: 47 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_pulse_sync (prim_pulse_sync.sv)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_pulse_sync (prim_pulse_sync.sv)]", 2, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_pulse_sync.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_pulse_sync.sv 
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 20 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sync_reqack (prim_sync_reqack.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, prim_sync_reqack (prim_sync_reqack.sv)]", 3, true, false, false, false, true, false); // D - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // aE
// Tcl Message: export_ip_user_files -of_objects  [get_files /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_sync_reqack.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/entropy_src/rtl/prim_sync_reqack.sv 
dismissDialog("Remove Sources"); // bA
// Elapsed time: 164 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al
selectMenuItem(PAResourceCommand.PACommandNames_CLOSE_PROJECT, "Close Project"); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
// TclEventType: PROJECT_CLOSE
dismissDialog("Close Project"); // A
// WARNING: HEventQueue.dispatchEvent() is taking  1055 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 6,897 MB. GUI used memory: 132 MB. Current time: 4/26/22, 11:04:57 AM PKT
// Tcl Message: close_project 
dismissDialog("Close Project"); // bA
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_CHECKPOINT, "Checkpoint"); // al
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // al
selectMenuItem(PAResourceCommand.PACommandNames_NEW_PROJECT, "New..."); // ao
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // ag
// Run Command: PAResourceCommand.PACommandNames_NEW_PROJECT
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceOtoP.ProjectNameChooser_CHOOSE_PROJECT_LOCATION, (String) null); // s
setFolderChooser("/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl");
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
String[] filenames26037 = {"/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/aes.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/aes_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/aes_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/ast_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/dut.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/edn_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/entropy_src_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/entropy_src_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_arb.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_core_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_erase.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_info_cfg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_lcmgr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_mem_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prim_reg_top.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_prog.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_rd.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_ctrl_region_cfg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_mp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_mp_data_region_sel.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_core.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_erase.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_prog.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_rd.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_rd_buffers.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/flash_phy_scramble.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/jtag_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keccak_2share.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keccak_round.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keymgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/keymgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/lc_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/otp_ctrl_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/otp_ctrl_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_alert_sender.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_arbiter_tree.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_cipher_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_count_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_diff_decode.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_edge_detector.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flash.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flash.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flash_bank.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_flop_2sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_generic_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_gf_mult.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_intr_hw.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lc_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_lfsr.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_mubi_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_prince.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_pulse_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_ram_1p.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_ram_1p_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_reg_cdc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sec_anchor_buf.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_hamming_72_64_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_hamming_76_68_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_hamming_76_68_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_39_32_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_39_32_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_64_57_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_inv_64_57_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_secded_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_slicer.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sparse_fsm_flop.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_arb.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_ext.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_subreg_shadow.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_sync_reqack.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/prim_util_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/pwrmgr_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/pwrmgr_reg_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/sha3.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/sha3_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/sha3pad.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_reg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_adapter_sram.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_cmd_intg_chk.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_data_integ_dec.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_data_integ_enc.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_err_resp.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_fifo_sync.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_pkg.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_rsp_intg_gen.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/tlul_socket_1n.sv", "/home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/rtl/top_pkg.sv"};
setFileChooser(filenames26037);
selectButton("NEXT", "Next >"); // JButton
selectButton("NEXT", "Next >"); // JButton
selectComboBox(PAResourceEtoH.FPGAChooser_FAMILY, "Artix-7", 1); // q
selectComboBox(PAResourceEtoH.FPGAChooser_PACKAGE, "fgg676", 12); // q
selectTable(PAResourceEtoH.FPGAChooser_FPGA_TABLE, "xc7a100tfgg676-1 ; 676 ; 300 ; 63400 ; 126800 ; 135 ; 0 ; 240 ; 8 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 ; 6 ;  ;  ;  ;  ; 0 ;  ;  ;  ;  ;  ;  ; 0.95 ; 0.95 ; 1.05", 8, "xc7a100tfgg676-1", 0); // r
selectButton("NEXT", "Next >"); // JButton
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_ADD
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: create_project project_1 /home/users/komal.inayat/Documents/RTL_Benchmark/SVerilog/opentitan/ip/flash_ctrl/project_1 -part xc7a100tfgg676-1 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  3463 ms.
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/users/eda_tools/fpga_tools/vivado_2021_instl_dir/Vivado/2021.2/data/ip'. 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9538.734 ; gain = 0.000 ; free physical = 21728 ; free virtual = 406419 
// TclEventType: FILE_SET_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 6,916 MB. GUI used memory: 118 MB. Current time: 4/26/22, 11:05:59 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 6,916 MB. GUI used memory: 118 MB. Current time: 4/26/22, 11:06:28 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 6,916 MB. GUI used memory: 117 MB. Current time: 4/26/22, 11:06:59 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 6,916 MB. GUI used memory: 117 MB. Current time: 4/26/22, 11:07:29 AM PKT
// Elapsed time: 123 seconds
selectButton(RDIResource.ProgressDialog_CANCEL, "Cancel"); // a
// HMemoryUtils.trashcanNow. Engine heap size: 6,916 MB. GUI used memory: 117 MB. Current time: 4/26/22, 11:07:59 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 6,916 MB. GUI used memory: 117 MB. Current time: 4/26/22, 11:08:29 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 6,916 MB. GUI used memory: 118 MB. Current time: 4/26/22, 11:08:59 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 6,916 MB. GUI used memory: 117 MB. Current time: 4/26/22, 11:09:29 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 6,916 MB. GUI used memory: 117 MB. Current time: 4/26/22, 11:09:59 AM PKT
// HMemoryUtils.trashcanNow. Engine heap size: 6,916 MB. GUI used memory: 117 MB. Current time: 4/26/22, 11:10:29 AM PKT
