Protel Design System Design Rule Check
PCB File : D:\Dropbox\0\Files\0clubs\TAUV\TAUV-Powerboard\TAUV-Powerboard.PcbDoc
Date     : 4/2/2019
Time     : 5:23:12 PM

Processing Rule : Clearance Constraint (Gap=8mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=40mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=10mil) (Conductor Width=30mil) (Air Gap=6mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=10mil) (Max=400mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C1-1(2831.5mil,3235mil) on Component Side And Pad C13-1(2831.5mil,3285mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C1-2(2776.382mil,3235mil) on Component Side And Pad C13-2(2776.382mil,3285mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C14-1(3472.559mil,3240mil) on Component Side And Pad C2-1(3472.559mil,3190mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C14-2(3417.441mil,3240mil) on Component Side And Pad C2-2(3417.441mil,3190mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.535mil < 10mil) Between Pad C16-1(4129.882mil,3805mil) on Component Side And Pad F3-1(4122.5mil,3702.5mil) on Component Side [Top Solder] Mask Sliver [5.535mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.909mil < 10mil) Between Pad C17-2(3185mil,3492.441mil) on Component Side And Pad R15-1(3232.559mil,3447.185mil) on Component Side [Top Solder] Mask Sliver [9.909mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.76mil < 10mil) Between Pad C17-2(3185mil,3492.441mil) on Component Side And Pad R15-2(3177.441mil,3447.185mil) on Component Side [Top Solder] Mask Sliver [5.76mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C21-1(3277.441mil,3320mil) on Component Side And Pad R10-1(3277.441mil,3370mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C21-2(3332.559mil,3320mil) on Component Side And Pad R10-2(3332.559mil,3370mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C22-1(2727.441mil,3490mil) on Component Side And Pad R14-1(2727.441mil,3440mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C22-2(2782.559mil,3490mil) on Component Side And Pad R14-2(2782.559mil,3440mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.536mil < 10mil) Between Pad C25-1(3007.441mil,2386.969mil) on Component Side And Pad C26-1(3007.441mil,2335mil) on Component Side [Top Solder] Mask Sliver [8.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.945mil < 10mil) Between Pad C25-1(3007.441mil,2386.969mil) on Component Side And Pad R26-1(3010mil,2434.41mil) on Component Side [Top Solder] Mask Sliver [7.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.536mil < 10mil) Between Pad C25-2(3062.559mil,2386.969mil) on Component Side And Pad C26-2(3062.559mil,2335mil) on Component Side [Top Solder] Mask Sliver [8.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.945mil < 10mil) Between Pad C25-2(3062.559mil,2386.969mil) on Component Side And Pad R23-2(3060mil,2434.41mil) on Component Side [Top Solder] Mask Sliver [7.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C27-1(3576.22mil,2400.59mil) on Component Side And Pad C29-1(3626.22mil,2400.59mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C27-1(3576.22mil,2400.59mil) on Component Side And Pad R31-2(3526.22mil,2400.591mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C27-2(3576.22mil,2345.472mil) on Component Side And Pad C29-2(3626.22mil,2345.472mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C27-2(3576.22mil,2345.472mil) on Component Side And Pad R31-1(3526.22mil,2345.472mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C29-1(3626.22mil,2400.59mil) on Component Side And Pad R34-2(3676.22mil,2400.591mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C29-2(3626.22mil,2345.472mil) on Component Side And Pad R34-1(3676.22mil,2345.472mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.598mil < 10mil) Between Pad C3-2(3550mil,2849.764mil) on Component Side And Pad C4-2(3539.882mil,2780mil) on Component Side [Top Solder] Mask Sliver [9.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.402mil < 10mil) Between Pad C5-2(2808.823mil,2855mil) on Component Side And Pad C6-2(2758.941mil,2870mil) on Component Side [Top Solder] Mask Sliver [9.402mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C8-1(3347.559mil,3200mil) on Component Side And Pad R4-1(3349.528mil,3250mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad C8-2(3292.441mil,3200mil) on Component Side And Pad R4-2(3290.472mil,3250mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad D10-1(4932.481mil,2420mil) on Component Side And Pad D9-1(4932.481mil,2360mil) on Component Side [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad D10-2(5025mil,2420mil) on Component Side And Pad D9-2(5025mil,2360mil) on Component Side [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad D1-1(1543.228mil,3588.78mil) on Component Side And Pad D1-1(1543.228mil,3661.22mil) on Component Side [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad D13-2(4933.74mil,1390mil) on Component Side And Pad R38-1(4875mil,1362.441mil) on Component Side [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad D13-2(4933.74mil,1390mil) on Component Side And Pad R38-2(4875mil,1417.559mil) on Component Side [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad D14-2(4933.74mil,1750mil) on Component Side And Pad R39-1(4875mil,1722.441mil) on Component Side [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad D14-2(4933.74mil,1750mil) on Component Side And Pad R39-2(4875mil,1777.559mil) on Component Side [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad D15-2(4933.74mil,1640mil) on Component Side And Pad R40-1(4875mil,1607.441mil) on Component Side [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad D15-2(4933.74mil,1640mil) on Component Side And Pad R40-2(4875mil,1662.559mil) on Component Side [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad D16-2(4933.74mil,1515mil) on Component Side And Pad R41-1(4875mil,1487.441mil) on Component Side [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad D16-2(4933.74mil,1515mil) on Component Side And Pad R41-2(4875mil,1542.559mil) on Component Side [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.677mil < 10mil) Between Pad D6-1(4932.481mil,2174.016mil) on Component Side And Pad D7-1(4932.481mil,2235mil) on Component Side [Top Solder] Mask Sliver [9.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.677mil < 10mil) Between Pad D6-2(5025mil,2174.016mil) on Component Side And Pad D7-2(5025mil,2235mil) on Component Side [Top Solder] Mask Sliver [9.677mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad D7-1(4932.481mil,2235mil) on Component Side And Pad D8-1(4932.481mil,2295mil) on Component Side [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.693mil < 10mil) Between Pad D7-2(5025mil,2235mil) on Component Side And Pad D8-2(5025mil,2295mil) on Component Side [Top Solder] Mask Sliver [8.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R12-1(2727.441mil,3390mil) on Component Side And Pad R14-1(2727.441mil,3440mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R12-2(2782.559mil,3390mil) on Component Side And Pad R14-2(2782.559mil,3440mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R19-1(3797.559mil,2563.78mil) on Component Side And Pad R22-2(3797.559mil,2513.78mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R19-2(3742.441mil,2563.78mil) on Component Side And Pad R22-1(3742.441mil,2513.78mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R21-1(3467.441mil,2570mil) on Component Side And Pad R24-1(3467.441mil,2520mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R21-2(3522.559mil,2570mil) on Component Side And Pad R24-2(3522.559mil,2520mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R23-1(3060mil,2489.528mil) on Component Side And Pad R26-2(3010mil,2489.528mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.567mil < 10mil) Between Pad R23-2(3060mil,2434.41mil) on Component Side And Pad R26-1(3010mil,2434.41mil) on Component Side [Top Solder] Mask Sliver [6.567mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-1(3099.882mil,3426.26mil) on Component Side And Pad U3-2(3099.882mil,3445.945mil) on Component Side [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-1(3099.882mil,3426.26mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-10(3099.882mil,3603.425mil) on Component Side And Pad U3-11(3099.882mil,3623.11mil) on Component Side [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-10(3099.882mil,3603.425mil) on Component Side And Pad U3-9(3099.882mil,3583.74mil) on Component Side [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-10(3099.882mil,3603.425mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-10(3099.882mil,3603.425mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-11(3099.882mil,3623.11mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-12(2905mil,3623.11mil) on Component Side And Pad U3-13(2905mil,3603.425mil) on Component Side [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-12(2905mil,3623.11mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-13(2905mil,3603.425mil) on Component Side And Pad U3-14(2905mil,3583.74mil) on Component Side [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-13(2905mil,3603.425mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-13(2905mil,3603.425mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-14(2905mil,3583.74mil) on Component Side And Pad U3-15(2905mil,3564.055mil) on Component Side [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-14(2905mil,3583.74mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-14(2905mil,3583.74mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-15(2905mil,3564.055mil) on Component Side And Pad U3-16(2905mil,3544.37mil) on Component Side [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-15(2905mil,3564.055mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-15(2905mil,3564.055mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-16(2905mil,3544.37mil) on Component Side And Pad U3-17(2905mil,3524.685mil) on Component Side [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-16(2905mil,3544.37mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-16(2905mil,3544.37mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-17(2905mil,3524.685mil) on Component Side And Pad U3-18(2905mil,3505mil) on Component Side [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-17(2905mil,3524.685mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-17(2905mil,3524.685mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-18(2905mil,3505mil) on Component Side And Pad U3-19(2905mil,3485.315mil) on Component Side [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-18(2905mil,3505mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-18(2905mil,3505mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-19(2905mil,3485.315mil) on Component Side And Pad U3-20(2905mil,3465.63mil) on Component Side [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-19(2905mil,3485.315mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-19(2905mil,3485.315mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-2(3099.882mil,3445.945mil) on Component Side And Pad U3-3(3099.882mil,3465.63mil) on Component Side [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-2(3099.882mil,3445.945mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-2(3099.882mil,3445.945mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-20(2905mil,3465.63mil) on Component Side And Pad U3-21(2905mil,3445.945mil) on Component Side [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-20(2905mil,3465.63mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-20(2905mil,3465.63mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-21(2905mil,3445.945mil) on Component Side And Pad U3-22(2905mil,3426.26mil) on Component Side [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-21(2905mil,3445.945mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-21(2905mil,3445.945mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-22(2905mil,3426.26mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-3(3099.882mil,3465.63mil) on Component Side And Pad U3-4(3099.882mil,3485.315mil) on Component Side [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-3(3099.882mil,3465.63mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-3(3099.882mil,3465.63mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-4(3099.882mil,3485.315mil) on Component Side And Pad U3-5(3099.882mil,3505mil) on Component Side [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-4(3099.882mil,3485.315mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-4(3099.882mil,3485.315mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-5(3099.882mil,3505mil) on Component Side And Pad U3-6(3099.882mil,3524.685mil) on Component Side [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-5(3099.882mil,3505mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-5(3099.882mil,3505mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-6(3099.882mil,3524.685mil) on Component Side And Pad U3-7(3099.882mil,3544.37mil) on Component Side [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-6(3099.882mil,3524.685mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-6(3099.882mil,3524.685mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.662mil < 10mil) Between Pad U3-7(3099.882mil,3544.37mil) on Component Side And Pad U3-8(3099.882mil,3564.055mil) on Component Side [Top Solder] Mask Sliver [0.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-7(3099.882mil,3544.37mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-7(3099.882mil,3544.37mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.661mil < 10mil) Between Pad U3-8(3099.882mil,3564.055mil) on Component Side And Pad U3-9(3099.882mil,3583.74mil) on Component Side [Top Solder] Mask Sliver [0.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-8(3099.882mil,3564.055mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-8(3099.882mil,3564.055mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.906mil < 10mil) Between Pad U3-9(3099.882mil,3583.74mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [1.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.251mil < 10mil) Between Pad U3-9(3099.882mil,3583.74mil) on Component Side And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [2.251mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.744mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.744mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.744mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.744mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.744mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.744mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.15mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [3.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.161mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.161mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.161mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.161mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.161mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.161mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.898mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [5.898mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.083mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.083mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.449mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.449mil < 10mil) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [9.449mil]
Rule Violations :140

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mil < 10mil) Between Arc (3503.465mil,3122.284mil) on Top Overlay And Pad L2-1(3552.835mil,3135mil) on Component Side [Top Overlay] to [Top Solder] clearance [0.157mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(2831.5mil,3235mil) on Component Side And Track (2801.972mil,3221.22mil)(2805.909mil,3221.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1-1(2831.5mil,3235mil) on Component Side And Track (2801.972mil,3248.78mil)(2805.909mil,3248.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.102mil < 10mil) Between Pad C1-2(2776.382mil,3235mil) on Component Side And Text "C1" (2755mil,3215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.102mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(2776.382mil,3235mil) on Component Side And Track (2801.972mil,3221.22mil)(2805.909mil,3221.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(2776.382mil,3235mil) on Component Side And Track (2801.972mil,3248.78mil)(2805.909mil,3248.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.784mil < 10mil) Between Pad C13-1(2831.5mil,3285mil) on Component Side And Text "C13" (2762mil,3315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(2831.5mil,3285mil) on Component Side And Track (2801.972mil,3271.22mil)(2805.909mil,3271.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C13-1(2831.5mil,3285mil) on Component Side And Track (2801.972mil,3298.78mil)(2805.909mil,3298.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.784mil < 10mil) Between Pad C13-2(2776.382mil,3285mil) on Component Side And Text "C13" (2762mil,3315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(2776.382mil,3285mil) on Component Side And Track (2801.972mil,3271.22mil)(2805.909mil,3271.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(2776.382mil,3285mil) on Component Side And Track (2801.972mil,3298.78mil)(2805.909mil,3298.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 10mil) Between Pad C14-1(3472.559mil,3240mil) on Component Side And Text "C14" (3400mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.392mil < 10mil) Between Pad C14-1(3472.559mil,3240mil) on Component Side And Text "C2" (3526.22mil,3180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.392mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(3472.559mil,3240mil) on Component Side And Track (3443.031mil,3226.22mil)(3446.968mil,3226.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C14-1(3472.559mil,3240mil) on Component Side And Track (3443.031mil,3253.78mil)(3446.968mil,3253.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.784mil < 10mil) Between Pad C14-2(3417.441mil,3240mil) on Component Side And Text "C14" (3400mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(3417.441mil,3240mil) on Component Side And Track (3443.031mil,3226.22mil)(3446.968mil,3226.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(3417.441mil,3240mil) on Component Side And Track (3443.031mil,3253.78mil)(3446.968mil,3253.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(3402.441mil,3375mil) on Component Side And Track (3428.032mil,3361.22mil)(3431.969mil,3361.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(3402.441mil,3375mil) on Component Side And Track (3428.032mil,3388.78mil)(3431.969mil,3388.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.783mil < 10mil) Between Pad C15-2(3457.559mil,3375mil) on Component Side And Text "C15" (3438.307mil,3405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-2(3457.559mil,3375mil) on Component Side And Track (3428.032mil,3361.22mil)(3431.969mil,3361.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C15-2(3457.559mil,3375mil) on Component Side And Track (3428.032mil,3388.78mil)(3431.969mil,3388.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.045mil < 10mil) Between Pad C16-1(4129.882mil,3805mil) on Component Side And Text "C16" (4175mil,3880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.793mil < 10mil) Between Pad C17-1(3185mil,3547.559mil) on Component Side And Text "C17" (3245mil,3490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-1(3185mil,3547.559mil) on Component Side And Track (3171.22mil,3518.031mil)(3171.22mil,3521.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C17-1(3185mil,3547.559mil) on Component Side And Track (3198.78mil,3518.031mil)(3198.78mil,3521.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.793mil < 10mil) Between Pad C17-2(3185mil,3492.441mil) on Component Side And Text "C17" (3245mil,3490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(3185mil,3492.441mil) on Component Side And Track (3171.22mil,3518.031mil)(3171.22mil,3521.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C17-2(3185mil,3492.441mil) on Component Side And Track (3198.78mil,3518.031mil)(3198.78mil,3521.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.563mil < 10mil) Between Pad C18-1(2795mil,3690.236mil) on Component Side And Text "C18" (2765mil,3720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.563mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.681mil < 10mil) Between Pad C20-1(2690mil,3685.197mil) on Component Side And Text "C20" (2644.941mil,3720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.392mil < 10mil) Between Pad C2-1(3472.559mil,3190mil) on Component Side And Text "C2" (3526.22mil,3180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.392mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(3472.559mil,3190mil) on Component Side And Track (3443.031mil,3176.22mil)(3446.968mil,3176.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-1(3472.559mil,3190mil) on Component Side And Track (3443.031mil,3203.78mil)(3446.968mil,3203.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(3277.441mil,3320mil) on Component Side And Track (3303.032mil,3306.22mil)(3306.969mil,3306.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-1(3277.441mil,3320mil) on Component Side And Track (3303.032mil,3333.78mil)(3306.969mil,3333.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C21-2(3332.559mil,3320mil) on Component Side And Track (3303.032mil,3306.22mil)(3306.969mil,3306.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C21-2(3332.559mil,3320mil) on Component Side And Track (3303.032mil,3333.78mil)(3306.969mil,3333.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(3417.441mil,3190mil) on Component Side And Track (3443.031mil,3176.22mil)(3446.968mil,3176.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(3417.441mil,3190mil) on Component Side And Track (3443.031mil,3203.78mil)(3446.968mil,3203.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.431mil < 10mil) Between Pad C22-1(2727.441mil,3490mil) on Component Side And Text "C22" (2622.756mil,3476.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.431mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(2727.441mil,3490mil) on Component Side And Track (2753.032mil,3476.22mil)(2756.969mil,3476.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-1(2727.441mil,3490mil) on Component Side And Track (2753.032mil,3503.78mil)(2756.969mil,3503.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C22-2(2782.559mil,3490mil) on Component Side And Track (2753.032mil,3476.22mil)(2756.969mil,3476.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C22-2(2782.559mil,3490mil) on Component Side And Track (2753.032mil,3503.78mil)(2756.969mil,3503.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(2544.291mil,2310mil) on Component Side And Track (2514.764mil,2296.22mil)(2518.701mil,2296.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C23-1(2544.291mil,2310mil) on Component Side And Track (2514.764mil,2323.78mil)(2518.701mil,2323.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(2489.173mil,2310mil) on Component Side And Track (2514.764mil,2296.22mil)(2518.701mil,2296.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(2489.173mil,2310mil) on Component Side And Track (2514.764mil,2323.78mil)(2518.701mil,2323.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.691mil < 10mil) Between Pad C24-1(2875mil,2349.882mil) on Component Side And Text "C24" (2830mil,2290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.691mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(3007.441mil,2386.969mil) on Component Side And Track (3033.032mil,2373.189mil)(3036.969mil,2373.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-1(3007.441mil,2386.969mil) on Component Side And Track (3033.032mil,2400.748mil)(3036.969mil,2400.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C25-2(3062.559mil,2386.969mil) on Component Side And Track (3033.032mil,2373.189mil)(3036.969mil,2373.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C25-2(3062.559mil,2386.969mil) on Component Side And Track (3033.032mil,2400.748mil)(3036.969mil,2400.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.793mil < 10mil) Between Pad C26-1(3007.441mil,2335mil) on Component Side And Text "C26" (2993.559mil,2275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(3007.441mil,2335mil) on Component Side And Track (3033.032mil,2321.22mil)(3036.969mil,2321.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-1(3007.441mil,2335mil) on Component Side And Track (3033.032mil,2348.78mil)(3036.969mil,2348.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.793mil < 10mil) Between Pad C26-2(3062.559mil,2335mil) on Component Side And Text "C26" (2993.559mil,2275mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C26-2(3062.559mil,2335mil) on Component Side And Track (3033.032mil,2321.22mil)(3036.969mil,2321.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C26-2(3062.559mil,2335mil) on Component Side And Track (3033.032mil,2348.78mil)(3036.969mil,2348.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.784mil < 10mil) Between Pad C27-1(3576.22mil,2400.59mil) on Component Side And Text "C28" (3508.386mil,2426.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-1(3576.22mil,2400.59mil) on Component Side And Track (3562.441mil,2371.063mil)(3562.441mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C27-1(3576.22mil,2400.59mil) on Component Side And Track (3590mil,2371.063mil)(3590mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.203mil < 10mil) Between Pad C27-2(3576.22mil,2345.472mil) on Component Side And Text "R31" (3496.968mil,2290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.203mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(3576.22mil,2345.472mil) on Component Side And Track (3562.441mil,2371.063mil)(3562.441mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C27-2(3576.22mil,2345.472mil) on Component Side And Track (3590mil,2371.063mil)(3590mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-1(3470mil,2412.559mil) on Component Side And Track (3456.22mil,2383.031mil)(3456.22mil,2386.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C28-1(3470mil,2412.559mil) on Component Side And Track (3483.78mil,2383.031mil)(3483.78mil,2386.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-2(3470mil,2357.441mil) on Component Side And Track (3456.22mil,2383.031mil)(3456.22mil,2386.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C28-2(3470mil,2357.441mil) on Component Side And Track (3483.78mil,2383.031mil)(3483.78mil,2386.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-1(3626.22mil,2400.59mil) on Component Side And Track (3612.441mil,2371.063mil)(3612.441mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C29-1(3626.22mil,2400.59mil) on Component Side And Track (3640mil,2371.063mil)(3640mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-2(3626.22mil,2345.472mil) on Component Side And Track (3612.441mil,2371.063mil)(3612.441mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C29-2(3626.22mil,2345.472mil) on Component Side And Track (3640mil,2371.063mil)(3640mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.784mil < 10mil) Between Pad C30-1(4609.466mil,2510mil) on Component Side And Text "C30" (4615mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C30-1(4609.466mil,2510mil) on Component Side And Track (4635.057mil,2496.22mil)(4638.994mil,2496.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C30-1(4609.466mil,2510mil) on Component Side And Track (4635.057mil,2523.78mil)(4638.994mil,2523.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.784mil < 10mil) Between Pad C30-2(4664.584mil,2510mil) on Component Side And Text "C30" (4615mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C30-2(4664.584mil,2510mil) on Component Side And Track (4635.057mil,2496.22mil)(4638.994mil,2496.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C30-2(4664.584mil,2510mil) on Component Side And Track (4635.057mil,2523.78mil)(4638.994mil,2523.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.052mil < 10mil) Between Pad C3-2(3550mil,2849.764mil) on Component Side And Text "C3" (3455mil,2830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.052mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.055mil < 10mil) Between Pad C6-1(2703.823mil,2870mil) on Component Side And Text "A" (1842.5mil,2830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(2703.823mil,2870mil) on Component Side And Track (2729.413mil,2856.22mil)(2733.35mil,2856.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(2703.823mil,2870mil) on Component Side And Track (2729.413mil,2883.78mil)(2733.35mil,2883.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(2758.941mil,2870mil) on Component Side And Track (2729.413mil,2856.22mil)(2733.35mil,2856.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C6-2(2758.941mil,2870mil) on Component Side And Track (2729.413mil,2883.78mil)(2733.35mil,2883.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.23mil < 10mil) Between Pad C7-1(2701.5mil,3235mil) on Component Side And Text "C1" (2755mil,3215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.23mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.292mil < 10mil) Between Pad C7-1(2701.5mil,3235mil) on Component Side And Text "U1" (2644.941mil,3227mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.292mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(2701.5mil,3235mil) on Component Side And Track (2671.972mil,3221.22mil)(2675.909mil,3221.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C7-1(2701.5mil,3235mil) on Component Side And Track (2671.972mil,3248.78mil)(2675.909mil,3248.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-2(2646.382mil,3235mil) on Component Side And Text "U1" (2644.941mil,3227mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(2646.382mil,3235mil) on Component Side And Track (2671.972mil,3221.22mil)(2675.909mil,3221.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(2646.382mil,3235mil) on Component Side And Track (2671.972mil,3248.78mil)(2675.909mil,3248.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(3347.559mil,3200mil) on Component Side And Track (3318.031mil,3186.22mil)(3321.968mil,3186.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C8-1(3347.559mil,3200mil) on Component Side And Track (3318.031mil,3213.78mil)(3321.968mil,3213.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(3292.441mil,3200mil) on Component Side And Track (3318.031mil,3186.22mil)(3321.968mil,3186.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(3292.441mil,3200mil) on Component Side And Track (3318.031mil,3213.78mil)(3321.968mil,3213.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.134mil < 10mil) Between Pad D10-1(4932.481mil,2420mil) on Component Side And Track (4899.74mil,2328.504mil)(4899.74mil,2391.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D10-1(4932.481mil,2420mil) on Component Side And Track (4899.74mil,2388.504mil)(4899.74mil,2451.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D10-1(4932.481mil,2420mil) on Component Side And Track (4899.74mil,2388.504mil)(4927mil,2388.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.35mil < 10mil) Between Pad D10-1(4932.481mil,2420mil) on Component Side And Track (4899.74mil,2391.496mil)(4926.575mil,2391.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D10-1(4932.481mil,2420mil) on Component Side And Track (4899.74mil,2451.496mil)(4926.575mil,2451.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.35mil < 10mil) Between Pad D10-1(4932.481mil,2420mil) on Component Side And Track (4899.74mil,2453.504mil)(4927mil,2453.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D10-1(4932.481mil,2420mil) on Component Side And Track (4970.866mil,2402.283mil)(4986.614mil,2402.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D10-1(4932.481mil,2420mil) on Component Side And Track (4970.866mil,2437.716mil)(4986.614mil,2437.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D10-2(5025mil,2420mil) on Component Side And Text "D10" (5060mil,2408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D10-2(5025mil,2420mil) on Component Side And Track (4970.866mil,2402.283mil)(4986.614mil,2402.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D10-2(5025mil,2420mil) on Component Side And Track (4970.866mil,2437.716mil)(4986.614mil,2437.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.35mil < 10mil) Between Pad D11-1(4932.481mil,2485mil) on Component Side And Track (4899.74mil,2451.496mil)(4926.575mil,2451.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D11-1(4932.481mil,2485mil) on Component Side And Track (4899.74mil,2453.504mil)(4899.74mil,2516.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D11-1(4932.481mil,2485mil) on Component Side And Track (4899.74mil,2453.504mil)(4927mil,2453.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D11-1(4932.481mil,2485mil) on Component Side And Track (4899.74mil,2516.496mil)(4926.575mil,2516.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D11-1(4932.481mil,2485mil) on Component Side And Track (4970.866mil,2467.283mil)(4986.614mil,2467.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D11-1(4932.481mil,2485mil) on Component Side And Track (4970.866mil,2502.716mil)(4986.614mil,2502.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D11-2(5025mil,2485mil) on Component Side And Text "D11" (5060mil,2471.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D11-2(5025mil,2485mil) on Component Side And Track (4970.866mil,2467.283mil)(4986.614mil,2467.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D11-2(5025mil,2485mil) on Component Side And Track (4970.866mil,2502.716mil)(4986.614mil,2502.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D12-1(1976.26mil,3780mil) on Component Side And Track (1922.126mil,3762.284mil)(1937.874mil,3762.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D12-1(1976.26mil,3780mil) on Component Side And Track (1922.126mil,3797.717mil)(1937.874mil,3797.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D12-1(1976.26mil,3780mil) on Component Side And Track (1981.74mil,3811.496mil)(2009mil,3811.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D12-1(1976.26mil,3780mil) on Component Side And Track (1982.165mil,3748.504mil)(2009mil,3748.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D12-1(1976.26mil,3780mil) on Component Side And Track (2009mil,3748.504mil)(2009mil,3811.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D12-2(1883.74mil,3780mil) on Component Side And Track (1922.126mil,3762.284mil)(1937.874mil,3762.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D12-2(1883.74mil,3780mil) on Component Side And Track (1922.126mil,3797.717mil)(1937.874mil,3797.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D13-1(5026.26mil,1390mil) on Component Side And Track (4972.126mil,1372.284mil)(4987.874mil,1372.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D13-1(5026.26mil,1390mil) on Component Side And Track (4972.126mil,1407.717mil)(4987.874mil,1407.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D13-1(5026.26mil,1390mil) on Component Side And Track (5031.74mil,1421.496mil)(5059mil,1421.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D13-1(5026.26mil,1390mil) on Component Side And Track (5032.165mil,1358.504mil)(5059mil,1358.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D13-1(5026.26mil,1390mil) on Component Side And Track (5059mil,1358.504mil)(5059mil,1421.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D13-2(4933.74mil,1390mil) on Component Side And Track (4972.126mil,1372.284mil)(4987.874mil,1372.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D13-2(4933.74mil,1390mil) on Component Side And Track (4972.126mil,1407.717mil)(4987.874mil,1407.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D14-1(5026.26mil,1750mil) on Component Side And Track (4972.126mil,1732.284mil)(4987.874mil,1732.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D14-1(5026.26mil,1750mil) on Component Side And Track (4972.126mil,1767.717mil)(4987.874mil,1767.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D14-1(5026.26mil,1750mil) on Component Side And Track (5031.74mil,1781.496mil)(5059mil,1781.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D14-1(5026.26mil,1750mil) on Component Side And Track (5032.165mil,1718.504mil)(5059mil,1718.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D14-1(5026.26mil,1750mil) on Component Side And Track (5059mil,1718.504mil)(5059mil,1781.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D14-2(4933.74mil,1750mil) on Component Side And Track (4972.126mil,1732.284mil)(4987.874mil,1732.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D14-2(4933.74mil,1750mil) on Component Side And Track (4972.126mil,1767.717mil)(4987.874mil,1767.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D15-1(5026.26mil,1640mil) on Component Side And Track (4972.126mil,1622.284mil)(4987.874mil,1622.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D15-1(5026.26mil,1640mil) on Component Side And Track (4972.126mil,1657.717mil)(4987.874mil,1657.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D15-1(5026.26mil,1640mil) on Component Side And Track (5031.74mil,1671.496mil)(5059mil,1671.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D15-1(5026.26mil,1640mil) on Component Side And Track (5032.165mil,1608.504mil)(5059mil,1608.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D15-1(5026.26mil,1640mil) on Component Side And Track (5059mil,1608.504mil)(5059mil,1671.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D15-2(4933.74mil,1640mil) on Component Side And Track (4972.126mil,1622.284mil)(4987.874mil,1622.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D15-2(4933.74mil,1640mil) on Component Side And Track (4972.126mil,1657.717mil)(4987.874mil,1657.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D16-1(5026.26mil,1515mil) on Component Side And Track (4972.126mil,1497.284mil)(4987.874mil,1497.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D16-1(5026.26mil,1515mil) on Component Side And Track (4972.126mil,1532.717mil)(4987.874mil,1532.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D16-1(5026.26mil,1515mil) on Component Side And Track (5031.74mil,1546.496mil)(5059mil,1546.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D16-1(5026.26mil,1515mil) on Component Side And Track (5032.165mil,1483.504mil)(5059mil,1483.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D16-1(5026.26mil,1515mil) on Component Side And Track (5059mil,1483.504mil)(5059mil,1546.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.856mil < 10mil) Between Pad D16-2(4933.74mil,1515mil) on Component Side And Text "D16" (4915mil,1455mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.856mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D16-2(4933.74mil,1515mil) on Component Side And Track (4972.126mil,1497.284mil)(4987.874mil,1497.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D16-2(4933.74mil,1515mil) on Component Side And Track (4972.126mil,1532.717mil)(4987.874mil,1532.717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D4-1(4932.481mil,2045mil) on Component Side And Track (4899.74mil,2013.504mil)(4899.74mil,2076.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D4-1(4932.481mil,2045mil) on Component Side And Track (4899.74mil,2013.504mil)(4927mil,2013.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D4-1(4932.481mil,2045mil) on Component Side And Track (4899.74mil,2076.496mil)(4926.575mil,2076.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.35mil < 10mil) Between Pad D4-1(4932.481mil,2045mil) on Component Side And Track (4899.74mil,2078.504mil)(4927mil,2078.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D4-1(4932.481mil,2045mil) on Component Side And Track (4970.866mil,2027.283mil)(4986.614mil,2027.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D4-1(4932.481mil,2045mil) on Component Side And Track (4970.866mil,2062.716mil)(4986.614mil,2062.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D4-2(5025mil,2045mil) on Component Side And Text "D4" (5060mil,2027.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D4-2(5025mil,2045mil) on Component Side And Track (4970.866mil,2027.283mil)(4986.614mil,2027.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D4-2(5025mil,2045mil) on Component Side And Track (4970.866mil,2062.716mil)(4986.614mil,2062.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.35mil < 10mil) Between Pad D5-1(4932.481mil,2110mil) on Component Side And Track (4899.74mil,2076.496mil)(4926.575mil,2076.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D5-1(4932.481mil,2110mil) on Component Side And Track (4899.74mil,2078.504mil)(4899.74mil,2141.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D5-1(4932.481mil,2110mil) on Component Side And Track (4899.74mil,2078.504mil)(4927mil,2078.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D5-1(4932.481mil,2110mil) on Component Side And Track (4899.74mil,2141.496mil)(4926.575mil,2141.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.366mil < 10mil) Between Pad D5-1(4932.481mil,2110mil) on Component Side And Track (4899.74mil,2142.52mil)(4927mil,2142.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-1(4932.481mil,2110mil) on Component Side And Track (4970.866mil,2092.283mil)(4986.614mil,2092.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-1(4932.481mil,2110mil) on Component Side And Track (4970.866mil,2127.716mil)(4986.614mil,2127.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D5-2(5025mil,2110mil) on Component Side And Text "D5" (5060mil,2096.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-2(5025mil,2110mil) on Component Side And Track (4970.866mil,2092.283mil)(4986.614mil,2092.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D5-2(5025mil,2110mil) on Component Side And Track (4970.866mil,2127.716mil)(4986.614mil,2127.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.366mil < 10mil) Between Pad D6-1(4932.481mil,2174.016mil) on Component Side And Track (4899.74mil,2141.496mil)(4926.575mil,2141.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D6-1(4932.481mil,2174.016mil) on Component Side And Track (4899.74mil,2142.52mil)(4899.74mil,2205.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D6-1(4932.481mil,2174.016mil) on Component Side And Track (4899.74mil,2142.52mil)(4927mil,2142.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad D6-1(4932.481mil,2174.016mil) on Component Side And Track (4899.74mil,2203.504mil)(4899.74mil,2266.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad D6-1(4932.481mil,2174.016mil) on Component Side And Track (4899.74mil,2203.504mil)(4927mil,2203.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D6-1(4932.481mil,2174.016mil) on Component Side And Track (4899.74mil,2205.512mil)(4926.575mil,2205.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D6-1(4932.481mil,2174.016mil) on Component Side And Track (4970.866mil,2156.299mil)(4986.614mil,2156.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D6-1(4932.481mil,2174.016mil) on Component Side And Track (4970.866mil,2191.732mil)(4986.614mil,2191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D6-2(5025mil,2174.016mil) on Component Side And Text "D6" (5060mil,2156.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D6-2(5025mil,2174.016mil) on Component Side And Track (4970.866mil,2156.299mil)(4986.614mil,2156.299mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D6-2(5025mil,2174.016mil) on Component Side And Track (4970.866mil,2191.732mil)(4986.614mil,2191.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad D7-1(4932.481mil,2235mil) on Component Side And Track (4899.74mil,2142.52mil)(4899.74mil,2205.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D7-1(4932.481mil,2235mil) on Component Side And Track (4899.74mil,2203.504mil)(4899.74mil,2266.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D7-1(4932.481mil,2235mil) on Component Side And Track (4899.74mil,2203.504mil)(4927mil,2203.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad D7-1(4932.481mil,2235mil) on Component Side And Track (4899.74mil,2205.512mil)(4926.575mil,2205.512mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.134mil < 10mil) Between Pad D7-1(4932.481mil,2235mil) on Component Side And Track (4899.74mil,2263.504mil)(4899.74mil,2326.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.35mil < 10mil) Between Pad D7-1(4932.481mil,2235mil) on Component Side And Track (4899.74mil,2263.504mil)(4927mil,2263.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D7-1(4932.481mil,2235mil) on Component Side And Track (4899.74mil,2266.496mil)(4926.575mil,2266.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D7-1(4932.481mil,2235mil) on Component Side And Track (4970.866mil,2217.283mil)(4986.614mil,2217.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D7-1(4932.481mil,2235mil) on Component Side And Track (4970.866mil,2252.716mil)(4986.614mil,2252.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D7-2(5025mil,2235mil) on Component Side And Text "D7" (5060mil,2221.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D7-2(5025mil,2235mil) on Component Side And Track (4970.866mil,2217.283mil)(4986.614mil,2217.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D7-2(5025mil,2235mil) on Component Side And Track (4970.866mil,2252.716mil)(4986.614mil,2252.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.134mil < 10mil) Between Pad D8-1(4932.481mil,2295mil) on Component Side And Track (4899.74mil,2203.504mil)(4899.74mil,2266.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D8-1(4932.481mil,2295mil) on Component Side And Track (4899.74mil,2263.504mil)(4899.74mil,2326.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D8-1(4932.481mil,2295mil) on Component Side And Track (4899.74mil,2263.504mil)(4927mil,2263.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.35mil < 10mil) Between Pad D8-1(4932.481mil,2295mil) on Component Side And Track (4899.74mil,2266.496mil)(4926.575mil,2266.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D8-1(4932.481mil,2295mil) on Component Side And Track (4899.74mil,2326.496mil)(4926.575mil,2326.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.35mil < 10mil) Between Pad D8-1(4932.481mil,2295mil) on Component Side And Track (4899.74mil,2328.504mil)(4927mil,2328.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D8-1(4932.481mil,2295mil) on Component Side And Track (4970.866mil,2277.283mil)(4986.614mil,2277.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D8-1(4932.481mil,2295mil) on Component Side And Track (4970.866mil,2312.716mil)(4986.614mil,2312.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D8-2(5025mil,2295mil) on Component Side And Text "D8" (5060mil,2280mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D8-2(5025mil,2295mil) on Component Side And Track (4970.866mil,2277.283mil)(4986.614mil,2277.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D8-2(5025mil,2295mil) on Component Side And Track (4970.866mil,2312.716mil)(4986.614mil,2312.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.35mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4899.74mil,2326.496mil)(4926.575mil,2326.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.634mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4899.74mil,2328.504mil)(4899.74mil,2391.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4899.74mil,2328.504mil)(4927mil,2328.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.134mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4899.74mil,2388.504mil)(4899.74mil,2451.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.35mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4899.74mil,2388.504mil)(4927mil,2388.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4899.74mil,2391.496mil)(4926.575mil,2391.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4970.866mil,2342.283mil)(4986.614mil,2342.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-1(4932.481mil,2360mil) on Component Side And Track (4970.866mil,2377.716mil)(4986.614mil,2377.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.893mil < 10mil) Between Pad D9-2(5025mil,2360mil) on Component Side And Text "D9" (5060mil,2345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-2(5025mil,2360mil) on Component Side And Track (4970.866mil,2342.283mil)(4986.614mil,2342.283mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad D9-2(5025mil,2360mil) on Component Side And Track (4970.866mil,2377.716mil)(4986.614mil,2377.716mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-1(3965mil,3070mil) on Component Side And Track (3845mil,3055mil)(3920mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-1(3965mil,3070mil) on Component Side And Track (4010mil,3055mil)(4310mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-1(3965mil,3310mil) on Component Side And Track (3845mil,3325mil)(3920mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-1(3965mil,3310mil) on Component Side And Track (4010mil,3325mil)(4310mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-2(4355mil,3070mil) on Component Side And Track (4010mil,3055mil)(4310mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-2(4355mil,3070mil) on Component Side And Track (4400mil,3055mil)(4470mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-2(4355mil,3310mil) on Component Side And Track (4010mil,3325mil)(4310mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F1-2(4355mil,3310mil) on Component Side And Track (4400mil,3325mil)(4470mil,3325mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-1(3970mil,2680mil) on Component Side And Track (3850mil,2665mil)(3925mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-1(3970mil,2680mil) on Component Side And Track (4015mil,2665mil)(4315mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-1(3970mil,2920mil) on Component Side And Track (3850mil,2935mil)(3925mil,2935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-1(3970mil,2920mil) on Component Side And Track (4015mil,2935mil)(4315mil,2935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-2(4360mil,2680mil) on Component Side And Track (4015mil,2665mil)(4315mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-2(4360mil,2680mil) on Component Side And Track (4405mil,2665mil)(4475mil,2665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-2(4360mil,2920mil) on Component Side And Track (4015mil,2935mil)(4315mil,2935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F2-2(4360mil,2920mil) on Component Side And Track (4405mil,2935mil)(4475mil,2935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-1(4122.5mil,3462.5mil) on Component Side And Track (4002.5mil,3447.5mil)(4077.5mil,3447.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-1(4122.5mil,3462.5mil) on Component Side And Track (4167.5mil,3447.5mil)(4467.5mil,3447.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-1(4122.5mil,3702.5mil) on Component Side And Track (4002.5mil,3717.5mil)(4077.5mil,3717.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-1(4122.5mil,3702.5mil) on Component Side And Track (4167.5mil,3717.5mil)(4467.5mil,3717.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-2(4512.5mil,3462.5mil) on Component Side And Track (4167.5mil,3447.5mil)(4467.5mil,3447.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-2(4512.5mil,3462.5mil) on Component Side And Track (4557.5mil,3447.5mil)(4627.5mil,3447.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-2(4512.5mil,3702.5mil) on Component Side And Track (4167.5mil,3717.5mil)(4467.5mil,3717.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad F3-2(4512.5mil,3702.5mil) on Component Side And Track (4557.5mil,3717.5mil)(4627.5mil,3717.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad L1-1(2919.689mil,3170mil) on Component Side And Track (2887.209mil,3042.047mil)(2887.209mil,3095.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad L1-1(2919.689mil,3170mil) on Component Side And Track (2887.209mil,3244.803mil)(2887.209mil,3297.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.303mil < 10mil) Between Pad L1-2(3138.193mil,3170mil) on Component Side And Track (3170.673mil,3042.047mil)(3170.673mil,3095.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad L1-2(3138.193mil,3170mil) on Component Side And Track (3170.673mil,3244.803mil)(3170.673mil,3297.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.067mil < 10mil) Between Pad L2-1(3552.835mil,3135mil) on Component Side And Text "C2" (3526.22mil,3180mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.511mil < 10mil) Between Pad P1-1(1240mil,3225mil) on Multi-Layer And Track (1043.738mil,3126.262mil)(1043.738mil,3323.738mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.511mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(3277.441mil,3370mil) on Component Side And Track (3303.032mil,3356.22mil)(3306.968mil,3356.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(3277.441mil,3370mil) on Component Side And Track (3303.032mil,3383.78mil)(3306.968mil,3383.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(3332.559mil,3370mil) on Component Side And Track (3303.032mil,3356.22mil)(3306.968mil,3356.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R10-2(3332.559mil,3370mil) on Component Side And Track (3303.032mil,3383.78mil)(3306.968mil,3383.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(3455.118mil,3495mil) on Component Side And Track (3425.591mil,3481.22mil)(3429.528mil,3481.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R11-1(3455.118mil,3495mil) on Component Side And Track (3425.591mil,3508.78mil)(3429.528mil,3508.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(3400mil,3495mil) on Component Side And Track (3425.591mil,3481.22mil)(3429.528mil,3481.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(3400mil,3495mil) on Component Side And Track (3425.591mil,3508.78mil)(3429.528mil,3508.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(2727.441mil,3390mil) on Component Side And Track (2753.032mil,3376.22mil)(2756.968mil,3376.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(2727.441mil,3390mil) on Component Side And Track (2753.032mil,3403.78mil)(2756.968mil,3403.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(2782.559mil,3390mil) on Component Side And Track (2753.032mil,3376.22mil)(2756.968mil,3376.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R12-2(2782.559mil,3390mil) on Component Side And Track (2753.032mil,3403.78mil)(2756.968mil,3403.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.038mil < 10mil) Between Pad R13-1(3042.441mil,3355mil) on Component Side And Text "R13" (2942.148mil,3356.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.038mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(3042.441mil,3355mil) on Component Side And Track (3068.032mil,3341.22mil)(3071.968mil,3341.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(3042.441mil,3355mil) on Component Side And Track (3068.032mil,3368.78mil)(3071.968mil,3368.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.469mil < 10mil) Between Pad R13-2(3097.559mil,3355mil) on Component Side And Text "*" (3117.441mil,3421.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.469mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-2(3097.559mil,3355mil) on Component Side And Track (3068.032mil,3341.22mil)(3071.968mil,3341.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R13-2(3097.559mil,3355mil) on Component Side And Track (3068.032mil,3368.78mil)(3071.968mil,3368.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(2727.441mil,3440mil) on Component Side And Track (2753.032mil,3426.22mil)(2756.968mil,3426.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(2727.441mil,3440mil) on Component Side And Track (2753.032mil,3453.78mil)(2756.968mil,3453.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-2(2782.559mil,3440mil) on Component Side And Track (2753.032mil,3426.22mil)(2756.968mil,3426.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R14-2(2782.559mil,3440mil) on Component Side And Track (2753.032mil,3453.78mil)(2756.968mil,3453.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.198mil < 10mil) Between Pad R15-1(3232.559mil,3447.185mil) on Component Side And Text "R15" (3167mil,3388.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.198mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(3232.559mil,3447.185mil) on Component Side And Track (3203.032mil,3433.405mil)(3206.968mil,3433.405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R15-1(3232.559mil,3447.185mil) on Component Side And Track (3203.032mil,3460.965mil)(3206.968mil,3460.965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.198mil < 10mil) Between Pad R15-2(3177.441mil,3447.185mil) on Component Side And Text "R15" (3167mil,3388.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.198mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(3177.441mil,3447.185mil) on Component Side And Track (3203.032mil,3433.405mil)(3206.968mil,3433.405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(3177.441mil,3447.185mil) on Component Side And Track (3203.032mil,3460.965mil)(3206.968mil,3460.965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-3(2939.173mil,2529.528mil) on Component Side And Text "R26" (2980mil,2426.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.783mil < 10mil) Between Pad R17-1(2637.441mil,2585mil) on Component Side And Text "R17" (2625mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(2637.441mil,2585mil) on Component Side And Track (2663.032mil,2571.22mil)(2666.968mil,2571.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(2637.441mil,2585mil) on Component Side And Track (2663.032mil,2598.78mil)(2666.968mil,2598.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.783mil < 10mil) Between Pad R17-2(2692.559mil,2585mil) on Component Side And Text "R17" (2625mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(2692.559mil,2585mil) on Component Side And Track (2663.032mil,2571.22mil)(2666.968mil,2571.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R17-2(2692.559mil,2585mil) on Component Side And Track (2663.032mil,2598.78mil)(2666.968mil,2598.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.783mil < 10mil) Between Pad R18-1(2517.441mil,2585mil) on Component Side And Text "R18" (2505mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(2517.441mil,2585mil) on Component Side And Track (2543.032mil,2571.22mil)(2546.968mil,2571.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(2517.441mil,2585mil) on Component Side And Track (2543.032mil,2598.78mil)(2546.968mil,2598.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.783mil < 10mil) Between Pad R18-2(2572.559mil,2585mil) on Component Side And Text "R18" (2505mil,2615mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-2(2572.559mil,2585mil) on Component Side And Track (2543.032mil,2571.22mil)(2546.968mil,2571.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R18-2(2572.559mil,2585mil) on Component Side And Track (2543.032mil,2598.78mil)(2546.968mil,2598.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(3797.559mil,2563.78mil) on Component Side And Track (3768.032mil,2550mil)(3771.968mil,2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R19-1(3797.559mil,2563.78mil) on Component Side And Track (3768.032mil,2577.559mil)(3771.968mil,2577.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(3742.441mil,2563.78mil) on Component Side And Track (3768.032mil,2550mil)(3771.968mil,2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(3742.441mil,2563.78mil) on Component Side And Track (3768.032mil,2577.559mil)(3771.968mil,2577.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.573mil < 10mil) Between Pad R20-1(3797.559mil,2403.78mil) on Component Side And Text "R25" (3790mil,2345mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(3797.559mil,2403.78mil) on Component Side And Track (3768.032mil,2390mil)(3771.968mil,2390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R20-1(3797.559mil,2403.78mil) on Component Side And Track (3768.032mil,2417.559mil)(3771.968mil,2417.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(3742.441mil,2403.78mil) on Component Side And Track (3768.032mil,2390mil)(3771.968mil,2390mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(3742.441mil,2403.78mil) on Component Side And Track (3768.032mil,2417.559mil)(3771.968mil,2417.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.783mil < 10mil) Between Pad R21-1(3467.441mil,2570mil) on Component Side And Text "R21" (3465mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(3467.441mil,2570mil) on Component Side And Track (3493.032mil,2556.22mil)(3496.968mil,2556.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(3467.441mil,2570mil) on Component Side And Track (3493.032mil,2583.78mil)(3496.968mil,2583.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.783mil < 10mil) Between Pad R21-2(3522.559mil,2570mil) on Component Side And Text "R21" (3465mil,2600mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-2(3522.559mil,2570mil) on Component Side And Track (3493.032mil,2556.22mil)(3496.968mil,2556.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R21-2(3522.559mil,2570mil) on Component Side And Track (3493.032mil,2583.78mil)(3496.968mil,2583.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(3742.441mil,2513.78mil) on Component Side And Track (3768.032mil,2500mil)(3771.968mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(3742.441mil,2513.78mil) on Component Side And Track (3768.032mil,2527.559mil)(3771.968mil,2527.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-2(3797.559mil,2513.78mil) on Component Side And Track (3768.032mil,2500mil)(3771.968mil,2500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R22-2(3797.559mil,2513.78mil) on Component Side And Track (3768.032mil,2527.559mil)(3771.968mil,2527.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.793mil < 10mil) Between Pad R23-1(3060mil,2489.528mil) on Component Side And Text "R23" (3115mil,2426.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-1(3060mil,2489.528mil) on Component Side And Track (3046.22mil,2460mil)(3046.22mil,2463.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R23-1(3060mil,2489.528mil) on Component Side And Track (3073.78mil,2460mil)(3073.78mil,2463.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.793mil < 10mil) Between Pad R23-2(3060mil,2434.41mil) on Component Side And Text "R23" (3115mil,2426.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-2(3060mil,2434.41mil) on Component Side And Track (3046.22mil,2460mil)(3046.22mil,2463.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R23-2(3060mil,2434.41mil) on Component Side And Track (3073.78mil,2460mil)(3073.78mil,2463.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.911mil < 10mil) Between Pad R24-1(3467.441mil,2520mil) on Component Side And Text "R24" (3456.22mil,2459.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.911mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-1(3467.441mil,2520mil) on Component Side And Track (3493.032mil,2506.22mil)(3496.968mil,2506.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-1(3467.441mil,2520mil) on Component Side And Track (3493.032mil,2533.78mil)(3496.968mil,2533.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.911mil < 10mil) Between Pad R24-2(3522.559mil,2520mil) on Component Side And Text "R24" (3456.22mil,2459.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.911mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R24-2(3522.559mil,2520mil) on Component Side And Track (3493.032mil,2506.22mil)(3496.968mil,2506.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R24-2(3522.559mil,2520mil) on Component Side And Track (3493.032mil,2533.78mil)(3496.968mil,2533.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(3742.441mil,2458.78mil) on Component Side And Track (3768.032mil,2445mil)(3771.968mil,2445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-1(3742.441mil,2458.78mil) on Component Side And Track (3768.032mil,2472.559mil)(3771.968mil,2472.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R25-2(3797.559mil,2458.78mil) on Component Side And Track (3768.032mil,2445mil)(3771.968mil,2445mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R25-2(3797.559mil,2458.78mil) on Component Side And Track (3768.032mil,2472.559mil)(3771.968mil,2472.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.783mil < 10mil) Between Pad R26-1(3010mil,2434.41mil) on Component Side And Text "R26" (2980mil,2426.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(3010mil,2434.41mil) on Component Side And Track (2996.22mil,2460mil)(2996.22mil,2463.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-1(3010mil,2434.41mil) on Component Side And Track (3023.78mil,2460mil)(3023.78mil,2463.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.783mil < 10mil) Between Pad R26-2(3010mil,2489.528mil) on Component Side And Text "R26" (2980mil,2426.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.783mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R26-2(3010mil,2489.528mil) on Component Side And Track (2996.22mil,2460mil)(2996.22mil,2463.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R26-2(3010mil,2489.528mil) on Component Side And Track (3023.78mil,2460mil)(3023.78mil,2463.937mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-1(4806.181mil,2045mil) on Component Side And Track (4831.772mil,2031.22mil)(4835.709mil,2031.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-1(4806.181mil,2045mil) on Component Side And Track (4831.772mil,2058.78mil)(4835.709mil,2058.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R27-2(4861.3mil,2045mil) on Component Side And Track (4831.772mil,2031.22mil)(4835.709mil,2031.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R27-2(4861.3mil,2045mil) on Component Side And Track (4831.772mil,2058.78mil)(4835.709mil,2058.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R27-2(4861.3mil,2045mil) on Component Side And Track (4888.78mil,1861.22mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-1(4806.181mil,2110mil) on Component Side And Track (4831.772mil,2096.22mil)(4835.709mil,2096.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-1(4806.181mil,2110mil) on Component Side And Track (4831.772mil,2123.78mil)(4835.709mil,2123.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R28-2(4861.3mil,2110mil) on Component Side And Track (4831.772mil,2096.22mil)(4835.709mil,2096.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R28-2(4861.3mil,2110mil) on Component Side And Track (4831.772mil,2123.78mil)(4835.709mil,2123.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R28-2(4861.3mil,2110mil) on Component Side And Track (4888.78mil,1861.22mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-1(4806.181mil,2175mil) on Component Side And Track (4831.772mil,2161.22mil)(4835.709mil,2161.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-1(4806.181mil,2175mil) on Component Side And Track (4831.772mil,2188.78mil)(4835.709mil,2188.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R29-2(4861.3mil,2175mil) on Component Side And Track (4831.772mil,2161.22mil)(4835.709mil,2161.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R29-2(4861.3mil,2175mil) on Component Side And Track (4831.772mil,2188.78mil)(4835.709mil,2188.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R29-2(4861.3mil,2175mil) on Component Side And Track (4888.78mil,1861.22mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-1(4806.181mil,2235mil) on Component Side And Track (4831.772mil,2221.22mil)(4835.709mil,2221.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-1(4806.181mil,2235mil) on Component Side And Track (4831.772mil,2248.78mil)(4835.709mil,2248.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R30-2(4861.3mil,2235mil) on Component Side And Track (4831.772mil,2221.22mil)(4835.709mil,2221.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R30-2(4861.3mil,2235mil) on Component Side And Track (4831.772mil,2248.78mil)(4835.709mil,2248.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R30-2(4861.3mil,2235mil) on Component Side And Track (4888.78mil,1861.22mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(2701.5mil,3290mil) on Component Side And Track (2671.972mil,3276.22mil)(2675.909mil,3276.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R3-1(2701.5mil,3290mil) on Component Side And Track (2671.972mil,3303.78mil)(2675.909mil,3303.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.203mil < 10mil) Between Pad R31-1(3526.22mil,2345.472mil) on Component Side And Text "R31" (3496.968mil,2290mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.203mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-1(3526.22mil,2345.472mil) on Component Side And Track (3512.441mil,2371.063mil)(3512.441mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-1(3526.22mil,2345.472mil) on Component Side And Track (3540mil,2371.063mil)(3540mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.784mil < 10mil) Between Pad R31-2(3526.22mil,2400.591mil) on Component Side And Text "C28" (3508.386mil,2426.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R31-2(3526.22mil,2400.591mil) on Component Side And Track (3512.441mil,2371.063mil)(3512.441mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R31-2(3526.22mil,2400.591mil) on Component Side And Track (3540mil,2371.063mil)(3540mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(2646.382mil,3290mil) on Component Side And Track (2671.972mil,3276.22mil)(2675.909mil,3276.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(2646.382mil,3290mil) on Component Side And Track (2671.972mil,3303.78mil)(2675.909mil,3303.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.928mil < 10mil) Between Pad R32-1(4806.181mil,2295mil) on Component Side And Text "R32" (4700mil,2281.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-1(4806.181mil,2295mil) on Component Side And Track (4831.772mil,2281.22mil)(4835.709mil,2281.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-1(4806.181mil,2295mil) on Component Side And Track (4831.772mil,2308.78mil)(4835.709mil,2308.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R32-2(4861.3mil,2295mil) on Component Side And Track (4831.772mil,2281.22mil)(4835.709mil,2281.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R32-2(4861.3mil,2295mil) on Component Side And Track (4831.772mil,2308.78mil)(4835.709mil,2308.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R32-2(4861.3mil,2295mil) on Component Side And Track (4888.78mil,1861.22mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.928mil < 10mil) Between Pad R33-1(4806.181mil,2360mil) on Component Side And Text "R33" (4700mil,2346.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-1(4806.181mil,2360mil) on Component Side And Track (4831.772mil,2346.22mil)(4835.709mil,2346.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-1(4806.181mil,2360mil) on Component Side And Track (4831.772mil,2373.78mil)(4835.709mil,2373.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R33-2(4861.3mil,2360mil) on Component Side And Track (4831.772mil,2346.22mil)(4835.709mil,2346.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R33-2(4861.3mil,2360mil) on Component Side And Track (4831.772mil,2373.78mil)(4835.709mil,2373.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R33-2(4861.3mil,2360mil) on Component Side And Track (4888.78mil,1861.22mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.98mil < 10mil) Between Pad R34-1(3676.22mil,2345.472mil) on Component Side And Text "C27" (3670mil,2319.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-1(3676.22mil,2345.472mil) on Component Side And Track (3662.441mil,2371.063mil)(3662.441mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-1(3676.22mil,2345.472mil) on Component Side And Track (3690mil,2371.063mil)(3690mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R34-2(3676.22mil,2400.591mil) on Component Side And Track (3662.441mil,2371.063mil)(3662.441mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R34-2(3676.22mil,2400.591mil) on Component Side And Track (3690mil,2371.063mil)(3690mil,2375mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.928mil < 10mil) Between Pad R35-1(4806.181mil,2420mil) on Component Side And Text "R35" (4700mil,2408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-1(4806.181mil,2420mil) on Component Side And Track (4831.772mil,2406.22mil)(4835.709mil,2406.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-1(4806.181mil,2420mil) on Component Side And Track (4831.772mil,2433.78mil)(4835.709mil,2433.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R35-2(4861.3mil,2420mil) on Component Side And Track (4831.772mil,2406.22mil)(4835.709mil,2406.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R35-2(4861.3mil,2420mil) on Component Side And Track (4831.772mil,2433.78mil)(4835.709mil,2433.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R35-2(4861.3mil,2420mil) on Component Side And Track (4888.78mil,1861.22mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.928mil < 10mil) Between Pad R36-1(4806.181mil,2485mil) on Component Side And Text "R36" (4700mil,2471.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.928mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-1(4806.181mil,2485mil) on Component Side And Track (4831.772mil,2471.22mil)(4835.709mil,2471.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-1(4806.181mil,2485mil) on Component Side And Track (4831.772mil,2498.78mil)(4835.709mil,2498.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R36-2(4861.3mil,2485mil) on Component Side And Track (4831.772mil,2471.22mil)(4835.709mil,2471.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R36-2(4861.3mil,2485mil) on Component Side And Track (4831.772mil,2498.78mil)(4835.709mil,2498.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.701mil < 10mil) Between Pad R36-2(4861.3mil,2485mil) on Component Side And Track (4888.78mil,1861.22mil)(4888.78mil,2540mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.784mil < 10mil) Between Pad R37-1(1822.559mil,3780mil) on Component Side And Text "R37" (1765mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-1(1822.559mil,3780mil) on Component Side And Track (1793.032mil,3766.22mil)(1796.968mil,3766.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R37-1(1822.559mil,3780mil) on Component Side And Track (1793.032mil,3793.78mil)(1796.968mil,3793.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.784mil < 10mil) Between Pad R37-2(1767.441mil,3780mil) on Component Side And Text "R37" (1765mil,3810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-2(1767.441mil,3780mil) on Component Side And Track (1793.032mil,3766.22mil)(1796.968mil,3766.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R37-2(1767.441mil,3780mil) on Component Side And Track (1793.032mil,3793.78mil)(1796.968mil,3793.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.171mil < 10mil) Between Pad R38-1(4875mil,1362.441mil) on Component Side And Text "R38" (4810.709mil,1310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.171mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-1(4875mil,1362.441mil) on Component Side And Track (4861.22mil,1388.032mil)(4861.22mil,1391.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-1(4875mil,1362.441mil) on Component Side And Track (4888.78mil,1388.032mil)(4888.78mil,1391.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 10mil) Between Pad R38-2(4875mil,1417.559mil) on Component Side And Text "R41" (4830mil,1440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R38-2(4875mil,1417.559mil) on Component Side And Track (4861.22mil,1388.032mil)(4861.22mil,1391.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R38-2(4875mil,1417.559mil) on Component Side And Track (4888.78mil,1388.032mil)(4888.78mil,1391.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-1(4875mil,1722.441mil) on Component Side And Track (4861.22mil,1748.032mil)(4861.22mil,1751.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-1(4875mil,1722.441mil) on Component Side And Track (4888.78mil,1748.032mil)(4888.78mil,1751.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R39-2(4875mil,1777.559mil) on Component Side And Track (4861.22mil,1748.032mil)(4861.22mil,1751.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R39-2(4875mil,1777.559mil) on Component Side And Track (4888.78mil,1748.032mil)(4888.78mil,1751.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.171mil < 10mil) Between Pad R40-1(4875mil,1607.441mil) on Component Side And Text "R40" (4810.709mil,1560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.171mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R40-1(4875mil,1607.441mil) on Component Side And Track (4861.22mil,1633.032mil)(4861.22mil,1636.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R40-1(4875mil,1607.441mil) on Component Side And Track (4888.78mil,1633.032mil)(4888.78mil,1636.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R40-2(4875mil,1662.559mil) on Component Side And Track (4861.22mil,1633.032mil)(4861.22mil,1636.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R40-2(4875mil,1662.559mil) on Component Side And Track (4888.78mil,1633.032mil)(4888.78mil,1636.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R4-1(3349.528mil,3250mil) on Component Side And Track (3312.126mil,3236.22mil)(3327.874mil,3236.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R4-1(3349.528mil,3250mil) on Component Side And Track (3312.126mil,3263.78mil)(3327.874mil,3263.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.171mil < 10mil) Between Pad R41-1(4875mil,1487.441mil) on Component Side And Text "R41" (4830mil,1440mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.171mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-1(4875mil,1487.441mil) on Component Side And Track (4861.22mil,1513.032mil)(4861.22mil,1516.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-1(4875mil,1487.441mil) on Component Side And Track (4888.78mil,1513.032mil)(4888.78mil,1516.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.161mil < 10mil) Between Pad R41-2(4875mil,1542.559mil) on Component Side And Text "R40" (4810.709mil,1560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R41-2(4875mil,1542.559mil) on Component Side And Track (4861.22mil,1513.032mil)(4861.22mil,1516.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R41-2(4875mil,1542.559mil) on Component Side And Track (4888.78mil,1513.032mil)(4888.78mil,1516.968mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.209mil < 10mil) Between Pad R4-2(3290.472mil,3250mil) on Component Side And Text "R4" (3215mil,3235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R4-2(3290.472mil,3250mil) on Component Side And Track (3312.126mil,3236.22mil)(3327.874mil,3236.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R4-2(3290.472mil,3250mil) on Component Side And Track (3312.126mil,3263.78mil)(3327.874mil,3263.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R5-1(3260mil,3060.472mil) on Component Side And Track (3246.22mil,3082.126mil)(3246.22mil,3097.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R5-1(3260mil,3060.472mil) on Component Side And Track (3273.78mil,3082.126mil)(3273.78mil,3097.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad R5-2(3260mil,3119.528mil) on Component Side And Track (3246.22mil,3082.126mil)(3246.22mil,3097.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.866mil < 10mil) Between Pad R5-2(3260mil,3119.528mil) on Component Side And Track (3273.78mil,3082.126mil)(3273.78mil,3097.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.866mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(2608.941mil,3124.882mil) on Component Side And Track (2595.161mil,3150.472mil)(2595.161mil,3154.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(2608.941mil,3124.882mil) on Component Side And Track (2622.721mil,3150.472mil)(2622.721mil,3154.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-2(2608.941mil,3180mil) on Component Side And Track (2595.161mil,3150.472mil)(2595.161mil,3154.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R6-2(2608.941mil,3180mil) on Component Side And Track (2622.721mil,3150.472mil)(2622.721mil,3154.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.919mil < 10mil) Between Pad R7-1(3457.559mil,3320mil) on Component Side And Text "C14" (3400mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.919mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.93mil < 10mil) Between Pad R7-1(3457.559mil,3320mil) on Component Side And Text "R7" (3483.769mil,3306.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.93mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(3457.559mil,3320mil) on Component Side And Track (3428.032mil,3306.22mil)(3431.968mil,3306.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R7-1(3457.559mil,3320mil) on Component Side And Track (3428.032mil,3333.78mil)(3431.968mil,3333.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.793mil < 10mil) Between Pad R7-2(3402.441mil,3320mil) on Component Side And Text "C14" (3400mil,3265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(3402.441mil,3320mil) on Component Side And Track (3428.032mil,3306.22mil)(3431.968mil,3306.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(3402.441mil,3320mil) on Component Side And Track (3428.032mil,3333.78mil)(3431.968mil,3333.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.784mil < 10mil) Between Pad R8-1(3347.559mil,3495mil) on Component Side And Text "R8" (3290mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-1(3347.559mil,3495mil) on Component Side And Track (3318.032mil,3481.22mil)(3321.968mil,3481.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R8-1(3347.559mil,3495mil) on Component Side And Track (3318.032mil,3508.78mil)(3321.968mil,3508.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.784mil < 10mil) Between Pad R8-2(3292.441mil,3495mil) on Component Side And Text "R8" (3290mil,3525mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(3292.441mil,3495mil) on Component Side And Track (3318.032mil,3481.22mil)(3321.968mil,3481.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(3292.441mil,3495mil) on Component Side And Track (3318.032mil,3508.78mil)(3321.968mil,3508.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(3347.559mil,3440mil) on Component Side And Track (3318.032mil,3426.22mil)(3321.968mil,3426.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad R9-1(3347.559mil,3440mil) on Component Side And Track (3318.032mil,3453.78mil)(3321.968mil,3453.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(3292.441mil,3440mil) on Component Side And Track (3318.032mil,3426.22mil)(3321.968mil,3426.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(3292.441mil,3440mil) on Component Side And Track (3318.032mil,3453.78mil)(3321.968mil,3453.78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP1-1(1185mil,1535mil) on Multi-Layer And Text "TP3" (1140mil,1495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.901mil < 10mil) Between Pad TP4-1(4795mil,1390mil) on Multi-Layer And Text "R38" (4810.709mil,1310mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.901mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP6-1(3900mil,2540mil) on Multi-Layer And Text "A" (4775mil,2577.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.6mil < 10mil) Between Pad TP7-1(4795mil,1635mil) on Multi-Layer And Text "R40" (4810.709mil,1560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.41mil < 10mil) Between Pad TP8-1(3900mil,2425mil) on Multi-Layer And Text "A" (4775mil,2577.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.356mil < 10mil) Between Pad TP9-1(4795mil,1515mil) on Multi-Layer And Text "R40" (4810.709mil,1560mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.356mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.681mil < 10mil) Between Pad U1-5(2673.941mil,2947.717mil) on Component Side And Text "A" (1842.5mil,2830mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.24mil < 10mil) Between Pad U3-1(3099.882mil,3426.26mil) on Component Side And Text "*" (3117.441mil,3421.338mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.24mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.459mil < 10mil) Between Pad U3-10(3099.882mil,3603.425mil) on Component Side And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [8.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.222mil < 10mil) Between Pad U3-20(2905mil,3465.63mil) on Component Side And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [8.222mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.638mil < 10mil) Between Pad U3-23(3048.941mil,3602.185mil) on Multi-Layer And Text "A" (4775mil,2577.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.638mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.831mil < 10mil) Between Pad U7-1(3155mil,2517.272mil) on Component Side And Text "*" (3132.5mil,2526.272mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.561mil < 10mil) Between Pad U7-1(3155mil,2517.272mil) on Component Side And Text "R23" (3115mil,2426.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.561mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad U7-2(3155mil,2491.681mil) on Component Side And Text "R23" (3115mil,2426.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.5mil < 10mil) Between Pad U7-3(3155mil,2466.09mil) on Component Side And Text "R23" (3115mil,2426.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.552mil < 10mil) Between Pad U7-4(3155mil,2440.5mil) on Component Side And Text "R23" (3115mil,2426.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.552mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.956mil < 10mil) Between Pad U7-5(3155mil,2414.91mil) on Component Side And Text "R23" (3115mil,2426.654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.423mil < 10mil) Between Pad U8-10(4666.142mil,2349.41mil) on Component Side And Text "R33" (4700mil,2346.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.423mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.266mil < 10mil) Between Pad U8-11(4666.142mil,2375mil) on Component Side And Text "R33" (4700mil,2346.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.266mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.77mil < 10mil) Between Pad U8-12(4666.142mil,2400.591mil) on Component Side And Text "R35" (4700mil,2408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.77mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.655mil < 10mil) Between Pad U8-13(4666.142mil,2426.181mil) on Component Side And Text "R35" (4700mil,2408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.655mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.368mil < 10mil) Between Pad U8-14(4666.142mil,2451.772mil) on Component Side And Text "R35" (4700mil,2408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.368mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.172mil < 10mil) Between Pad U8-8(4666.142mil,2298.228mil) on Component Side And Text "R32" (4700mil,2281.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.172mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.743mil < 10mil) Between Pad U8-9(4666.142mil,2323.819mil) on Component Side And Text "R32" (4700mil,2281.22mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.743mil]
Rule Violations :471

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (3.415mil < 10mil) Between Arc (2733.268mil,2334.567mil) on Top Overlay And Text "U6" (2701.697mil,2293.887mil) on Top Overlay Silk Text to Silk Clearance [3.415mil]
   Violation between Silk To Silk Clearance Constraint: (9.126mil < 10mil) Between Arc (4433.858mil,2482.284mil) on Top Overlay And Text "U8" (4445mil,2496.504mil) on Top Overlay Silk Text to Silk Clearance [9.126mil]
   Violation between Silk To Silk Clearance Constraint: (7.564mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "C27" (3670mil,2319.213mil) on Top Overlay Silk Text to Silk Clearance [7.564mil]
   Violation between Silk To Silk Clearance Constraint: (1.905mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "k" (1915mil,1985mil) on Top Overlay Silk Text to Silk Clearance [1.905mil]
   Violation between Silk To Silk Clearance Constraint: (2.219mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "k" (1915mil,1985mil) on Top Overlay Silk Text to Silk Clearance [2.219mil]
   Violation between Silk To Silk Clearance Constraint: (9.172mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "k" (1915mil,1985mil) on Top Overlay Silk Text to Silk Clearance [9.172mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Text "k" (1915mil,1985mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Region (0 hole(s)) Top Overlay And Text "k" (1915mil,1985mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.206mil < 10mil) Between Region (0 hole(s)) Top Overlay And Text "Tom Scherlis March 2019" (2400mil,2160mil) on Top Overlay Silk Text to Silk Clearance [1.206mil]
   Violation between Silk To Silk Clearance Constraint: (2.729mil < 10mil) Between Text "*" (3132.5mil,2526.272mil) on Top Overlay And Track (3172.5mil,2537.372mil)(3172.5mil,2546mil) on Top Overlay Silk Text to Silk Clearance [2.729mil]
   Violation between Silk To Silk Clearance Constraint: (4.003mil < 10mil) Between Text "*" (3132.5mil,2526.272mil) on Top Overlay And Track (3172.5mil,2546mil)(3359.5mil,2546mil) on Top Overlay Silk Text to Silk Clearance [4.003mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C10" (3610mil,3038mil) on Top Overlay And Track (3542.992mil,3032.638mil)(3739.843mil,3032.638mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.784mil < 10mil) Between Text "C13" (2762mil,3315mil) on Top Overlay And Track (2801.972mil,3298.78mil)(2805.909mil,3298.78mil) on Top Overlay Silk Text to Silk Clearance [9.784mil]
   Violation between Silk To Silk Clearance Constraint: (5.192mil < 10mil) Between Text "C14" (3400mil,3265mil) on Top Overlay And Track (3428.032mil,3306.22mil)(3431.968mil,3306.22mil) on Top Overlay Silk Text to Silk Clearance [5.192mil]
   Violation between Silk To Silk Clearance Constraint: (5.189mil < 10mil) Between Text "C14" (3400mil,3265mil) on Top Overlay And Track (3443.031mil,3253.78mil)(3446.968mil,3253.78mil) on Top Overlay Silk Text to Silk Clearance [5.189mil]
   Violation between Silk To Silk Clearance Constraint: (8.38mil < 10mil) Between Text "C15" (3438.307mil,3405mil) on Top Overlay And Text "R9" (3375mil,3426.22mil) on Top Overlay Silk Text to Silk Clearance [8.38mil]
   Violation between Silk To Silk Clearance Constraint: (5.871mil < 10mil) Between Text "C15" (3438.307mil,3405mil) on Top Overlay And Track (3525.59mil,3405.276mil)(3525.59mil,3523.386mil) on Top Overlay Silk Text to Silk Clearance [5.871mil]
   Violation between Silk To Silk Clearance Constraint: (6.746mil < 10mil) Between Text "C15" (3438.307mil,3405mil) on Top Overlay And Track (3525.59mil,3405.276mil)(3974.409mil,3405.276mil) on Top Overlay Silk Text to Silk Clearance [6.746mil]
   Violation between Silk To Silk Clearance Constraint: (9.045mil < 10mil) Between Text "C16" (4175mil,3880mil) on Top Overlay And Track (4163.346mil,3834.528mil)(4206.654mil,3834.528mil) on Top Overlay Silk Text to Silk Clearance [9.045mil]
   Violation between Silk To Silk Clearance Constraint: (9.793mil < 10mil) Between Text "C26" (2993.559mil,2275mil) on Top Overlay And Track (3033.032mil,2321.22mil)(3036.969mil,2321.22mil) on Top Overlay Silk Text to Silk Clearance [9.793mil]
   Violation between Silk To Silk Clearance Constraint: (2.366mil < 10mil) Between Text "C28" (3508.386mil,2426.654mil) on Top Overlay And Text "R24" (3456.22mil,2459.882mil) on Top Overlay Silk Text to Silk Clearance [2.367mil]
   Violation between Silk To Silk Clearance Constraint: (6.035mil < 10mil) Between Text "D16" (4915mil,1455mil) on Top Overlay And Track (4972.126mil,1497.284mil)(4987.874mil,1497.284mil) on Top Overlay Silk Text to Silk Clearance [6.035mil]
   Violation between Silk To Silk Clearance Constraint: (8.445mil < 10mil) Between Text "D2" (1325mil,3535mil) on Top Overlay And Track (1339.882mil,3524.449mil)(1339.882mil,3705.551mil) on Top Overlay Silk Text to Silk Clearance [8.445mil]
   Violation between Silk To Silk Clearance Constraint: (6.838mil < 10mil) Between Text "D3" (3580mil,2598mil) on Top Overlay And Track (3599.41mil,2559.496mil)(3599.41mil,2585.48mil) on Top Overlay Silk Text to Silk Clearance [6.838mil]
   Violation between Silk To Silk Clearance Constraint: (6.083mil < 10mil) Between Text "D3" (3580mil,2598mil) on Top Overlay And Track (3599.41mil,2585.48mil)(3631.496mil,2585.48mil) on Top Overlay Silk Text to Silk Clearance [6.083mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "F1" (4030mil,3375mil) on Top Overlay And Text "F3" (4012.5mil,3372.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.7mil < 10mil) Between Text "k" (1915mil,1985mil) on Top Overlay And Text "Tom Scherlis March 2019" (2400mil,2160mil) on Top Overlay Silk Text to Silk Clearance [1.7mil]
   Violation between Silk To Silk Clearance Constraint: (6.688mil < 10mil) Between Text "L1" (2900mil,3316.991mil) on Top Overlay And Text "R13" (2942.148mil,3356.22mil) on Top Overlay Silk Text to Silk Clearance [6.688mil]
   Violation between Silk To Silk Clearance Constraint: (8.848mil < 10mil) Between Text "L3" (3595mil,3360mil) on Top Overlay And Track (3525.59mil,3405.276mil)(3974.409mil,3405.276mil) on Top Overlay Silk Text to Silk Clearance [8.848mil]
   Violation between Silk To Silk Clearance Constraint: (9.341mil < 10mil) Between Text "P2" (4535mil,3015mil) on Top Overlay And Track (4537.795mil,2601.85mil)(4537.795mil,3000.472mil) on Top Overlay Silk Text to Silk Clearance [9.341mil]
   Violation between Silk To Silk Clearance Constraint: (9.075mil < 10mil) Between Text "P2" (4535mil,3015mil) on Top Overlay And Track (4537.795mil,3000.472mil)(4781.89mil,3000.472mil) on Top Overlay Silk Text to Silk Clearance [9.075mil]
   Violation between Silk To Silk Clearance Constraint: (3.789mil < 10mil) Between Text "R10" (3172.5mil,3350mil) on Top Overlay And Text "R15" (3167mil,3388.78mil) on Top Overlay Silk Text to Silk Clearance [3.789mil]
   Violation between Silk To Silk Clearance Constraint: (7.896mil < 10mil) Between Text "R13" (2942.148mil,3356.22mil) on Top Overlay And Track (2897.047mil,3399.606mil)(2942.148mil,3399.606mil) on Top Overlay Silk Text to Silk Clearance [7.896mil]
   Violation between Silk To Silk Clearance Constraint: (7.896mil < 10mil) Between Text "R13" (2942.148mil,3356.22mil) on Top Overlay And Track (2974.151mil,3399.606mil)(3030.731mil,3399.606mil) on Top Overlay Silk Text to Silk Clearance [7.896mil]
   Violation between Silk To Silk Clearance Constraint: (8.236mil < 10mil) Between Text "R15" (3167mil,3388.78mil) on Top Overlay And Track (3203.032mil,3433.405mil)(3206.968mil,3433.405mil) on Top Overlay Silk Text to Silk Clearance [8.236mil]
   Violation between Silk To Silk Clearance Constraint: (9.783mil < 10mil) Between Text "R17" (2625mil,2615mil) on Top Overlay And Track (2663.032mil,2598.78mil)(2666.968mil,2598.78mil) on Top Overlay Silk Text to Silk Clearance [9.783mil]
   Violation between Silk To Silk Clearance Constraint: (9.783mil < 10mil) Between Text "R18" (2505mil,2615mil) on Top Overlay And Track (2543.032mil,2598.78mil)(2546.968mil,2598.78mil) on Top Overlay Silk Text to Silk Clearance [9.783mil]
   Violation between Silk To Silk Clearance Constraint: (5.01mil < 10mil) Between Text "R19" (3755mil,2635mil) on Top Overlay And Text "R22" (3755mil,2595mil) on Top Overlay Silk Text to Silk Clearance [5.01mil]
   Violation between Silk To Silk Clearance Constraint: (5.01mil < 10mil) Between Text "R20" (3790mil,2305mil) on Top Overlay And Text "R25" (3790mil,2345mil) on Top Overlay Silk Text to Silk Clearance [5.01mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R20" (3790mil,2305mil) on Top Overlay And Text "R34" (3760mil,2319.213mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.783mil < 10mil) Between Text "R21" (3465mil,2600mil) on Top Overlay And Track (3493.032mil,2583.78mil)(3496.968mil,2583.78mil) on Top Overlay Silk Text to Silk Clearance [9.783mil]
   Violation between Silk To Silk Clearance Constraint: (4.793mil < 10mil) Between Text "R23" (3115mil,2426.654mil) on Top Overlay And Track (3073.78mil,2460mil)(3073.78mil,2463.937mil) on Top Overlay Silk Text to Silk Clearance [4.793mil]
   Violation between Silk To Silk Clearance Constraint: (9.911mil < 10mil) Between Text "R24" (3456.22mil,2459.882mil) on Top Overlay And Track (3493.032mil,2506.22mil)(3496.968mil,2506.22mil) on Top Overlay Silk Text to Silk Clearance [9.911mil]
   Violation between Silk To Silk Clearance Constraint: (9.783mil < 10mil) Between Text "R26" (2980mil,2426.654mil) on Top Overlay And Track (2996.22mil,2460mil)(2996.22mil,2463.937mil) on Top Overlay Silk Text to Silk Clearance [9.783mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U1" (2644.941mil,3227mil) on Top Overlay And Track (2671.972mil,3221.22mil)(2675.909mil,3221.22mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U1" (2644.941mil,3227mil) on Top Overlay And Track (2671.972mil,3248.78mil)(2675.909mil,3248.78mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.736mil < 10mil) Between Text "U3" (2885mil,3665mil) on Top Overlay And Track (2897.047mil,3641.722mil)(2897.047mil,3649.764mil) on Top Overlay Silk Text to Silk Clearance [9.736mil]
   Violation between Silk To Silk Clearance Constraint: (9.736mil < 10mil) Between Text "U3" (2885mil,3665mil) on Top Overlay And Track (2897.047mil,3649.764mil)(2942.148mil,3649.764mil) on Top Overlay Silk Text to Silk Clearance [9.736mil]
Rule Violations :48

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 659
Waived Violations : 0
Time Elapsed        : 00:00:01