# //  ModelSim SE 6.2g Feb 21 2007 Linux 2.6.18-308.4.1.el5
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
make
# make: *** No targets specified and no makefile found.  Stop.
ls
# bht_onerow_tb.vhd
# bht_onerow.vhd
# bpu_bht.vhd
# bpu_entity.vhd
# bpu_not_taken.vhd
# bpu_taken.vhd
# bpu_tb.vhd
# demux_generic_tb.vhd
# demux_generic.vhd
# transcript
cd ..
make
# make: *** No targets specified and no makefile found.  Stop.
cd ..
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling entity bpu
# -- Compiling architecture structural_taken of bpu
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# -- Loading entity bpu
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(20): Signal "opcode" is type work.mytypes.code; expecting type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(20): Signal "pred" is type ieee.std_logic_1164.std_logic; expecting type work.mytypes.code.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(20): (vcom-1035) Formal port "branch_outcome" has no actual associated with it.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(21): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling entity bpu
# -- Compiling architecture structural_taken of bpu
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# -- Loading entity bpu
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Actual (infix expression) for formal "pc" is not a globally static expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Actual (infix expression) for formal "clk" is not a globally static expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Actual (infix expression) for formal "reset" is not a globally static expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Actual (infix expression) for formal "opcode" is not a globally static expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Actual (infix expression) for formal "branch_outcome" is not a globally static expression.
# ** Warning: ./fetch_stage/BPU/bpu_tb.vhd(25): (vcom-1162) Formal "no_check" of mode OUT cannot be associated with an expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Type error resolving infix expression "<=" as type ieee.std_logic_1164.std_logic.
# ** Warning: ./fetch_stage/BPU/bpu_tb.vhd(25): (vcom-1162) Formal "pred" of mode OUT cannot be associated with an expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Type error resolving infix expression "<=" as type ieee.std_logic_1164.std_logic.
# ** Warning: ./fetch_stage/BPU/bpu_tb.vhd(25): (vcom-1162) Formal "force_wrong" of mode OUT cannot be associated with an expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Type error resolving infix expression "<=" as type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(26): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(26): (vcom-1136) Unknown identifier "s".
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(26): Bad resolution function for type (error).
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(26): near ":": expecting: ')' ';'
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(15): near "constant": syntax error
# ** Error: ./fetch_stage/BPU/bht_onerow.vhd(19): near ")": expecting: IDENTIFIER
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(57): near ";": expecting: ')' ','
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(62): near ";": expecting: ')' ','
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(74): near ":": expecting: <= :=
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(83): near "generate": expecting: ';'
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(28): near ")": expecting: IDENTIFIER
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(15): near "constant": syntax error
# ** Error: ./fetch_stage/BPU/bht_onerow.vhd(19): near ")": expecting: IDENTIFIER
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(57): near ";": expecting: ')' ','
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(62): near ";": expecting: ')' ','
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(74): near ":": expecting: <= :=
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(83): near "generate": expecting: ';'
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(40): Illegal target for signal assignment.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(40): Target of signal assignment is not a signal.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(40): Enumeration literal '0' is not of type sub-array #2 of work.demux_generic_output.demux_generic_output.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(47): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(40): Illegal target for signal assignment.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(40): Target of signal assignment is not a signal.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(47): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(40): (vcom-1089) Only one discrete range allowed in slice name of "y".
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(40): Incompatible types for signal assignment.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(40): Aggregate expression cannot be scalar type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(40): (vcom-1076) At index #2, OTHERS choice can not be used in unconstrained array aggregate.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(47): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(40): (vcom-1089) Only one discrete range allowed in slice name of "y".
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(40): Incompatible types for signal assignment.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(40): (vcom-1076) At index #2, OTHERS choice can not be used in unconstrained array aggregate.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(47): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(40): Range expression must not be in parentheses.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(40): near "generate": expecting: '&' '+' '-' DOWNTO TO
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(41): near "<=": expecting: '&' '+' '-' DOWNTO TO
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(41): near ";": expecting: '&' '+' '-' DOWNTO TO
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(15): near "constant": syntax error
# ** Error: ./fetch_stage/BPU/bht_onerow.vhd(19): near ")": expecting: IDENTIFIER
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(57): near ";": expecting: ')' ','
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(62): near ";": expecting: ')' ','
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(74): near ":": expecting: <= :=
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(83): near "generate": expecting: ';'
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(40): Illegal sequential statement.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(41): (vcom-1088) Badly formed indexed name of "y". Index #2 is a range.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(41): Incompatible types for signal assignment.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(41): (vcom-1076) At index #2, OTHERS choice can not be used in unconstrained array aggregate.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(49): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(41): (vcom-1088) Badly formed indexed name of "y". Index #2 is a range.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(41): Incompatible types for signal assignment.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(41): (vcom-1076) At index #2, OTHERS choice can not be used in unconstrained array aggregate.
# ** Error: ./fetch_stage/BPU/demux_generic.vhd(49): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic_tb
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(15): near "constant": syntax error
# ** Error: ./fetch_stage/BPU/bht_onerow.vhd(19): near ")": expecting: IDENTIFIER
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(57): near ";": expecting: ')' ','
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(62): near ";": expecting: ')' ','
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(74): near ":": expecting: <= :=
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(83): near "generate": expecting: ';'
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic_tb
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(15): near "constant": syntax error
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(57): near ";": expecting: ')' ','
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(62): near ";": expecting: ')' ','
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(74): near ":": expecting: <= :=
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(83): near "generate": expecting: ';'
# make: *** [sim] Error 2
mak
# ambiguous command name "mak": make_button_box make_check_box make_entry_box make_entry_box_group make_file_entry_box make_file_entry_box2 make_radio_box make_rpc_server make_stdbutton_box make_var_stdbutton_box
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic_tb
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(15): near "constant": syntax error
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(74): near ":": expecting: <= :=
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(83): near "generate": expecting: ';'
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic_tb
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(15): near "constant": syntax error
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(95): near ";": expecting: ')' ','
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(100): near ";": expecting: ')' ','
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic_tb
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(15): near "constant": syntax error
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic_tb
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(15): near "constant": syntax error
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic_tb
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(15): near "constant": syntax error
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(11): near "constant": syntax error
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(18): (vcom-1136) Unknown identifier "ceil_log2".
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(18): Bad expression in left bound of range expression.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(18): Type error in range expression.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(25): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(29): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(33): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(37): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(41): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(45): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(49): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(53): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(57): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# -- Loading entity demux_generic
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(70): No feasible entries for infix operator "<=".
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(65): Type error resolving infix expression "<=" as type std.standard.integer.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(66): Type error resolving infix expression "<=" as type std.standard.integer.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(68): Actual (infix expression) for formal "a" is not a globally static expression.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(69): Actual (infix expression) for formal "s" is not a globally static expression.
# ** Warning: ./fetch_stage/BPU/demux_generic_tb.vhd(70): (vcom-1162) Formal "y" of mode OUT cannot be associated with an expression.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(70): Type error resolving infix expression "<=" as type sub-array #1 of work.demux_generic_output.demux_generic_output.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(71): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(9): near "ENTITY": expecting: ''' '(' '.' '['
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(26): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(30): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(34): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(38): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(42): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(46): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(50): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(54): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(58): Integer literal 1 is not of type ieee.std_logic_1164.std_logic.
# -- Loading entity demux_generic
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(71): No feasible entries for infix operator "<=".
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(66): Type error resolving infix expression "<=" as type std.standard.integer.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(67): Type error resolving infix expression "<=" as type std.standard.integer.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(69): Actual (infix expression) for formal "a" is not a globally static expression.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(70): Actual (infix expression) for formal "s" is not a globally static expression.
# ** Warning: ./fetch_stage/BPU/demux_generic_tb.vhd(71): (vcom-1162) Formal "y" of mode OUT cannot be associated with an expression.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(71): Type error resolving infix expression "<=" as type sub-array #1 of work.demux_generic_output.demux_generic_output.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(72): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(71): No feasible entries for infix operator "<=".
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(66): Type error resolving infix expression "<=" as type std.standard.integer.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(67): Type error resolving infix expression "<=" as type std.standard.integer.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(69): Actual (infix expression) for formal "a" is not a globally static expression.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(70): Actual (infix expression) for formal "s" is not a globally static expression.
# ** Warning: ./fetch_stage/BPU/demux_generic_tb.vhd(71): (vcom-1162) Formal "y" of mode OUT cannot be associated with an expression.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(71): Type error resolving infix expression "<=" as type sub-array #1 of work.demux_generic_output.demux_generic_output.
# ** Error: ./fetch_stage/BPU/demux_generic_tb.vhd(72): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# ** Error: ./fetch_stage/BPU/bht_onerow.vhd(20): Labels do not match: 'bht_onerow' and 'bpu'.
# ** Error: ./fetch_stage/BPU/bht_onerow.vhd(20): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# ** Error: ./fetch_stage/BPU/bht_onerow.vhd(50): (vcom-1136) Unknown identifier "reset".
# ** Error: ./fetch_stage/BPU/bht_onerow.vhd(50): Type error resolving infix expression "=" as type std.standard.boolean.
# ** Error: ./fetch_stage/BPU/bht_onerow.vhd(66): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(40): Signal "pred_requested_2cycleslater" is type ieee.std_logic_1164.std_logic_vector; expecting type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(77): (vcom-1136) Unknown identifier "mux_inputs".
# ** Warning: ./fetch_stage/BPU/bpu_bht.vhd(77): (vcom-1162) Formal "output" of mode OUT cannot be associated with an expression.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(77): Indexed name is type (error); expecting type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(95): (vcom-1136) Unknown identifier "mux_inputs".
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(97): Signal "bht_out" is type ieee.std_logic_1164.std_logic; expecting type ieee.std_logic_1164.std_logic_vector.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(119): Enumeration literal '0' is not of type ieee.std_logic_1164.std_logic_vector.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(141): Enumeration literal '1' is not of type ieee.std_logic_1164.std_logic_vector.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(144): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(77): (vcom-1136) Unknown identifier "mux_inputs".
# ** Warning: ./fetch_stage/BPU/bpu_bht.vhd(77): (vcom-1162) Formal "output" of mode OUT cannot be associated with an expression.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(77): Indexed name is type (error); expecting type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(95): (vcom-1136) Unknown identifier "mux_inputs".
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(97): Signal "bht_out" is type ieee.std_logic_1164.std_logic; expecting type ieee.std_logic_1164.std_logic_vector.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(144): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(28): (vcom-1088) Badly formed indexed name of "mux_generic_input". Index #1 is a range.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(28): (vcom-1136) Unknown identifier "mux_generic_input".
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(79): Indexed name is type (error); expecting type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(97): Signal "mux_inputs" is type (error); expecting type sub-array #1 of work.mux_generic_input.mux_generic_input.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(99): Signal "bht_out" is type ieee.std_logic_1164.std_logic; expecting type ieee.std_logic_1164.std_logic_vector.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(146): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(30): Type conversion (to mux_generic_input) can not have aggregate operand.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(30): Expecting a type name, found type conversion (to work.mux_generic_input.mux_generic_input) instead.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(81): Indexed name is type (error); expecting type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(99): Signal "mux_inputs" is type (error); expecting type sub-array #1 of work.mux_generic_input.mux_generic_input.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(101): Signal "bht_out" is type ieee.std_logic_1164.std_logic; expecting type ieee.std_logic_1164.std_logic_vector.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(148): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(101): Signal "bht_out" is type ieee.std_logic_1164.std_logic; expecting type ieee.std_logic_1164.std_logic_vector.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(148): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(101): Signal "bht_out" is type ieee.std_logic_1164.std_logic; expecting type ieee.std_logic_1164.std_logic_vector.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(148): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(104): Signal "bht_out" is type ieee.std_logic_1164.std_logic_vector; expecting type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(142): Signal "bht_out" is type ieee.std_logic_1164.std_logic_vector; expecting type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/bpu_bht.vhd(148): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# -- Compiling entity bpu
# -- Compiling architecture structural_taken of bpu
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# -- Loading entity bpu
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Actual (infix expression) for formal "pc" is not a globally static expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Actual (infix expression) for formal "clk" is not a globally static expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Actual (infix expression) for formal "reset" is not a globally static expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Actual (infix expression) for formal "opcode" is not a globally static expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Actual (infix expression) for formal "branch_outcome" is not a globally static expression.
# ** Warning: ./fetch_stage/BPU/bpu_tb.vhd(25): (vcom-1162) Formal "no_check" of mode OUT cannot be associated with an expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Type error resolving infix expression "<=" as type ieee.std_logic_1164.std_logic.
# ** Warning: ./fetch_stage/BPU/bpu_tb.vhd(25): (vcom-1162) Formal "pred" of mode OUT cannot be associated with an expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Type error resolving infix expression "<=" as type ieee.std_logic_1164.std_logic.
# ** Warning: ./fetch_stage/BPU/bpu_tb.vhd(25): (vcom-1162) Formal "force_wrong" of mode OUT cannot be associated with an expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Type error resolving infix expression "<=" as type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(26): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# -- Compiling entity bpu
# -- Compiling architecture structural_taken of bpu
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# -- Loading entity bpu
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Actual (infix expression) for formal "pc" is not a globally static expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Actual (infix expression) for formal "clk" is not a globally static expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Actual (infix expression) for formal "reset" is not a globally static expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Actual (infix expression) for formal "opcode" is not a globally static expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Actual (infix expression) for formal "branch_outcome" is not a globally static expression.
# ** Warning: ./fetch_stage/BPU/bpu_tb.vhd(25): (vcom-1162) Formal "no_check" of mode OUT cannot be associated with an expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Type error resolving infix expression "<=" as type ieee.std_logic_1164.std_logic.
# ** Warning: ./fetch_stage/BPU/bpu_tb.vhd(25): (vcom-1162) Formal "pred" of mode OUT cannot be associated with an expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Type error resolving infix expression "<=" as type ieee.std_logic_1164.std_logic.
# ** Warning: ./fetch_stage/BPU/bpu_tb.vhd(25): (vcom-1162) Formal "force_wrong" of mode OUT cannot be associated with an expression.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(25): Type error resolving infix expression "<=" as type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/BPU/bpu_tb.vhd(26): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# -- Compiling entity bpu
# -- Compiling architecture structural_taken of bpu
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# -- Loading entity bpu
# -- Compiling entity pc_acc
# -- Compiling architecture structural of pc_acc
# -- Loading entity reg_generic_enabled
# -- Compiling entity fetch_stage
# -- Compiling architecture structural of fetch_stage
# -- Loading entity pc_acc
# ** Error: ./fetch_stage/fetch_stage.vhd(75): (vcom-1023) Positional association (infix expression) found after named association.
# -- Loading entity latch_generic
# ** Error: ./fetch_stage/fetch_stage.vhd(179): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# -- Compiling entity bpu
# -- Compiling architecture structural_taken of bpu
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# -- Loading entity bpu
# -- Compiling entity pc_acc
# -- Compiling architecture structural of pc_acc
# -- Loading entity reg_generic_enabled
# -- Compiling entity fetch_stage
# -- Compiling architecture structural of fetch_stage
# -- Loading entity pc_acc
# ** Error: ./fetch_stage/fetch_stage.vhd(80): (vcom-1035) Formal port "branch_outcome" has no actual associated with it.
# -- Loading entity latch_generic
# ** Error: ./fetch_stage/fetch_stage.vhd(179): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# -- Compiling entity bpu
# -- Compiling architecture structural_taken of bpu
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# -- Loading entity bpu
# -- Compiling entity pc_acc
# -- Compiling architecture structural of pc_acc
# -- Loading entity reg_generic_enabled
# -- Compiling entity fetch_stage
# -- Compiling architecture structural of fetch_stage
# -- Loading entity pc_acc
# ** Error: ./fetch_stage/fetch_stage.vhd(80): (vcom-1035) Formal port "branch_outcome" has no actual associated with it.
# -- Loading entity latch_generic
# ** Error: ./fetch_stage/fetch_stage.vhd(179): VHDL Compiler exiting
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# -- Compiling entity bpu
# -- Compiling architecture structural_taken of bpu
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# -- Loading entity bpu
# -- Compiling entity pc_acc
# -- Compiling architecture structural of pc_acc
# -- Loading entity reg_generic_enabled
# -- Compiling entity fetch_stage
# -- Compiling architecture structural of fetch_stage
# -- Loading entity pc_acc
# ** Error: ./fetch_stage/fetch_stage.vhd(79): (vcom-1136) Unknown identifier "branch_outcome".
# -- Loading entity latch_generic
# ** Error: ./fetch_stage/fetch_stage.vhd(159): Illegal target for signal assignment.
# ** Error: ./fetch_stage/fetch_stage.vhd(159): (vcom-1136) Unknown identifier "check_if_zero".
# ** Error: ./fetch_stage/fetch_stage.vhd(159): (vcom-1136) Unknown identifier "check_if_zero".
# ** Error: ./fetch_stage/fetch_stage.vhd(159): Bad expression in left operand of infix expression "and".
# ** Error: ./fetch_stage/fetch_stage.vhd(159): Bad expression in left operand of infix expression "or".
# ** Error: ./fetch_stage/fetch_stage.vhd(159): Bad expression in right operand of infix expression "or".
# ** Error: ./fetch_stage/fetch_stage.vhd(159): (vcom-1136) Unknown identifier "branch_outcome".
# ** Error: ./fetch_stage/fetch_stage.vhd(159): near ")": expecting: ';'
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# -- Compiling entity bpu
# -- Compiling architecture structural_taken of bpu
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# -- Loading entity bpu
# -- Compiling entity pc_acc
# -- Compiling architecture structural of pc_acc
# -- Loading entity reg_generic_enabled
# -- Compiling entity fetch_stage
# -- Compiling architecture structural of fetch_stage
# -- Loading entity pc_acc
# -- Loading entity latch_generic
# ** Error: ./fetch_stage/fetch_stage.vhd(159): (vcom-1136) Unknown identifier "check_if_zero".
# ** Error: ./fetch_stage/fetch_stage.vhd(159): (vcom-1136) Unknown identifier "check_if_zero".
# ** Error: ./fetch_stage/fetch_stage.vhd(159): Bad expression in left operand of infix expression "and".
# ** Error: ./fetch_stage/fetch_stage.vhd(159): Bad expression in left operand of infix expression "or".
# ** Error: ./fetch_stage/fetch_stage.vhd(159): Bad expression in right operand of infix expression "or".
# ** Error: ./fetch_stage/fetch_stage.vhd(159): Type error resolving infix expression "or" as type ieee.std_logic_1164.std_logic.
# ** Error: ./fetch_stage/fetch_stage.vhd(159): near ")": expecting: ';'
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# -- Compiling entity bpu
# -- Compiling architecture structural_taken of bpu
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# -- Loading entity bpu
# -- Compiling entity pc_acc
# -- Compiling architecture structural of pc_acc
# -- Loading entity reg_generic_enabled
# -- Compiling entity fetch_stage
# -- Compiling architecture structural of fetch_stage
# -- Loading entity pc_acc
# -- Loading entity latch_generic
# ** Error: ./fetch_stage/fetch_stage.vhd(159): near ")": expecting: ';'
# make: *** [sim] Error 2
make
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vcom -work work ./txt_util.vhd ./iv.vhd ./nd2.vhd ./fa.vhd ./ceillog.vhd ./rca.vhd ./latch.vhd ./reg_generic.vhd ./reg_generic_enabled.vhd ./delay_block.vhd ./TB-delay_block.vhd ./registerfile.vhd ./mux21.vhd ./mux21_generic.vhd ./mux_generic.vhd ./myTypes.vhd ./opcodes.vhd ./log2.vhd ./imm_extender.vhd ./ALU/arithmetic_unit/p4_adder/ha.vhd ./ALU/comparator_generic.vhd ./ALU/arithmetic_unit/p4_adder/pg.vhd ./ALU/arithmetic_unit/p4_adder/pg_network.vhd ./ALU/arithmetic_unit/p4_adder/generator.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_block.vhd ./ALU/arithmetic_unit/p4_adder/carryselect_row.vhd ./ALU/arithmetic_unit/p4_adder/carry_generator.vhd ./ALU/arithmetic_unit/p4_adder/p4_adder.vhd ./ALU/arithmetic_unit/boothmul/booth_encoder.vhd ./ALU/arithmetic_unit/boothmul/boothmul.vhd ./ALU/arithmetic_unit/arithmetic_unit.vhd ./ALU/loadhigh.vhd ./ALU/shifter_generic.vhd ./ALU/logic_unit.vhd ./ALU/DLX_ALU.vhd ./ALU/TB-DLX_alu.vhd ./memory_stage/memory_stage.vhd ./memory_stage/TB-memory_stage.vhd ./ACC.vhd ./IRAM.vhd ./tb_IRAM.vhd ./fetch_stage/BPU/demux_generic.vhd ./fetch_stage/BPU/demux_generic_tb.vhd ./fetch_stage/BPU/bht_onerow.vhd ./fetch_stage/BPU/bht_onerow_tb.vhd ./fetch_stage/BPU/bpu_bht.vhd ./fetch_stage/BPU/bpu_entity.vhd ./fetch_stage/BPU/bpu_taken.vhd ./fetch_stage/BPU/bpu_tb.vhd ./fetch_stage/PC_ACC.vhd ./fetch_stage/fetch_stage.vhd ./fetch_stage/TB-fetch_stage.vhd ./fetch_stage/TB-pc_acc.vhd ./CU/forwarder.vhd ./CU/TB-forwarder.vhd ./CU/CU_HW.vhd ./CU/CU_TestHW.vhd ./DLX_datapath.vhd ./DLX.vhd ./TB_DLX.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package textio
# -- Compiling package txt_util
# -- Compiling package body txt_util
# -- Loading package txt_util
# -- Compiling entity iv
# -- Compiling architecture behavioral of iv
# -- Compiling configuration cfg_iv_behavioral
# -- Loading entity iv
# -- Loading architecture behavioral of iv
# -- Compiling entity nd2
# -- Compiling architecture arch1 of nd2
# -- Compiling entity fa
# -- Compiling architecture behavioral of fa
# -- Compiling package ceillog
# -- Compiling package body ceillog
# -- Loading package ceillog
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity rca
# -- Compiling architecture structural of rca
# -- Loading entity fa
# -- Compiling entity latch_generic
# -- Compiling architecture behavioural of latch_generic
# -- Compiling entity reg_generic
# -- Compiling architecture pippo of reg_generic
# -- Compiling entity reg_generic_enabled
# -- Compiling architecture pippo of reg_generic_enabled
# -- Compiling entity delay_block
# -- Compiling architecture structural of delay_block
# -- Loading entity reg_generic
# -- Loading package numeric_std
# -- Compiling entity tb_delay_block
# -- Compiling architecture test of tb_delay_block
# -- Loading entity delay_block
# -- Loading package math_real
# -- Loading package ceillog
# -- Compiling entity register_file
# -- Compiling architecture a of register_file
# -- Compiling entity mux21
# -- Compiling architecture structural of mux21
# -- Loading entity iv
# -- Loading entity nd2
# -- Compiling entity mux21_generic
# -- Compiling architecture structural of mux21_generic
# -- Compiling package mux_generic_input
# -- Loading package mux_generic_input
# -- Compiling entity mux_generic
# -- Compiling architecture behavioral of mux_generic
# -- Compiling package mytypes
# -- Compiling package body mytypes
# -- Loading package mytypes
# -- Loading package mytypes
# -- Compiling package opcodes
# -- Compiling package body opcodes
# -- Loading package opcodes
# -- Compiling package log2
# -- Compiling package body log2
# -- Loading package log2
# -- Compiling entity imm_extender
# -- Compiling architecture dataflow of imm_extender
# -- Compiling entity ha
# -- Compiling architecture behavioral of ha
# -- Compiling entity comparator_generic
# -- Compiling architecture behavioral of comparator_generic
# -- Compiling entity pg
# -- Compiling architecture structural of pg
# -- Compiling entity pg_network
# -- Compiling architecture structural of pg_network
# -- Compiling entity generator
# -- Compiling architecture structural of generator
# -- Compiling entity carryselect_block
# -- Compiling architecture structural of carryselect_block
# -- Loading entity rca
# -- Loading entity mux21_generic
# -- Compiling entity carryselect_row
# -- Compiling architecture structural of carryselect_row
# -- Compiling entity carrygenerator
# -- Compiling architecture structural of carrygenerator
# -- Loading entity pg_network
# -- Loading entity generator
# -- Loading entity pg
# -- Compiling entity p4_adder
# -- Compiling architecture structural of p4_adder
# -- Loading entity carryselect_row
# -- Loading entity carryselect_block
# -- Loading entity carrygenerator
# -- Compiling entity booth_encoder
# -- Compiling architecture behavioral of booth_encoder
# -- Compiling entity boothmul
# -- Compiling architecture structural of boothmul
# -- Loading entity booth_encoder
# -- Loading entity mux_generic
# -- Loading entity p4_adder
# -- Compiling entity arithmetic_unit
# -- Compiling architecture structural of arithmetic_unit
# -- Loading entity boothmul
# -- Compiling entity loadhigh
# -- Compiling architecture structural of loadhigh
# -- Compiling entity shifter_generic
# -- Compiling architecture behavioral of shifter_generic
# -- Compiling entity logic_unit
# -- Compiling architecture behavior of logic_unit
# -- Compiling entity dlx_alu
# -- Compiling architecture structural of dlx_alu
# -- Loading entity arithmetic_unit
# -- Loading entity logic_unit
# -- Loading entity loadhigh
# -- Loading entity shifter_generic
# -- Loading entity comparator_generic
# -- Loading package txt_util
# -- Compiling entity tb_dlx_alu
# -- Compiling architecture boh of tb_dlx_alu
# -- Loading entity dlx_alu
# -- Compiling entity memory_stage
# -- Compiling architecture mixed of memory_stage
# -- Loading entity mux21
# -- Compiling entity tb_memory_stage
# -- Compiling architecture test of tb_memory_stage
# -- Loading entity memory_stage
# -- Compiling entity acc
# -- Compiling architecture structural of acc
# -- Loading package std_logic_textio
# -- Loading package opcodes
# -- Compiling entity iram
# -- Compiling architecture iram_beh of iram
# -- Compiling entity tb_iram
# -- Compiling architecture behavioral of tb_iram
# -- Loading entity iram
# -- Compiling package demux_generic_output
# -- Loading package demux_generic_output
# -- Compiling entity demux_generic
# -- Compiling architecture behavioral of demux_generic
# -- Compiling entity demux_generic_tb
# -- Compiling architecture tb of demux_generic_tb
# -- Loading entity demux_generic
# -- Compiling entity bht_onerow
# -- Compiling architecture structural of bht_onerow
# -- Compiling entity bht_onerow_tb
# -- Compiling architecture tb of bht_onerow_tb
# -- Loading entity bht_onerow
# -- Loading entity bpu
# -- Compiling architecture structural_bht of bpu
# -- Compiling entity bpu
# -- Compiling architecture structural_taken of bpu
# -- Compiling entity bpu_tb
# -- Compiling architecture bahbievfb of bpu_tb
# -- Loading entity bpu
# -- Compiling entity pc_acc
# -- Compiling architecture structural of pc_acc
# -- Loading entity reg_generic_enabled
# -- Compiling entity fetch_stage
# -- Compiling architecture structural of fetch_stage
# -- Loading entity pc_acc
# -- Loading entity latch_generic
# -- Compiling entity tb_fetch_stage
# -- Compiling architecture tb of tb_fetch_stage
# -- Loading entity fetch_stage
# -- Compiling entity tb_pc_acc
# -- Compiling architecture tb of tb_pc_acc
# -- Compiling entity forwarder
# -- Compiling architecture structural of forwarder
# -- Compiling entity tb_forwarder
# -- Compiling architecture test of tb_forwarder
# -- Loading entity forwarder
# -- Compiling entity dlx_cu
# -- Compiling architecture cu_hw of dlx_cu
# -- Compiling entity cu_testhw
# -- Compiling architecture testhw of cu_testhw
# -- Loading entity dlx_cu
# -- Compiling entity dlx_datapath
# -- Compiling architecture dlx_simple of dlx_datapath
# -- Loading entity register_file
# -- Loading entity imm_extender
# -- Compiling entity dlx
# -- Compiling architecture structural of dlx
# -- Loading entity dlx_datapath
# -- Compiling entity tb_dlx
# -- Compiling architecture test of tb_dlx
# -- Loading entity dlx
# ../assembler.bin/dlxasm.pl -o software/test.bin -list software/test.list software/test.asm
# Starting pass 1.
# Starting pass 2.
# Last text address: 0x1c
# Last data address: 0x0
# cat software/test.bin | hexdump -v -e '/1 "%02X" /1 "%02X" /1 "%02X" /1 "%02X\n"' > software/test\_dump.txt
# cp software/test\_dump.txt software/test.asm.mem
