Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.55 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.56 secs
 
--> Reading design: serial_gen.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "serial_gen.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "serial_gen"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : serial_gen
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\serial_gen_used.vhd" into library work
Parsing entity <serial_gen>.
Parsing architecture <Behavioral> of entity <serial_gen>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <serial_gen> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\serial_gen_used.vhd" Line 25: Using initial value ('.','.','.') for sel_clr since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\serial_gen_used.vhd" Line 26: Using initial value ('.','.','.') for intruc_set since it is never assigned
INFO:HDLCompiler:679 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\serial_gen_used.vhd" Line 111. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\serial_gen_used.vhd" Line 185. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <serial_gen>.
    Related source file is "C:\Users\Ken\OneDrive - KMITL\Digital System Fundamentals\githubDigitalAssign\phol\DigitalProject\serial_gen_used.vhd".
        CLKS_PER_BIT = 2083
        CLKS_BUTTON = 170000
    Found 1-bit register for signal <clear_Move>.
    Found 1-bit register for signal <clear_level>.
    Found 1-bit register for signal <clear_Color>.
    Found 1-bit register for signal <clear_NewGame>.
    Found 1-bit register for signal <tx>.
    Found 12-bit register for signal <Clk_Count>.
    Found 4-bit register for signal <Bit_Index>.
    Found 16-bit register for signal <TX_Data>.
    Found 3-bit register for signal <state>.
    Found 18-bit register for signal <ClkCountFor_Button>.
    Found 1-bit register for signal <clear_Promote>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 16                                             |
    | Inputs             | 7                                              |
    | Outputs            | 14                                             |
    | Clock              | clock (rising_edge)                            |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 18-bit adder for signal <ClkCountFor_Button[17]_GND_4_o_add_50_OUT> created at line 131.
    Found 4-bit adder for signal <Bit_Index[3]_GND_4_o_add_64_OUT> created at line 155.
    Found 12-bit adder for signal <Clk_Count[11]_GND_4_o_add_71_OUT> created at line 166.
    Found 1-bit 16-to-1 multiplexer for signal <Bit_Index[3]_TX_Data[15]_Mux_60_o> created at line 148.
    Found 4-bit comparator greater for signal <Bit_Index[3]_PWR_4_o_LessThan_17_o> created at line 77
    Found 4-bit comparator greater for signal <Bit_Index[3]_GND_4_o_LessThan_64_o> created at line 154
    Found 12-bit comparator greater for signal <Clk_Count[11]_PWR_4_o_LessThan_71_o> created at line 165
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  19 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_gen> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 12-bit adder                                          : 1
 18-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 6
 12-bit register                                       : 1
 16-bit register                                       : 1
 18-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 3
 12-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
# Multiplexers                                         : 19
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 7
 12-bit 2-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 12-bit adder                                          : 1
 18-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 56
 Flip-Flops                                            : 56
# Comparators                                          : 3
 12-bit comparator greater                             : 1
 4-bit comparator greater                              : 2
# Multiplexers                                         : 19
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 7
 12-bit 2-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 6
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 idle         | 000
 tx_start_bit | 001
 tx_data_bits | 010
 tx_stop_bit  | 011
 cleanup      | 100
--------------------------

Optimizing unit <serial_gen> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block serial_gen, actual ratio is 2.
FlipFlop state_FSM_FFd1 has been replicated 1 time(s)
FlipFlop state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop state_FSM_FFd3 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 63
 Flip-Flops                                            : 63

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : serial_gen.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 192
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 28
#      LUT2                        : 2
#      LUT3                        : 8
#      LUT4                        : 17
#      LUT5                        : 22
#      LUT6                        : 48
#      MUXCY                       : 28
#      MUXF7                       : 3
#      MUXF8                       : 1
#      VCC                         : 1
#      XORCY                       : 30
# FlipFlops/Latches                : 63
#      FD                          : 16
#      FDE                         : 47
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 17
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              63  out of  11440     0%  
 Number of Slice LUTs:                  128  out of   5720     2%  
    Number used as Logic:               128  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    131
   Number with an unused Flip Flop:      68  out of    131    51%  
   Number with an unused LUT:             3  out of    131     2%  
   Number of fully used LUT-FF pairs:    60  out of    131    45%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    102    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 63    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.677ns (Maximum Frequency: 213.819MHz)
   Minimum input arrival time before clock: 5.892ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.677ns (frequency: 213.819MHz)
  Total number of paths / destination ports: 1657 / 110
-------------------------------------------------------------------------
Delay:               4.677ns (Levels of Logic = 4)
  Source:            Clk_Count_9 (FF)
  Destination:       Bit_Index_2 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: Clk_Count_9 to Bit_Index_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.981  Clk_Count_9 (Clk_Count_9)
     LUT6:I0->O            4   0.203   0.684  Clk_Count[11]_PWR_4_o_LessThan_71_o11 (Clk_Count[11]_PWR_4_o_LessThan_71_o1)
     LUT6:I5->O           17   0.205   1.028  Clk_Count[11]_PWR_4_o_LessThan_71_o12 (Clk_Count[11]_PWR_4_o_LessThan_71_o)
     LUT6:I5->O            2   0.205   0.617  _n0465_inv (_n0465_inv)
     LUT6:I5->O            1   0.205   0.000  Bit_Index_2_rstpot (Bit_Index_2_rstpot)
     FD:D                      0.102          Bit_Index_2
    ----------------------------------------
    Total                      4.677ns (1.367ns logic, 3.310ns route)
                                       (29.2% logic, 70.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 137 / 48
-------------------------------------------------------------------------
Offset:              5.892ns (Levels of Logic = 5)
  Source:            data<7> (PAD)
  Destination:       Bit_Index_2 (FF)
  Destination Clock: clock rising

  Data Path: data<7> to Bit_Index_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.973  data_7_IBUF (data_7_IBUF)
     LUT3:I0->O            8   0.205   1.167  Mmux_state[2]_state[2]_mux_91_OUT3111 (Mmux_state[2]_state[2]_mux_91_OUT311)
     LUT6:I0->O            3   0.203   0.995  _n0465_inv_SW0_SW0 (N18)
     LUT6:I1->O            2   0.203   0.617  _n0465_inv (_n0465_inv)
     LUT6:I5->O            1   0.205   0.000  Bit_Index_2_rstpot (Bit_Index_2_rstpot)
     FD:D                      0.102          Bit_Index_2
    ----------------------------------------
    Total                      5.892ns (2.140ns logic, 3.752ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            clear_NewGame (FF)
  Destination:       clear_NewGame (PAD)
  Source Clock:      clock rising

  Data Path: clear_NewGame to clear_NewGame
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  clear_NewGame (clear_NewGame_OBUF)
     OBUF:I->O                 2.571          clear_NewGame_OBUF (clear_NewGame)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.677|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.52 secs
 
--> 

Total memory usage is 4515636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

