/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [2:0] _02_;
  wire [10:0] _03_;
  reg [17:0] _04_;
  wire [4:0] _05_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_34z;
  wire [11:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [13:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = !(celloutsig_0_4z[9] ? celloutsig_0_4z[8] : celloutsig_0_0z[3]);
  assign celloutsig_0_8z = ~celloutsig_0_5z[0];
  assign celloutsig_0_14z = ~celloutsig_0_5z[2];
  assign celloutsig_0_16z = ~celloutsig_0_19z;
  assign celloutsig_0_20z = ~celloutsig_0_15z;
  assign celloutsig_0_22z = ~celloutsig_0_4z[13];
  assign celloutsig_1_14z = ~((_01_ | celloutsig_1_12z[1]) & celloutsig_1_12z[0]);
  assign celloutsig_1_0z = in_data[128] | ~(in_data[115]);
  assign celloutsig_1_8z = _01_ | ~(celloutsig_1_3z);
  assign celloutsig_0_21z = celloutsig_0_12z | ~(celloutsig_0_17z);
  reg [2:0] _16_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 3'h0;
    else _16_ <= { in_data[101:100], celloutsig_1_1z };
  assign { _01_, _02_[1:0] } = _16_;
  reg [10:0] _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _17_ <= 11'h000;
    else _17_ <= { in_data[6:2], celloutsig_0_5z, celloutsig_0_5z };
  assign { _03_[10:5], celloutsig_0_19z, _03_[3:0] } = _17_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _04_ <= 18'h00000;
    else _04_ <= { celloutsig_0_3z[8:2], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_15z };
  reg [4:0] _19_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _19_ <= 5'h00;
    else _19_ <= { in_data[70:68], celloutsig_0_22z, celloutsig_0_23z };
  assign { _05_[4:2], _00_, _05_[0] } = _19_;
  assign celloutsig_0_3z = { celloutsig_0_1z[4], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[3:2], celloutsig_0_2z, celloutsig_0_1z[5:1], in_data[0] };
  assign celloutsig_1_12z = { in_data[154:153], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_11z } / { 1'h1, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[25:23] / { 1'h1, celloutsig_0_1z[1:0] };
  assign celloutsig_1_16z = { in_data[149:147], celloutsig_1_8z, celloutsig_1_14z } / { 1'h1, celloutsig_1_12z[3:1], in_data[96] };
  assign celloutsig_1_11z = { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z } >= { celloutsig_1_5z[7:1], celloutsig_1_2z };
  assign celloutsig_1_17z = { celloutsig_1_5z[1:0], celloutsig_1_2z } >= { celloutsig_1_16z[1:0], celloutsig_1_1z };
  assign celloutsig_1_19z = in_data[113:99] >= { celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_13z };
  assign celloutsig_0_11z = { in_data[29:25], celloutsig_0_6z, celloutsig_0_8z } >= { celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_34z = { _04_[13:11], celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_14z } >= { celloutsig_0_3z[4:0], celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_1_1z = in_data[172:169] <= in_data[172:169];
  assign celloutsig_1_7z = { celloutsig_1_5z[7:4], celloutsig_1_3z, celloutsig_1_0z } <= { celloutsig_1_5z[4:0], celloutsig_1_0z };
  assign celloutsig_1_18z = { in_data[174], _01_, _02_[1:0] } <= { in_data[115:114], celloutsig_1_4z, celloutsig_1_17z };
  assign celloutsig_0_23z = { celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z } && { in_data[19:15], celloutsig_0_12z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_12z };
  assign celloutsig_0_27z = ! { celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_12z };
  assign celloutsig_0_6z = { in_data[85:81], celloutsig_0_2z, celloutsig_0_2z } || { celloutsig_0_1z[4:0], celloutsig_0_1z };
  assign celloutsig_0_9z = celloutsig_0_4z[8:5] || celloutsig_0_3z[7:4];
  assign celloutsig_0_25z = celloutsig_0_3z[9:1] < { celloutsig_0_3z[6:1], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_24z };
  assign celloutsig_1_5z = in_data[132:125] % { 1'h1, in_data[140:134] };
  assign celloutsig_0_5z = in_data[11:9] % { 1'h1, celloutsig_0_3z[4:3] };
  assign celloutsig_0_28z = { celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_27z } % { 1'h1, celloutsig_0_2z[1:0] };
  assign celloutsig_0_49z = & { _00_, _05_[4:2], _05_[0], celloutsig_0_14z, celloutsig_0_2z };
  assign celloutsig_1_2z = & in_data[156:147];
  assign celloutsig_0_24z = & celloutsig_0_0z;
  assign celloutsig_0_12z = _03_[9] & celloutsig_0_1z[4];
  assign celloutsig_1_4z = | { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_15z = | celloutsig_1_9z;
  assign celloutsig_0_13z = | { celloutsig_0_19z, _03_[10:5], _03_[3:0], celloutsig_0_1z[1:0] };
  assign celloutsig_0_15z = | { celloutsig_0_7z, celloutsig_0_5z, in_data[77:75] };
  assign celloutsig_0_17z = | in_data[31:23];
  assign celloutsig_1_3z = ^ { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_13z = ^ { celloutsig_1_5z[4], celloutsig_1_5z };
  assign celloutsig_1_9z = { in_data[161:160], celloutsig_1_8z, celloutsig_1_4z } << { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[20:16] <<< in_data[38:34];
  assign celloutsig_0_1z = in_data[58:53] <<< { in_data[16], celloutsig_0_0z };
  assign celloutsig_0_4z = { celloutsig_0_2z[2:1], celloutsig_0_3z } - { celloutsig_0_3z[8], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_48z = { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_12z } - { _04_[17:14], celloutsig_0_34z };
  assign _02_[2] = _01_;
  assign _03_[4] = celloutsig_0_19z;
  assign _05_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
