<stg><name>linear<ap_fixed<38, 8, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, linear_config3></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:1 %data_31_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_31_val

]]></Node>
<StgValue><ssdm name="data_31_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:2 %data_30_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_30_val

]]></Node>
<StgValue><ssdm name="data_30_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:3 %data_29_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_29_val

]]></Node>
<StgValue><ssdm name="data_29_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:4 %data_28_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_28_val

]]></Node>
<StgValue><ssdm name="data_28_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:5 %data_27_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_27_val

]]></Node>
<StgValue><ssdm name="data_27_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:6 %data_26_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_26_val

]]></Node>
<StgValue><ssdm name="data_26_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:7 %data_25_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_25_val

]]></Node>
<StgValue><ssdm name="data_25_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:8 %data_24_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_24_val

]]></Node>
<StgValue><ssdm name="data_24_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:9 %data_23_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_23_val

]]></Node>
<StgValue><ssdm name="data_23_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:10 %data_22_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_22_val

]]></Node>
<StgValue><ssdm name="data_22_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:11 %data_21_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_21_val

]]></Node>
<StgValue><ssdm name="data_21_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:12 %data_20_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_20_val

]]></Node>
<StgValue><ssdm name="data_20_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:13 %data_19_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_19_val

]]></Node>
<StgValue><ssdm name="data_19_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:14 %data_18_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_18_val

]]></Node>
<StgValue><ssdm name="data_18_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:15 %data_17_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_17_val

]]></Node>
<StgValue><ssdm name="data_17_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:16 %data_16_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_16_val

]]></Node>
<StgValue><ssdm name="data_16_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:17 %data_15_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_15_val

]]></Node>
<StgValue><ssdm name="data_15_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:18 %data_14_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_14_val

]]></Node>
<StgValue><ssdm name="data_14_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:19 %data_13_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_13_val

]]></Node>
<StgValue><ssdm name="data_13_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:20 %data_12_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_12_val

]]></Node>
<StgValue><ssdm name="data_12_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:21 %data_11_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_11_val

]]></Node>
<StgValue><ssdm name="data_11_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:22 %data_10_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_10_val

]]></Node>
<StgValue><ssdm name="data_10_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:23 %data_9_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_9_val

]]></Node>
<StgValue><ssdm name="data_9_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:24 %data_8_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_8_val

]]></Node>
<StgValue><ssdm name="data_8_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:25 %data_7_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_7_val

]]></Node>
<StgValue><ssdm name="data_7_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:26 %data_6_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_6_val

]]></Node>
<StgValue><ssdm name="data_6_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:27 %data_5_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_5_val

]]></Node>
<StgValue><ssdm name="data_5_val_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:28 %data_4_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:29 %data_3_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_3_val

]]></Node>
<StgValue><ssdm name="data_3_val_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:30 %data_2_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:31 %data_1_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
entry:32 %data_0_val_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:33 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_0_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %trunc_ln32_1 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_1_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:35 %trunc_ln32_2 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_2_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:36 %trunc_ln32_3 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_3_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_3"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:37 %trunc_ln32_4 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_4_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_4"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38 %trunc_ln32_5 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_5_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_5"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %trunc_ln32_6 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_6_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_6"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:40 %trunc_ln32_7 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_7_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_7"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:41 %trunc_ln32_8 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_8_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_8"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:42 %trunc_ln32_9 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_9_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_9"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:43 %trunc_ln32_s = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_10_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_s"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:44 %trunc_ln32_10 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_11_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_10"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:45 %trunc_ln32_11 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_12_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_11"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %trunc_ln32_12 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_13_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_12"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:47 %trunc_ln32_13 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_14_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_13"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:48 %trunc_ln32_14 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_15_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_14"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:49 %trunc_ln32_15 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_16_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_15"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:50 %trunc_ln32_16 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_17_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_16"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:51 %trunc_ln32_17 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_18_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_17"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:52 %trunc_ln32_18 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_19_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_18"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:53 %trunc_ln32_19 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_20_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_19"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:54 %trunc_ln32_20 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_21_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_20"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %trunc_ln32_21 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_22_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_21"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:56 %trunc_ln32_22 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_23_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_22"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:57 %trunc_ln32_23 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_24_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_23"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:58 %trunc_ln32_24 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_25_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_24"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:59 %trunc_ln32_25 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_26_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_25"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:60 %trunc_ln32_26 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_27_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_26"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:61 %trunc_ln32_27 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_28_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_27"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:62 %trunc_ln32_28 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_29_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_28"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:63 %trunc_ln32_29 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_30_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_29"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:64 %trunc_ln32_30 = partselect i16 @_ssdm_op_PartSelect.i16.i36.i32.i32, i36 %data_31_val_read, i32 20, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln32_30"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:65 %mrv = insertvalue i512 <undef>, i16 %trunc_ln

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:66 %mrv_1 = insertvalue i512 %mrv, i16 %trunc_ln32_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:67 %mrv_2 = insertvalue i512 %mrv_1, i16 %trunc_ln32_2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:68 %mrv_3 = insertvalue i512 %mrv_2, i16 %trunc_ln32_3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:69 %mrv_4 = insertvalue i512 %mrv_3, i16 %trunc_ln32_4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:70 %mrv_5 = insertvalue i512 %mrv_4, i16 %trunc_ln32_5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:71 %mrv_6 = insertvalue i512 %mrv_5, i16 %trunc_ln32_6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:72 %mrv_7 = insertvalue i512 %mrv_6, i16 %trunc_ln32_7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:73 %mrv_8 = insertvalue i512 %mrv_7, i16 %trunc_ln32_8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:74 %mrv_9 = insertvalue i512 %mrv_8, i16 %trunc_ln32_9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:75 %mrv_10 = insertvalue i512 %mrv_9, i16 %trunc_ln32_s

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:76 %mrv_11 = insertvalue i512 %mrv_10, i16 %trunc_ln32_10

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:77 %mrv_12 = insertvalue i512 %mrv_11, i16 %trunc_ln32_11

]]></Node>
<StgValue><ssdm name="mrv_12"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:78 %mrv_13 = insertvalue i512 %mrv_12, i16 %trunc_ln32_12

]]></Node>
<StgValue><ssdm name="mrv_13"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:79 %mrv_14 = insertvalue i512 %mrv_13, i16 %trunc_ln32_13

]]></Node>
<StgValue><ssdm name="mrv_14"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:80 %mrv_15 = insertvalue i512 %mrv_14, i16 %trunc_ln32_14

]]></Node>
<StgValue><ssdm name="mrv_15"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:81 %mrv_16 = insertvalue i512 %mrv_15, i16 %trunc_ln32_15

]]></Node>
<StgValue><ssdm name="mrv_16"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:82 %mrv_17 = insertvalue i512 %mrv_16, i16 %trunc_ln32_16

]]></Node>
<StgValue><ssdm name="mrv_17"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:83 %mrv_18 = insertvalue i512 %mrv_17, i16 %trunc_ln32_17

]]></Node>
<StgValue><ssdm name="mrv_18"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:84 %mrv_19 = insertvalue i512 %mrv_18, i16 %trunc_ln32_18

]]></Node>
<StgValue><ssdm name="mrv_19"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:85 %mrv_20 = insertvalue i512 %mrv_19, i16 %trunc_ln32_19

]]></Node>
<StgValue><ssdm name="mrv_20"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:86 %mrv_21 = insertvalue i512 %mrv_20, i16 %trunc_ln32_20

]]></Node>
<StgValue><ssdm name="mrv_21"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:87 %mrv_22 = insertvalue i512 %mrv_21, i16 %trunc_ln32_21

]]></Node>
<StgValue><ssdm name="mrv_22"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:88 %mrv_23 = insertvalue i512 %mrv_22, i16 %trunc_ln32_22

]]></Node>
<StgValue><ssdm name="mrv_23"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:89 %mrv_24 = insertvalue i512 %mrv_23, i16 %trunc_ln32_23

]]></Node>
<StgValue><ssdm name="mrv_24"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:90 %mrv_25 = insertvalue i512 %mrv_24, i16 %trunc_ln32_24

]]></Node>
<StgValue><ssdm name="mrv_25"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:91 %mrv_26 = insertvalue i512 %mrv_25, i16 %trunc_ln32_25

]]></Node>
<StgValue><ssdm name="mrv_26"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:92 %mrv_27 = insertvalue i512 %mrv_26, i16 %trunc_ln32_26

]]></Node>
<StgValue><ssdm name="mrv_27"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:93 %mrv_28 = insertvalue i512 %mrv_27, i16 %trunc_ln32_27

]]></Node>
<StgValue><ssdm name="mrv_28"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:94 %mrv_29 = insertvalue i512 %mrv_28, i16 %trunc_ln32_28

]]></Node>
<StgValue><ssdm name="mrv_29"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:95 %mrv_30 = insertvalue i512 %mrv_29, i16 %trunc_ln32_29

]]></Node>
<StgValue><ssdm name="mrv_30"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="512" op_0_bw="512" op_1_bw="16">
<![CDATA[
entry:96 %mrv_s = insertvalue i512 %mrv_30, i16 %trunc_ln32_30

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="512">
<![CDATA[
entry:97 %ret_ln34 = ret i512 %mrv_s

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
