
Segment.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000e  00800100  0000026c  000002e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000026c  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  000002ee  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000320  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000000a0  00000000  00000000  00000360  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000e30  00000000  00000000  00000400  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000008af  00000000  00000000  00001230  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000005c8  00000000  00000000  00001adf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000108  00000000  00000000  000020a8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004c1  00000000  00000000  000021b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000003d8  00000000  00000000  00002671  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000088  00000000  00000000  00002a49  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   8:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  10:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  14:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  18:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  1c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  20:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  24:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  28:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  2c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  30:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  34:	0c 94 a7 00 	jmp	0x14e	; 0x14e <__vector_13>
  38:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  3c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  40:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  44:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  48:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  4c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  50:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  54:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  58:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  5c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  60:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  64:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ec e6       	ldi	r30, 0x6C	; 108
  7c:	f2 e0       	ldi	r31, 0x02	; 2
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	ae 30       	cpi	r26, 0x0E	; 14
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>
  8a:	0e 94 70 00 	call	0xe0	; 0xe0 <main>
  8e:	0c 94 34 01 	jmp	0x268	; 0x268 <_exit>

00000092 <__bad_interrupt>:
  92:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000096 <GPIO_config_output>:
 **********************************************************************/
void GPIO_config_input_pullup(volatile uint8_t *reg_name, uint8_t pin_num)
{
    *reg_name = *reg_name & ~(1<<pin_num);  // Data Direction Register
    reg_name++;                     // Change pointer to Data Register
    *reg_name = *reg_name | (1<<pin_num);   // Data Register
  96:	fc 01       	movw	r30, r24
  98:	40 81       	ld	r20, Z
  9a:	21 e0       	ldi	r18, 0x01	; 1
  9c:	30 e0       	ldi	r19, 0x00	; 0
  9e:	02 c0       	rjmp	.+4      	; 0xa4 <GPIO_config_output+0xe>
  a0:	22 0f       	add	r18, r18
  a2:	33 1f       	adc	r19, r19
  a4:	6a 95       	dec	r22
  a6:	e2 f7       	brpl	.-8      	; 0xa0 <GPIO_config_output+0xa>
  a8:	24 2b       	or	r18, r20
  aa:	20 83       	st	Z, r18
  ac:	08 95       	ret

000000ae <GPIO_write_low>:
 * Input:    reg_name - Address of Port Register, such as &PORTB
 *           pin_num - Pin designation in the interval 0 to 7
 * Returns:  none
 **********************************************************************/
void GPIO_write_low(volatile uint8_t *reg_name, uint8_t pin_num)
{
  ae:	fc 01       	movw	r30, r24
    *reg_name = *reg_name & ~(1<<pin_num);
  b0:	90 81       	ld	r25, Z
  b2:	21 e0       	ldi	r18, 0x01	; 1
  b4:	30 e0       	ldi	r19, 0x00	; 0
  b6:	02 c0       	rjmp	.+4      	; 0xbc <GPIO_write_low+0xe>
  b8:	22 0f       	add	r18, r18
  ba:	33 1f       	adc	r19, r19
  bc:	6a 95       	dec	r22
  be:	e2 f7       	brpl	.-8      	; 0xb8 <GPIO_write_low+0xa>
  c0:	20 95       	com	r18
  c2:	29 23       	and	r18, r25
  c4:	20 83       	st	Z, r18
  c6:	08 95       	ret

000000c8 <GPIO_write_high>:
/**********************************************************************
 * Function: GPIO_write_high()
 **********************************************************************/
void GPIO_write_high(volatile uint8_t *reg_name, uint8_t pin_num)
{
    *reg_name = *reg_name | (1<<pin_num);
  c8:	fc 01       	movw	r30, r24
  ca:	40 81       	ld	r20, Z
  cc:	21 e0       	ldi	r18, 0x01	; 1
  ce:	30 e0       	ldi	r19, 0x00	; 0
  d0:	02 c0       	rjmp	.+4      	; 0xd6 <GPIO_write_high+0xe>
  d2:	22 0f       	add	r18, r18
  d4:	33 1f       	adc	r19, r19
  d6:	6a 95       	dec	r22
  d8:	e2 f7       	brpl	.-8      	; 0xd2 <GPIO_write_high+0xa>
  da:	24 2b       	or	r18, r20
  dc:	20 83       	st	Z, r18
  de:	08 95       	ret

000000e0 <main>:
 * Returns:  none
 **********************************************************************/
int main(void)
{
    // Configure SSD signals
    SEG_init();
  e0:	0e 94 b1 00 	call	0x162	; 0x162 <SEG_init>

    // Test of SSD: display number '3' at position 0
    SEG_update_shift_regs(0, 0);
  e4:	60 e0       	ldi	r22, 0x00	; 0
  e6:	80 e0       	ldi	r24, 0x00	; 0
  e8:	0e 94 c1 00 	call	0x182	; 0x182 <SEG_update_shift_regs>

    // Configure 16-bit Timer/Counter1 for Decimal counter
    // Set the overflow prescaler to 262 ms and enable interrupt
    TIM1_overflow_262ms();
  ec:	e1 e8       	ldi	r30, 0x81	; 129
  ee:	f0 e0       	ldi	r31, 0x00	; 0
  f0:	80 81       	ld	r24, Z
  f2:	8b 7f       	andi	r24, 0xFB	; 251
  f4:	80 83       	st	Z, r24
  f6:	80 81       	ld	r24, Z
  f8:	83 60       	ori	r24, 0x03	; 3
  fa:	80 83       	st	Z, r24
    TIM1_overflow_interrupt_enable();
  fc:	ef e6       	ldi	r30, 0x6F	; 111
  fe:	f0 e0       	ldi	r31, 0x00	; 0
 100:	80 81       	ld	r24, Z
 102:	81 60       	ori	r24, 0x01	; 1
 104:	80 83       	st	Z, r24

    // Enables interrupts by setting the global interrupt mask
    sei();
 106:	78 94       	sei
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 108:	2f eb       	ldi	r18, 0xBF	; 191
 10a:	87 e2       	ldi	r24, 0x27	; 39
 10c:	99 e0       	ldi	r25, 0x09	; 9
 10e:	21 50       	subi	r18, 0x01	; 1
 110:	80 40       	sbci	r24, 0x00	; 0
 112:	90 40       	sbci	r25, 0x00	; 0
 114:	e1 f7       	brne	.-8      	; 0x10e <main+0x2e>
 116:	00 c0       	rjmp	.+0      	; 0x118 <main+0x38>
 118:	00 00       	nop
    while (1)
    {
        /* Empty loop. All subsequent operations are performed exclusively 
         * inside interrupt service routines ISRs */
        _delay_ms(3000);
        SEG_update_shift_regs(counter, 0);
 11a:	60 e0       	ldi	r22, 0x00	; 0
 11c:	80 e0       	ldi	r24, 0x00	; 0
 11e:	0e 94 c1 00 	call	0x182	; 0x182 <SEG_update_shift_regs>
        counter++;
 122:	c1 e0       	ldi	r28, 0x01	; 1
 124:	d0 e0       	ldi	r29, 0x00	; 0
 126:	2f eb       	ldi	r18, 0xBF	; 191
 128:	87 e2       	ldi	r24, 0x27	; 39
 12a:	99 e0       	ldi	r25, 0x09	; 9
 12c:	21 50       	subi	r18, 0x01	; 1
 12e:	80 40       	sbci	r24, 0x00	; 0
 130:	90 40       	sbci	r25, 0x00	; 0
 132:	e1 f7       	brne	.-8      	; 0x12c <main+0x4c>
 134:	00 c0       	rjmp	.+0      	; 0x136 <main+0x56>
 136:	00 00       	nop
    while (1)
    {
        /* Empty loop. All subsequent operations are performed exclusively 
         * inside interrupt service routines ISRs */
        _delay_ms(3000);
        SEG_update_shift_regs(counter, 0);
 138:	60 e0       	ldi	r22, 0x00	; 0
 13a:	8c 2f       	mov	r24, r28
 13c:	0e 94 c1 00 	call	0x182	; 0x182 <SEG_update_shift_regs>
        counter++;
 140:	21 96       	adiw	r28, 0x01	; 1
        
        if(counter == 10)
 142:	ca 30       	cpi	r28, 0x0A	; 10
 144:	d1 05       	cpc	r29, r1
 146:	79 f7       	brne	.-34     	; 0x126 <main+0x46>
        {
            counter = 0;
 148:	c0 e0       	ldi	r28, 0x00	; 0
 14a:	d0 e0       	ldi	r29, 0x00	; 0
 14c:	ec cf       	rjmp	.-40     	; 0x126 <main+0x46>

0000014e <__vector_13>:
/**********************************************************************
 * Function: Timer/Counter1 overflow interrupt
 * Purpose:  Increment decimal counter value and display it on SSD.
 **********************************************************************/
ISR(TIMER1_OVF_vect)
{
 14e:	1f 92       	push	r1
 150:	0f 92       	push	r0
 152:	0f b6       	in	r0, 0x3f	; 63
 154:	0f 92       	push	r0
 156:	11 24       	eor	r1, r1
    // WRITE YOUR CODE HERE

 158:	0f 90       	pop	r0
 15a:	0f be       	out	0x3f, r0	; 63
 15c:	0f 90       	pop	r0
 15e:	1f 90       	pop	r1
 160:	18 95       	reti

00000162 <SEG_init>:
 * Returns:  none
 **********************************************************************/
void SEG_init(void)
{
    /* Configuration of SSD signals */
    GPIO_config_output(&DDRD, SEG_LATCH);
 162:	64 e0       	ldi	r22, 0x04	; 4
 164:	8a e2       	ldi	r24, 0x2A	; 42
 166:	90 e0       	ldi	r25, 0x00	; 0
 168:	0e 94 4b 00 	call	0x96	; 0x96 <GPIO_config_output>
    GPIO_config_output(&DDRD, SEG_CLK);
 16c:	67 e0       	ldi	r22, 0x07	; 7
 16e:	8a e2       	ldi	r24, 0x2A	; 42
 170:	90 e0       	ldi	r25, 0x00	; 0
 172:	0e 94 4b 00 	call	0x96	; 0x96 <GPIO_config_output>
    GPIO_config_output(&DDRB, SEG_DATA);
 176:	60 e0       	ldi	r22, 0x00	; 0
 178:	84 e2       	ldi	r24, 0x24	; 36
 17a:	90 e0       	ldi	r25, 0x00	; 0
 17c:	0e 94 4b 00 	call	0x96	; 0x96 <GPIO_config_output>
 180:	08 95       	ret

00000182 <SEG_update_shift_regs>:
 *           position - Position of the display where the segments are to 
 *                      be displayed (p3 p2 p1 p0 xxxx, active high)
 * Returns:  none
 **********************************************************************/
void SEG_update_shift_regs(uint8_t segments, uint8_t position)
{
 182:	1f 93       	push	r17
 184:	cf 93       	push	r28
 186:	df 93       	push	r29
    uint8_t bit_number;
    segments = segment_value[segments];
 188:	e8 2f       	mov	r30, r24
 18a:	f0 e0       	ldi	r31, 0x00	; 0
 18c:	ec 5f       	subi	r30, 0xFC	; 252
 18e:	fe 4f       	sbci	r31, 0xFE	; 254
 190:	10 81       	ld	r17, Z
    position = segment_position[position];
 192:	e6 2f       	mov	r30, r22
 194:	f0 e0       	ldi	r31, 0x00	; 0
 196:	e0 50       	subi	r30, 0x00	; 0
 198:	ff 4f       	sbci	r31, 0xFF	; 255
 19a:	d0 81       	ld	r29, Z
    
    // Pull LATCH, CLK, and DATA low
    GPIO_write_low(&PORTD, SEG_LATCH);
 19c:	64 e0       	ldi	r22, 0x04	; 4
 19e:	8b e2       	ldi	r24, 0x2B	; 43
 1a0:	90 e0       	ldi	r25, 0x00	; 0
 1a2:	0e 94 57 00 	call	0xae	; 0xae <GPIO_write_low>
    GPIO_write_low(&PORTD, SEG_CLK);
 1a6:	67 e0       	ldi	r22, 0x07	; 7
 1a8:	8b e2       	ldi	r24, 0x2B	; 43
 1aa:	90 e0       	ldi	r25, 0x00	; 0
 1ac:	0e 94 57 00 	call	0xae	; 0xae <GPIO_write_low>
    GPIO_write_low(&PORTB, SEG_DATA);
 1b0:	60 e0       	ldi	r22, 0x00	; 0
 1b2:	85 e2       	ldi	r24, 0x25	; 37
 1b4:	90 e0       	ldi	r25, 0x00	; 0
 1b6:	0e 94 57 00 	call	0xae	; 0xae <GPIO_write_low>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1ba:	85 e0       	ldi	r24, 0x05	; 5
 1bc:	8a 95       	dec	r24
 1be:	f1 f7       	brne	.-4      	; 0x1bc <SEG_update_shift_regs+0x3a>
 1c0:	00 00       	nop
 1c2:	c8 e0       	ldi	r28, 0x08	; 8
    // a b c d e f g DP (active low values)
    for (bit_number = 0; bit_number < 8; bit_number++)
    {
        // Test LSB of "segments" by & (faster) or % (slower) and... 
        // ...output DATA value
        if(segments & 1)
 1c4:	10 ff       	sbrs	r17, 0
 1c6:	06 c0       	rjmp	.+12     	; 0x1d4 <SEG_update_shift_regs+0x52>
        {
            GPIO_write_high(&PORTB, SEG_DATA);
 1c8:	60 e0       	ldi	r22, 0x00	; 0
 1ca:	85 e2       	ldi	r24, 0x25	; 37
 1cc:	90 e0       	ldi	r25, 0x00	; 0
 1ce:	0e 94 64 00 	call	0xc8	; 0xc8 <GPIO_write_high>
 1d2:	05 c0       	rjmp	.+10     	; 0x1de <SEG_update_shift_regs+0x5c>
        }
        else
        {        
            GPIO_write_low(&PORTB, SEG_DATA);
 1d4:	60 e0       	ldi	r22, 0x00	; 0
 1d6:	85 e2       	ldi	r24, 0x25	; 37
 1d8:	90 e0       	ldi	r25, 0x00	; 0
 1da:	0e 94 57 00 	call	0xae	; 0xae <GPIO_write_low>
 1de:	85 e0       	ldi	r24, 0x05	; 5
 1e0:	8a 95       	dec	r24
 1e2:	f1 f7       	brne	.-4      	; 0x1e0 <SEG_update_shift_regs+0x5e>
 1e4:	00 00       	nop

        // Wait 1 us
        _delay_us(1);

        // Pull CLK high
        GPIO_write_high(&PORTD, SEG_CLK);
 1e6:	67 e0       	ldi	r22, 0x07	; 7
 1e8:	8b e2       	ldi	r24, 0x2B	; 43
 1ea:	90 e0       	ldi	r25, 0x00	; 0
 1ec:	0e 94 64 00 	call	0xc8	; 0xc8 <GPIO_write_high>
 1f0:	85 e0       	ldi	r24, 0x05	; 5
 1f2:	8a 95       	dec	r24
 1f4:	f1 f7       	brne	.-4      	; 0x1f2 <SEG_update_shift_regs+0x70>
 1f6:	00 00       	nop

        // Wait 1 us
         _delay_us(1);

        // Pull CLK low
        GPIO_write_low(&PORTD, SEG_CLK);
 1f8:	67 e0       	ldi	r22, 0x07	; 7
 1fa:	8b e2       	ldi	r24, 0x2B	; 43
 1fc:	90 e0       	ldi	r25, 0x00	; 0
 1fe:	0e 94 57 00 	call	0xae	; 0xae <GPIO_write_low>

        // Shift "segments"
        segments = segments >> 1;
 202:	16 95       	lsr	r17
 204:	c1 50       	subi	r28, 0x01	; 1
    // Wait 1 us
    _delay_us(1);

    // Loop through the 1st byte (segments)
    // a b c d e f g DP (active low values)
    for (bit_number = 0; bit_number < 8; bit_number++)
 206:	f1 f6       	brne	.-68     	; 0x1c4 <SEG_update_shift_regs+0x42>
 208:	c8 e0       	ldi	r28, 0x08	; 8
    // p3 p2 p1 p0 . . . . (active high values)
    for (bit_number = 0; bit_number < 8; bit_number++)
    {
        // Test LSB of "position" by & (faster) or % (slower) and... 
        // ...output DATA value
        if(position & 1)
 20a:	d0 ff       	sbrs	r29, 0
 20c:	06 c0       	rjmp	.+12     	; 0x21a <SEG_update_shift_regs+0x98>
        {
            GPIO_write_high(&PORTB, SEG_DATA);
 20e:	60 e0       	ldi	r22, 0x00	; 0
 210:	85 e2       	ldi	r24, 0x25	; 37
 212:	90 e0       	ldi	r25, 0x00	; 0
 214:	0e 94 64 00 	call	0xc8	; 0xc8 <GPIO_write_high>
 218:	05 c0       	rjmp	.+10     	; 0x224 <SEG_update_shift_regs+0xa2>
        }
        else
        {
            GPIO_write_low(&PORTB, SEG_DATA);
 21a:	60 e0       	ldi	r22, 0x00	; 0
 21c:	85 e2       	ldi	r24, 0x25	; 37
 21e:	90 e0       	ldi	r25, 0x00	; 0
 220:	0e 94 57 00 	call	0xae	; 0xae <GPIO_write_low>
 224:	85 e0       	ldi	r24, 0x05	; 5
 226:	8a 95       	dec	r24
 228:	f1 f7       	brne	.-4      	; 0x226 <SEG_update_shift_regs+0xa4>
 22a:	00 00       	nop
        
        // Wait 1 us
        _delay_us(1);

        // Pull CLK high
        GPIO_write_high(&PORTD, SEG_CLK);
 22c:	67 e0       	ldi	r22, 0x07	; 7
 22e:	8b e2       	ldi	r24, 0x2B	; 43
 230:	90 e0       	ldi	r25, 0x00	; 0
 232:	0e 94 64 00 	call	0xc8	; 0xc8 <GPIO_write_high>
 236:	85 e0       	ldi	r24, 0x05	; 5
 238:	8a 95       	dec	r24
 23a:	f1 f7       	brne	.-4      	; 0x238 <SEG_update_shift_regs+0xb6>
 23c:	00 00       	nop
        
        // Wait 1 us
        _delay_us(1);

        // Pull CLK low
        GPIO_write_low(&PORTD, SEG_CLK);
 23e:	67 e0       	ldi	r22, 0x07	; 7
 240:	8b e2       	ldi	r24, 0x2B	; 43
 242:	90 e0       	ldi	r25, 0x00	; 0
 244:	0e 94 57 00 	call	0xae	; 0xae <GPIO_write_low>

        // Shift "position"
        position = position >> 1;
 248:	d6 95       	lsr	r29
 24a:	c1 50       	subi	r28, 0x01	; 1
        segments = segments >> 1;
    }

    // Loop through the 2nd byte (position)
    // p3 p2 p1 p0 . . . . (active high values)
    for (bit_number = 0; bit_number < 8; bit_number++)
 24c:	f1 f6       	brne	.-68     	; 0x20a <SEG_update_shift_regs+0x88>
        // Shift "position"
        position = position >> 1;
    }

    // Pull LATCH high
    GPIO_write_high(&PORTD, SEG_LATCH);
 24e:	64 e0       	ldi	r22, 0x04	; 4
 250:	8b e2       	ldi	r24, 0x2B	; 43
 252:	90 e0       	ldi	r25, 0x00	; 0
 254:	0e 94 64 00 	call	0xc8	; 0xc8 <GPIO_write_high>
 258:	85 e0       	ldi	r24, 0x05	; 5
 25a:	8a 95       	dec	r24
 25c:	f1 f7       	brne	.-4      	; 0x25a <SEG_update_shift_regs+0xd8>
 25e:	00 00       	nop
    
    // Wait 1 us
    _delay_us(1);
}
 260:	df 91       	pop	r29
 262:	cf 91       	pop	r28
 264:	1f 91       	pop	r17
 266:	08 95       	ret

00000268 <_exit>:
 268:	f8 94       	cli

0000026a <__stop_program>:
 26a:	ff cf       	rjmp	.-2      	; 0x26a <__stop_program>
