{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741563942339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741563942342 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 09 16:45:42 2025 " "Processing started: Sun Mar 09 16:45:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741563942342 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741563942342 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off l6part3 -c l6part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off l6part3 -c l6part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741563942342 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741563942510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 20 " "Parallel compilation is enabled and will use 16 of the 20 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741563942510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eec 180/lab6/synthesis/part1/mac.v 1 1 " "Found 1 design units, including 1 entities, in source file /eec 180/lab6/synthesis/part1/mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAC " "Found entity 1: MAC" {  } { { "../Part1/mac.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part1/mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741563946093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741563946093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/eec 180/lab6/synthesis/part2/ramoutput.v 1 1 " "Found 1 design units, including 1 entities, in source file /eec 180/lab6/synthesis/part2/ramoutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAMOUTPUT " "Found entity 1: RAMOUTPUT" {  } { { "../Part2/ramOutput.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part2/ramOutput.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741563946093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741563946093 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "l6part3.v(65) " "Verilog HDL information at l6part3.v(65): always construct contains both blocking and non-blocking assignments" {  } { { "l6part3.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part3/l6part3.v" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1741563946095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE l6part3.v(2) " "Verilog HDL Declaration information at l6part3.v(2): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "l6part3.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part3/l6part3.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1741563946095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l6part3.v 1 1 " "Found 1 design units, including 1 entities, in source file l6part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 l6part3 " "Found entity 1: l6part3" {  } { { "l6part3.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part3/l6part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741563946095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741563946095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mac2Out l6part3.v(46) " "Verilog HDL Implicit Net warning at l6part3.v(46): created implicit net for \"mac2Out\"" {  } { { "l6part3.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part3/l6part3.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741563946095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "l6part3 " "Elaborating entity \"l6part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741563946108 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "ram_a_init.txt l6part3.v(50) " "Verilog HDL File I/O error at l6part3.v(50): can't open Verilog Design File \"ram_a_init.txt\"" {  } { { "l6part3.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part3/l6part3.v" 50 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741563946111 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "ram_b_init.txt l6part3.v(51) " "Verilog HDL File I/O error at l6part3.v(51): can't open Verilog Design File \"ram_b_init.txt\"" {  } { { "l6part3.v" "" { Text "C:/EEC 180/Lab6/synthesis/Part3/l6part3.v" 51 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741563946113 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741563946113 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/EEC 180/Lab6/synthesis/Part3/l6part3.map.smsg " "Generated suppressed messages file C:/EEC 180/Lab6/synthesis/Part3/l6part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741563946126 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741563946149 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 09 16:45:46 2025 " "Processing ended: Sun Mar 09 16:45:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741563946149 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741563946149 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741563946149 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741563946149 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741563946801 ""}
