Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb  3 16:00:14 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
|      Characteristics      |                                             WorstPath to Src                                             |                                                                 Path #1                                                                |        WorstPath from Dst        |
+---------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
| Requirement               |                                                                                                    6.250 |                                                                                                                                  6.250 |                            6.250 |
| Path Delay                |                                                                                                    8.581 |                                                                                                                                  9.813 |                            3.649 |
| Logic Delay               | 2.645(31%)                                                                                               | 2.776(29%)                                                                                                                             | 0.539(15%)                       |
| Net Delay                 | 5.936(69%)                                                                                               | 7.037(71%)                                                                                                                             | 3.110(85%)                       |
| Clock Skew                |                                                                                                   -0.047 |                                                                                                                                 -0.050 |                           -0.076 |
| Slack                     |                                                                                                   -2.386 |                                                                                                                                 -3.621 |                            2.442 |
| Timing Exception          |                                                                                                          |                                                                                                                                        |                                  |
| Bounding Box Size         | 6% x 2%                                                                                                  | 9% x 2%                                                                                                                                | 3% x 1%                          |
| Clock Region Distance     | (0, 1)                                                                                                   | (1, 0)                                                                                                                                 | (0, 0)                           |
| Cumulative Fanout         |                                                                                                      172 |                                                                                                                                    210 |                               19 |
| Fixed Loc                 |                                                                                                        0 |                                                                                                                                      0 |                                0 |
| Fixed Route               |                                                                                                        0 |                                                                                                                                      0 |                                0 |
| Hold Fix Detour           |                                                                                                        0 |                                                                                                                                      0 |                                0 |
| Combined LUT Pairs        |                                                                                                        0 |                                                                                                                                      0 |                                0 |
| Clock Relationship        | Safely Timed                                                                                             | Safely Timed                                                                                                                           | Safely Timed                     |
| Logic Levels              |                                                                                                       19 |                                                                                                                                     25 |                                3 |
| Routes                    |                                                                                                       19 |                                                                                                                                     25 |                                4 |
| Logical Path              | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 FDRE | FDRE LUT6 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 SRL16E       |
| Start Point Clock         | clk_user                                                                                                 | clk_user                                                                                                                               | clk_user                         |
| End Point Clock           | clk_user                                                                                                 | clk_user                                                                                                                               | clk_user                         |
| DSP Block                 | None                                                                                                     | None                                                                                                                                   | None                             |
| BRAM                      | None                                                                                                     | None                                                                                                                                   | None                             |
| IO Crossings              |                                                                                                        0 |                                                                                                                                      1 |                                3 |
| SLR Crossings             |                                                                                                        0 |                                                                                                                                      0 |                                0 |
| PBlocks                   |                                                                                                        0 |                                                                                                                                      0 |                                0 |
| High Fanout               |                                                                                                       43 |                                                                                                                                     44 |                               16 |
| Dont Touch                |                                                                                                        0 |                                                                                                                                      0 |                                0 |
| Mark Debug                |                                                                                                        0 |                                                                                                                                      0 |                                0 |
| Start Point Pin Primitive | FDRE/C                                                                                                   | FDRE/C                                                                                                                                 | FDRE/C                           |
| End Point Pin Primitive   | FDRE/D                                                                                                   | FDRE/D                                                                                                                                 | SRL16E/D                         |
| Start Point Pin           | muon_cand_8.pt_fast[1]/C                                                                                 | roi_ret_6780/C                                                                                                                         | sector_ret_845/C                 |
| End Point Pin             | roi_ret_6780/D                                                                                           | sector_ret_845/D                                                                                                                       | sr_5_15.roi_5_sr_5_14.sector_1/D |
+---------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                   Path #2                                                                   |                                                         WorstPath from Dst                                                        |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                       6.250 |                                                                                                                             6.250 |
| Path Delay                |                    0.921 |                                                                                                                                       9.817 |                                                                                                                             9.100 |
| Logic Delay               | 0.096(11%)               | 2.699(28%)                                                                                                                                  | 2.586(29%)                                                                                                                        |
| Net Delay                 | 0.825(89%)               | 7.118(72%)                                                                                                                                  | 6.514(71%)                                                                                                                        |
| Clock Skew                |                   -0.227 |                                                                                                                                      -0.045 |                                                                                                                            -0.045 |
| Slack                     |                    5.093 |                                                                                                                                      -3.620 |                                                                                                                            -2.903 |
| Timing Exception          |                          |                                                                                                                                             |                                                                                                                                   |
| Bounding Box Size         | 4% x 0%                  | 6% x 3%                                                                                                                                     | 9% x 2%                                                                                                                           |
| Clock Region Distance     | (1, 0)                   | (0, 1)                                                                                                                                      | (1, 0)                                                                                                                            |
| Cumulative Fanout         |                        3 |                                                                                                                                         186 |                                                                                                                               209 |
| Fixed Loc                 |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Fixed Route               |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Hold Fix Detour           |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                | Safely Timed                                                                                                                      |
| Logic Levels              |                        0 |                                                                                                                                          26 |                                                                                                                                24 |
| Routes                    |                        1 |                                                                                                                                          26 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT4 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                          |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                          |
| DSP Block                 | None                     | None                                                                                                                                        | None                                                                                                                              |
| BRAM                      | None                     | None                                                                                                                                        | None                                                                                                                              |
| IO Crossings              |                        1 |                                                                                                                                           0 |                                                                                                                                 1 |
| SLR Crossings             |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| PBlocks                   |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| High Fanout               |                        3 |                                                                                                                                          42 |                                                                                                                                44 |
| Dont Touch                |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Mark Debug                |                        0 |                                                                                                                                           0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_15[52]/C         | muon_cand_3.pt_fast[0]/C                                                                                                                    | roi_ret_7318/C                                                                                                                    |
| End Point Pin             | muon_cand_3.pt_fast[0]/D | roi_ret_7318/D                                                                                                                              | sector_ret_845/D                                                                                                                  |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                       Path #3                                                      |                                                    WorstPath from Dst                                                   |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                              6.250 |                                                                                                                   6.250 |
| Path Delay                |                    1.429 |                                                                                                              9.807 |                                                                                                                   8.910 |
| Logic Delay               | 0.096(7%)                | 2.274(24%)                                                                                                         | 2.630(30%)                                                                                                              |
| Net Delay                 | 1.333(93%)               | 7.533(76%)                                                                                                         | 6.280(70%)                                                                                                              |
| Clock Skew                |                   -0.049 |                                                                                                             -0.051 |                                                                                                                  -0.051 |
| Slack                     |                    4.763 |                                                                                                             -3.616 |                                                                                                                  -2.720 |
| Timing Exception          |                          |                                                                                                                    |                                                                                                                         |
| Bounding Box Size         | 0% x 0%                  | 6% x 3%                                                                                                            | 9% x 2%                                                                                                                 |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                             | (1, 0)                                                                                                                  |
| Cumulative Fanout         |                        3 |                                                                                                                176 |                                                                                                                     225 |
| Fixed Loc                 |                        0 |                                                                                                                  0 |                                                                                                                       0 |
| Fixed Route               |                        0 |                                                                                                                  0 |                                                                                                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                  0 |                                                                                                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                  0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                       | Safely Timed                                                                                                            |
| Logic Levels              |                        0 |                                                                                                                 21 |                                                                                                                      22 |
| Routes                    |                        1 |                                                                                                                 21 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                           | clk_user                                                                                                                |
| End Point Clock           | clk_user                 | clk_user                                                                                                           | clk_user                                                                                                                |
| DSP Block                 | None                     | None                                                                                                               | None                                                                                                                    |
| BRAM                      | None                     | None                                                                                                               | None                                                                                                                    |
| IO Crossings              |                        3 |                                                                                                                  0 |                                                                                                                       1 |
| SLR Crossings             |                        0 |                                                                                                                  0 |                                                                                                                       0 |
| PBlocks                   |                        0 |                                                                                                                  0 |                                                                                                                       0 |
| High Fanout               |                        3 |                                                                                                                 44 |                                                                                                                      49 |
| Dont Touch                |                        0 |                                                                                                                  0 |                                                                                                                       0 |
| Mark Debug                |                        0 |                                                                                                                  0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                             | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                             | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[133]/C        | muon_cand_8.pt_fast[1]/C                                                                                           | roi_ret_7320/C                                                                                                          |
| End Point Pin             | muon_cand_8.pt_fast[1]/D | roi_ret_7320/D                                                                                                     | sector_ret_845/D                                                                                                        |
+---------------------------+--------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                         Path #4                                                         |                                                      WorstPath from Dst                                                      |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                   6.250 |                                                                                                                        6.250 |
| Path Delay                |                    1.429 |                                                                                                                   9.875 |                                                                                                                        9.104 |
| Logic Delay               | 0.096(7%)                | 2.952(30%)                                                                                                              | 2.451(27%)                                                                                                                   |
| Net Delay                 | 1.333(93%)               | 6.923(70%)                                                                                                              | 6.653(73%)                                                                                                                   |
| Clock Skew                |                   -0.049 |                                                                                                                   0.024 |                                                                                                                       -0.137 |
| Slack                     |                    4.763 |                                                                                                                  -3.609 |                                                                                                                       -2.999 |
| Timing Exception          |                          |                                                                                                                         |                                                                                                                              |
| Bounding Box Size         | 0% x 0%                  | 6% x 3%                                                                                                                 | 10% x 2%                                                                                                                     |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                  | (1, 0)                                                                                                                       |
| Cumulative Fanout         |                        3 |                                                                                                                     199 |                                                                                                                          227 |
| Fixed Loc                 |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| Fixed Route               |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| Hold Fix Detour           |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| Combined LUT Pairs        |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                            | Safely Timed                                                                                                                 |
| Logic Levels              |                        0 |                                                                                                                      22 |                                                                                                                           23 |
| Routes                    |                        1 |                                                                                                                      22 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                | clk_user                                                                                                                     |
| End Point Clock           | clk_user                 | clk_user                                                                                                                | clk_user                                                                                                                     |
| DSP Block                 | None                     | None                                                                                                                    | None                                                                                                                         |
| BRAM                      | None                     | None                                                                                                                    | None                                                                                                                         |
| IO Crossings              |                        3 |                                                                                                                       0 |                                                                                                                            1 |
| SLR Crossings             |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| PBlocks                   |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| High Fanout               |                        3 |                                                                                                                      43 |                                                                                                                           49 |
| Dont Touch                |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| Mark Debug                |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                  | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                  | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[133]/C        | muon_cand_8.pt_fast[1]/C                                                                                                | roi_ret_41/C                                                                                                                 |
| End Point Pin             | muon_cand_8.pt_fast[1]/D | roi_ret_41/D                                                                                                            | sector_ret_845/D                                                                                                             |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                         Path #5                                                         |                                                      WorstPath from Dst                                                      |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                   6.250 |                                                                                                                        6.250 |
| Path Delay                |                    1.429 |                                                                                                                   9.871 |                                                                                                                        9.212 |
| Logic Delay               | 0.096(7%)                | 2.941(30%)                                                                                                              | 2.517(28%)                                                                                                                   |
| Net Delay                 | 1.333(93%)               | 6.930(70%)                                                                                                              | 6.695(72%)                                                                                                                   |
| Clock Skew                |                   -0.049 |                                                                                                                   0.021 |                                                                                                                       -0.134 |
| Slack                     |                    4.763 |                                                                                                                  -3.608 |                                                                                                                       -3.104 |
| Timing Exception          |                          |                                                                                                                         |                                                                                                                              |
| Bounding Box Size         | 0% x 0%                  | 6% x 3%                                                                                                                 | 9% x 2%                                                                                                                      |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                  | (1, 0)                                                                                                                       |
| Cumulative Fanout         |                        3 |                                                                                                                     197 |                                                                                                                          242 |
| Fixed Loc                 |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| Fixed Route               |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| Hold Fix Detour           |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| Combined LUT Pairs        |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                            | Safely Timed                                                                                                                 |
| Logic Levels              |                        0 |                                                                                                                      22 |                                                                                                                           23 |
| Routes                    |                        1 |                                                                                                                      22 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                | clk_user                                                                                                                     |
| End Point Clock           | clk_user                 | clk_user                                                                                                                | clk_user                                                                                                                     |
| DSP Block                 | None                     | None                                                                                                                    | None                                                                                                                         |
| BRAM                      | None                     | None                                                                                                                    | None                                                                                                                         |
| IO Crossings              |                        3 |                                                                                                                       0 |                                                                                                                            1 |
| SLR Crossings             |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| PBlocks                   |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| High Fanout               |                        3 |                                                                                                                      43 |                                                                                                                           49 |
| Dont Touch                |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| Mark Debug                |                        0 |                                                                                                                       0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                  | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                  | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[133]/C        | muon_cand_8.pt_fast[1]/C                                                                                                | roi_ret_7209/C                                                                                                               |
| End Point Pin             | muon_cand_8.pt_fast[1]/D | roi_ret_7209/D                                                                                                          | sector_ret_845/D                                                                                                             |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                 Path #6                                                                |     WorstPath from Dst     |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
| Requirement               |                    6.250 |                                                                                                                                  6.250 |                      6.250 |
| Path Delay                |                    0.921 |                                                                                                                                  9.742 |                      3.412 |
| Logic Delay               | 0.096(11%)               | 2.726(28%)                                                                                                                             | 0.344(11%)                 |
| Net Delay                 | 0.825(89%)               | 7.016(72%)                                                                                                                             | 3.068(89%)                 |
| Clock Skew                |                   -0.227 |                                                                                                                                 -0.102 |                     -0.072 |
| Slack                     |                    5.093 |                                                                                                                                 -3.602 |                      2.679 |
| Timing Exception          |                          |                                                                                                                                        |                            |
| Bounding Box Size         | 4% x 0%                  | 6% x 2%                                                                                                                                | 4% x 2%                    |
| Clock Region Distance     | (1, 0)                   | (0, 1)                                                                                                                                 | (0, 0)                     |
| Cumulative Fanout         |                        3 |                                                                                                                                    197 |                          3 |
| Fixed Loc                 |                        0 |                                                                                                                                      0 |                          0 |
| Fixed Route               |                        0 |                                                                                                                                      0 |                          0 |
| Hold Fix Detour           |                        0 |                                                                                                                                      0 |                          0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                      0 |                          0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                           | Safely Timed               |
| Logic Levels              |                        0 |                                                                                                                                     25 |                          2 |
| Routes                    |                        1 |                                                                                                                                     25 |                          3 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT3 LUT6 LUT6 LUT4 LUT4 LUT4 LUT4 LUT5 FDRE | FDRE LUT6 LUT6 SRL16E      |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                               | clk_user                   |
| End Point Clock           | clk_user                 | clk_user                                                                                                                               | clk_user                   |
| DSP Block                 | None                     | None                                                                                                                                   | None                       |
| BRAM                      | None                     | None                                                                                                                                   | None                       |
| IO Crossings              |                        1 |                                                                                                                                      0 |                          6 |
| SLR Crossings             |                        0 |                                                                                                                                      0 |                          0 |
| PBlocks                   |                        0 |                                                                                                                                      0 |                          0 |
| High Fanout               |                        3 |                                                                                                                                     42 |                          1 |
| Dont Touch                |                        0 |                                                                                                                                      0 |                          0 |
| Mark Debug                |                        0 |                                                                                                                                      0 |                          0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                 | FDRE/C                     |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                 | SRL16E/D                   |
| Start Point Pin           | sr_p.sr_15[52]/C         | muon_cand_3.pt_fast[0]/C                                                                                                               | roi_ret_6445/C             |
| End Point Pin             | muon_cand_3.pt_fast[0]/D | roi_ret_6445/D                                                                                                                         | sr_5_7.roi_6_sr_5_7.pt_1/D |
+---------------------------+--------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                   Path #7                                                                   |                                                    WorstPath from Dst                                                   |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                       6.250 |                                                                                                                   6.250 |
| Path Delay                |                    0.921 |                                                                                                                                       9.801 |                                                                                                                   9.097 |
| Logic Delay               | 0.096(11%)               | 2.708(28%)                                                                                                                                  | 2.626(29%)                                                                                                              |
| Net Delay                 | 0.825(89%)               | 7.093(72%)                                                                                                                                  | 6.471(71%)                                                                                                              |
| Clock Skew                |                   -0.227 |                                                                                                                                      -0.040 |                                                                                                                  -0.067 |
| Slack                     |                    5.093 |                                                                                                                                      -3.599 |                                                                                                                  -2.923 |
| Timing Exception          |                          |                                                                                                                                             |                                                                                                                         |
| Bounding Box Size         | 4% x 0%                  | 6% x 3%                                                                                                                                     | 8% x 2%                                                                                                                 |
| Clock Region Distance     | (1, 0)                   | (0, 1)                                                                                                                                      | (1, 0)                                                                                                                  |
| Cumulative Fanout         |                        3 |                                                                                                                                         182 |                                                                                                                     176 |
| Fixed Loc                 |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Fixed Route               |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Hold Fix Detour           |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                | Safely Timed                                                                                                            |
| Logic Levels              |                        0 |                                                                                                                                          26 |                                                                                                                      22 |
| Routes                    |                        1 |                                                                                                                                          26 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                |
| DSP Block                 | None                     | None                                                                                                                                        | None                                                                                                                    |
| BRAM                      | None                     | None                                                                                                                                        | None                                                                                                                    |
| IO Crossings              |                        1 |                                                                                                                                           0 |                                                                                                                       1 |
| SLR Crossings             |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| PBlocks                   |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| High Fanout               |                        3 |                                                                                                                                          42 |                                                                                                                      44 |
| Dont Touch                |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Mark Debug                |                        0 |                                                                                                                                           0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[52]/C         | muon_cand_3.pt_fast[0]/C                                                                                                                    | roi_ret_7316/C                                                                                                          |
| End Point Pin             | muon_cand_3.pt_fast[0]/D | roi_ret_7316/D                                                                                                                              | sector_ret_845/D                                                                                                        |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                                   Path #8                                                                   |                                                      WorstPath from Dst                                                      |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                                       6.250 |                                                                                                                        6.250 |
| Path Delay                |                    0.921 |                                                                                                                                       9.790 |                                                                                                                        9.366 |
| Logic Delay               | 0.096(11%)               | 2.569(27%)                                                                                                                                  | 2.507(27%)                                                                                                                   |
| Net Delay                 | 0.825(89%)               | 7.221(73%)                                                                                                                                  | 6.859(73%)                                                                                                                   |
| Clock Skew                |                   -0.227 |                                                                                                                                      -0.050 |                                                                                                                       -0.040 |
| Slack                     |                    5.093 |                                                                                                                                      -3.598 |                                                                                                                       -3.164 |
| Timing Exception          |                          |                                                                                                                                             |                                                                                                                              |
| Bounding Box Size         | 4% x 0%                  | 6% x 3%                                                                                                                                     | 9% x 2%                                                                                                                      |
| Clock Region Distance     | (1, 0)                   | (0, 1)                                                                                                                                      | (1, 0)                                                                                                                       |
| Cumulative Fanout         |                        3 |                                                                                                                                         182 |                                                                                                                          244 |
| Fixed Loc                 |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Fixed Route               |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Hold Fix Detour           |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                                | Safely Timed                                                                                                                 |
| Logic Levels              |                        0 |                                                                                                                                          26 |                                                                                                                           23 |
| Routes                    |                        1 |                                                                                                                                          26 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT3 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                     |
| End Point Clock           | clk_user                 | clk_user                                                                                                                                    | clk_user                                                                                                                     |
| DSP Block                 | None                     | None                                                                                                                                        | None                                                                                                                         |
| BRAM                      | None                     | None                                                                                                                                        | None                                                                                                                         |
| IO Crossings              |                        1 |                                                                                                                                           0 |                                                                                                                            1 |
| SLR Crossings             |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| PBlocks                   |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| High Fanout               |                        3 |                                                                                                                                          42 |                                                                                                                           49 |
| Dont Touch                |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Mark Debug                |                        0 |                                                                                                                                           0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                                      | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                                      | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[52]/C         | muon_cand_3.pt_fast[0]/C                                                                                                                    | roi_ret_7151/C                                                                                                               |
| End Point Pin             | muon_cand_3.pt_fast[0]/D | roi_ret_7151/D                                                                                                                              | sector_ret_845/D                                                                                                             |
+---------------------------+--------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |     WorstPath to Src     |                                                            Path #9                                                           |                                                      WorstPath from Dst                                                      |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                    6.250 |                                                                                                                        6.250 |                                                                                                                        6.250 |
| Path Delay                |                    1.429 |                                                                                                                        9.784 |                                                                                                                        9.059 |
| Logic Delay               | 0.096(7%)                | 2.484(26%)                                                                                                                   | 2.506(28%)                                                                                                                   |
| Net Delay                 | 1.333(93%)               | 7.300(74%)                                                                                                                   | 6.553(72%)                                                                                                                   |
| Clock Skew                |                   -0.049 |                                                                                                                       -0.055 |                                                                                                                       -0.046 |
| Slack                     |                    4.763 |                                                                                                                       -3.597 |                                                                                                                       -2.863 |
| Timing Exception          |                          |                                                                                                                              |                                                                                                                              |
| Bounding Box Size         | 0% x 0%                  | 6% x 3%                                                                                                                      | 9% x 2%                                                                                                                      |
| Clock Region Distance     | (0, 0)                   | (0, 1)                                                                                                                       | (1, 0)                                                                                                                       |
| Cumulative Fanout         |                        3 |                                                                                                                          202 |                                                                                                                          202 |
| Fixed Loc                 |                        0 |                                                                                                                            0 |                                                                                                                            0 |
| Fixed Route               |                        0 |                                                                                                                            0 |                                                                                                                            0 |
| Hold Fix Detour           |                        0 |                                                                                                                            0 |                                                                                                                            0 |
| Combined LUT Pairs        |                        0 |                                                                                                                            0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                 | Safely Timed                                                                                                                 |
| Logic Levels              |                        0 |                                                                                                                           23 |                                                                                                                           23 |
| Routes                    |                        1 |                                                                                                                           23 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT4 LUT5 LUT6 LUT4 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                     | clk_user                                                                                                                     |
| End Point Clock           | clk_user                 | clk_user                                                                                                                     | clk_user                                                                                                                     |
| DSP Block                 | None                     | None                                                                                                                         | None                                                                                                                         |
| BRAM                      | None                     | None                                                                                                                         | None                                                                                                                         |
| IO Crossings              |                        3 |                                                                                                                            0 |                                                                                                                            1 |
| SLR Crossings             |                        0 |                                                                                                                            0 |                                                                                                                            0 |
| PBlocks                   |                        0 |                                                                                                                            0 |                                                                                                                            0 |
| High Fanout               |                        3 |                                                                                                                           43 |                                                                                                                           44 |
| Dont Touch                |                        0 |                                                                                                                            0 |                                                                                                                            0 |
| Mark Debug                |                        0 |                                                                                                                            0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                       | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D                   | FDRE/D                                                                                                                       | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[133]/C        | muon_cand_8.pt_fast[1]/C                                                                                                     | roi_ret_7282/C                                                                                                               |
| End Point Pin             | muon_cand_8.pt_fast[1]/D | roi_ret_7282/D                                                                                                               | sector_ret_845/D                                                                                                             |
+---------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
|      Characteristics      |     WorstPath to Src     |                                                               Path #10                                                              |      WorstPath from Dst     |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
| Requirement               |                    6.250 |                                                                                                                               6.250 |                       6.250 |
| Path Delay                |                    0.925 |                                                                                                                               9.722 |                       0.549 |
| Logic Delay               | 0.099(11%)               | 2.583(27%)                                                                                                                          | 0.486(89%)                  |
| Net Delay                 | 0.826(89%)               | 7.139(73%)                                                                                                                          | 0.063(11%)                  |
| Clock Skew                |                   -0.237 |                                                                                                                              -0.042 |                      -0.068 |
| Slack                     |                    5.079 |                                                                                                                              -3.597 |                       5.625 |
| Timing Exception          |                          |                                                                                                                                     |                             |
| Bounding Box Size         | 3% x 0%                  | 6% x 3%                                                                                                                             | 0% x 0%                     |
| Clock Region Distance     | (1, 0)                   | (0, 1)                                                                                                                              | (0, 0)                      |
| Cumulative Fanout         |                        3 |                                                                                                                                 184 |                           1 |
| Fixed Loc                 |                        0 |                                                                                                                                   0 |                           0 |
| Fixed Route               |                        0 |                                                                                                                                   0 |                           0 |
| Hold Fix Detour           |                        0 |                                                                                                                                   0 |                           0 |
| Combined LUT Pairs        |                        0 |                                                                                                                                   0 |                           0 |
| Clock Relationship        | Safely Timed             | Safely Timed                                                                                                                        | Safely Timed                |
| Logic Levels              |                        0 |                                                                                                                                  24 |                           0 |
| Routes                    |                        1 |                                                                                                                                  25 |                           0 |
| Logical Path              | FDRE FDRE                | FDRE LUT4 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 SRL16E | SRL16E FDRE                 |
| Start Point Clock         | clk_user                 | clk_user                                                                                                                            | clk_user                    |
| End Point Clock           | clk_user                 | clk_user                                                                                                                            | clk_user                    |
| DSP Block                 | None                     | None                                                                                                                                | None                        |
| BRAM                      | None                     | None                                                                                                                                | None                        |
| IO Crossings              |                        1 |                                                                                                                                   0 |                           0 |
| SLR Crossings             |                        0 |                                                                                                                                   0 |                           0 |
| PBlocks                   |                        0 |                                                                                                                                   0 |                           0 |
| High Fanout               |                        3 |                                                                                                                                  23 |                           1 |
| Dont Touch                |                        0 |                                                                                                                                   0 |                           0 |
| Mark Debug                |                        0 |                                                                                                                                   0 |                           0 |
| Start Point Pin Primitive | FDRE/C                   | FDRE/C                                                                                                                              | SRL16E/CLK                  |
| End Point Pin Primitive   | FDRE/D                   | SRL16E/D                                                                                                                            | FDRE/D                      |
| Start Point Pin           | sr_p.sr_15[37]/C         | muon_cand_2.pt_fast[1]/C                                                                                                            | sr_5_6.pt_1_sr_5_0.pt_1/CLK |
| End Point Pin             | muon_cand_2.pt_fast[1]/D | sr_5_6.pt_1_sr_5_0.pt_1/D                                                                                                           | sr_p.sr_1[103]/D            |
+---------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+---+----+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+
| End Point Clock | Requirement |  0  | 1 |  2 |  3 | 4 |  5 | 6 |  7 |  8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 |  22 | 23 | 24 | 25 | 26 |
+-----------------+-------------+-----+---+----+----+---+----+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+
| clk_user        | 6.250ns     | 323 | 4 | 22 | 11 | 2 | 37 | 3 | 11 | 13 | 8 |  5 |  6 |  9 | 27 |  8 |  8 | 15 | 13 | 32 | 21 | 42 | 35 | 104 | 96 | 72 | 58 | 15 |
+-----------------+-------------+-----+---+----+----+---+----+---+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


