$date
  Sun May 26 21:33:09 2024
$end
$timescale
  1ns
$end
$scope module Verilog::main $end
  $var wire 1 main.clk clk $end
  $var reg 32 main.counter counter [31:0] $end
  $var wire 1 main.$live $live $end
$upscope $end
$enddefinitions $end
#0
0main.clk
b01111111111000011101111111000011 main.counter
0main.$live
#1
1main.clk
b01111111111000011101111111000010 main.counter
#2
0main.clk
b01111111111000011101111111000001 main.counter
#3
b01111111111000011101111111000000 main.counter
#4
1main.clk
b01111111111000011101111110111111 main.counter
#5
b01111111111000011101111110111110 main.counter
#6
b01111111111000011101111110111101 main.counter
#7
b01111111111000011101111110111100 main.counter
#8
b01111111111000011101111110111011 main.counter
#9
b01111111111000011101111110111010 main.counter
#10
0main.clk
b01111111111000011101111110111001 main.counter
