<stg><name>chunkIter</name>


<trans_list>

<trans id="96" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %wvarsin_addr = getelementptr i32 %wvarsin, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="wvarsin_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="3">
<![CDATA[
entry:12 %wvarsin_load = load i3 %wvarsin_addr

]]></Node>
<StgValue><ssdm name="wvarsin_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="3">
<![CDATA[
entry:12 %wvarsin_load = load i3 %wvarsin_addr

]]></Node>
<StgValue><ssdm name="wvarsin_load"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %lshr_ln = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %wvarsin_load, i32 6, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="32">
<![CDATA[
entry:14 %trunc_ln17 = trunc i32 %wvarsin_load

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15 %lshr_ln1 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %wvarsin_load, i32 11, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="32">
<![CDATA[
entry:16 %trunc_ln18 = trunc i32 %wvarsin_load

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %wvarsin_load, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="25" op_0_bw="32">
<![CDATA[
entry:18 %trunc_ln19 = trunc i32 %wvarsin_load

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %wvarsin_addr_1 = getelementptr i32 %wvarsin, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="wvarsin_addr_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="3">
<![CDATA[
entry:20 %wvarsin_load_1 = load i3 %wvarsin_addr_1

]]></Node>
<StgValue><ssdm name="wvarsin_load_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %wvarsin_addr_2 = getelementptr i32 %wvarsin, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="wvarsin_addr_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="3">
<![CDATA[
entry:28 %wvarsin_load_2 = load i3 %wvarsin_addr_2

]]></Node>
<StgValue><ssdm name="wvarsin_load_2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
entry:40 %or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln17, i26 %lshr_ln

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
entry:41 %or_ln13_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln18, i21 %lshr_ln1

]]></Node>
<StgValue><ssdm name="or_ln13_1"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
entry:43 %or_ln13_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln19, i7 %lshr_ln2

]]></Node>
<StgValue><ssdm name="or_ln13_3"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:44 %xor_ln13_1 = xor i32 %or_ln13_1, i32 %or_ln13_3

]]></Node>
<StgValue><ssdm name="xor_ln13_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:45 %xor_ln13_2 = xor i32 %xor_ln13_1, i32 %or_ln

]]></Node>
<StgValue><ssdm name="xor_ln13_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74 %wvarsout_addr_5 = getelementptr i32 %wvarsout, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="wvarsout_addr_5"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:75 %store_ln20 = store i32 %wvarsin_load, i3 %wvarsout_addr_5

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="3">
<![CDATA[
entry:20 %wvarsin_load_1 = load i3 %wvarsin_addr_1

]]></Node>
<StgValue><ssdm name="wvarsin_load_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:21 %lshr_ln7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %wvarsin_load_1, i32 2, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="32">
<![CDATA[
entry:22 %trunc_ln7 = trunc i32 %wvarsin_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:23 %lshr_ln8 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %wvarsin_load_1, i32 13, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln8"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="32">
<![CDATA[
entry:24 %trunc_ln8 = trunc i32 %wvarsin_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %lshr_ln9 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %wvarsin_load_1, i32 22, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln9"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="22" op_0_bw="32">
<![CDATA[
entry:26 %trunc_ln9 = trunc i32 %wvarsin_load_1

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="3">
<![CDATA[
entry:28 %wvarsin_load_2 = load i3 %wvarsin_addr_2

]]></Node>
<StgValue><ssdm name="wvarsin_load_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %wvarsin_addr_3 = getelementptr i32 %wvarsin, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="wvarsin_addr_3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="3">
<![CDATA[
entry:30 %wvarsin_load_3 = load i3 %wvarsin_addr_3

]]></Node>
<StgValue><ssdm name="wvarsin_load_3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %wvarsin_addr_4 = getelementptr i32 %wvarsin, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wvarsin_addr_4"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="3">
<![CDATA[
entry:32 %wvarsin_load_4 = load i3 %wvarsin_addr_4

]]></Node>
<StgValue><ssdm name="wvarsin_load_4"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
entry:53 %or_ln15_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln7, i30 %lshr_ln7

]]></Node>
<StgValue><ssdm name="or_ln15_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
entry:54 %or_ln15_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln8, i19 %lshr_ln8

]]></Node>
<StgValue><ssdm name="or_ln15_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
entry:56 %or_ln15_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln9, i10 %lshr_ln9

]]></Node>
<StgValue><ssdm name="or_ln15_4"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:57 %xor_ln15 = xor i32 %or_ln15_2, i32 %or_ln15_4

]]></Node>
<StgValue><ssdm name="xor_ln15"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:58 %xor_ln15_1 = xor i32 %xor_ln15, i32 %or_ln15_1

]]></Node>
<StgValue><ssdm name="xor_ln15_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %wvarsout_addr_1 = getelementptr i32 %wvarsout, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wvarsout_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:64 %store_ln16 = store i32 %wvarsin_load_1, i3 %wvarsout_addr_1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="3">
<![CDATA[
entry:30 %wvarsin_load_3 = load i3 %wvarsin_addr_3

]]></Node>
<StgValue><ssdm name="wvarsin_load_3"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="3">
<![CDATA[
entry:32 %wvarsin_load_4 = load i3 %wvarsin_addr_4

]]></Node>
<StgValue><ssdm name="wvarsin_load_4"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %wvarsin_addr_5 = getelementptr i32 %wvarsin, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="wvarsin_addr_5"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="3">
<![CDATA[
entry:34 %wvarsin_load_5 = load i3 %wvarsin_addr_5

]]></Node>
<StgValue><ssdm name="wvarsin_load_5"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %wvarsin_addr_6 = getelementptr i32 %wvarsin, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="wvarsin_addr_6"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="3">
<![CDATA[
entry:36 %wvarsin_load_6 = load i3 %wvarsin_addr_6

]]></Node>
<StgValue><ssdm name="wvarsin_load_6"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %xor_ln13 = xor i32 %wvarsin_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="xor_ln13"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %and_ln13 = and i32 %wvarsin_load_3, i32 %xor_ln13

]]></Node>
<StgValue><ssdm name="and_ln13"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %and_ln13_1 = and i32 %wvarsin_load_2, i32 %wvarsin_load

]]></Node>
<StgValue><ssdm name="and_ln13_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42 %or_ln13 = or i32 %and_ln13, i32 %and_ln13_1

]]></Node>
<StgValue><ssdm name="or_ln13"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %wvarsout_addr_6 = getelementptr i32 %wvarsout, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="wvarsout_addr_6"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:77 %store_ln21 = store i32 %wvarsin_load_2, i3 %wvarsout_addr_6

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78 %wvarsout_addr_7 = getelementptr i32 %wvarsout, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="wvarsout_addr_7"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:79 %store_ln22 = store i32 %wvarsin_load_3, i3 %wvarsout_addr_7

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:9 %wt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wt

]]></Node>
<StgValue><ssdm name="wt_read"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %kt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %kt

]]></Node>
<StgValue><ssdm name="kt_read"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="3">
<![CDATA[
entry:34 %wvarsin_load_5 = load i3 %wvarsin_addr_5

]]></Node>
<StgValue><ssdm name="wvarsin_load_5"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="3">
<![CDATA[
entry:36 %wvarsin_load_6 = load i3 %wvarsin_addr_6

]]></Node>
<StgValue><ssdm name="wvarsin_load_6"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:46 %add_ln13 = add i32 %wvarsin_load_6, i32 %xor_ln13_2

]]></Node>
<StgValue><ssdm name="add_ln13"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:47 %add_ln13_1 = add i32 %kt_read, i32 %wt_read

]]></Node>
<StgValue><ssdm name="add_ln13_1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:48 %add_ln13_2 = add i32 %add_ln13_1, i32 %or_ln13

]]></Node>
<StgValue><ssdm name="add_ln13_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:49 %t1 = add i32 %add_ln13_2, i32 %add_ln13

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:50 %or_ln15 = or i32 %wvarsin_load_5, i32 %wvarsin_load_4

]]></Node>
<StgValue><ssdm name="or_ln15"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:51 %and_ln15 = and i32 %wvarsin_load_1, i32 %or_ln15

]]></Node>
<StgValue><ssdm name="and_ln15"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:52 %and_ln15_1 = and i32 %wvarsin_load_5, i32 %wvarsin_load_4

]]></Node>
<StgValue><ssdm name="and_ln15_1"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:55 %or_ln15_3 = or i32 %and_ln15, i32 %and_ln15_1

]]></Node>
<StgValue><ssdm name="or_ln15_3"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:65 %wvarsout_addr_2 = getelementptr i32 %wvarsout, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="wvarsout_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:66 %store_ln17 = store i32 %wvarsin_load_4, i3 %wvarsout_addr_2

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %wvarsout_addr_3 = getelementptr i32 %wvarsout, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="wvarsout_addr_3"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:68 %store_ln18 = store i32 %wvarsin_load_5, i3 %wvarsout_addr_3

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:69 %wvarsin_addr_7 = getelementptr i32 %wvarsin, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="wvarsin_addr_7"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="3">
<![CDATA[
entry:70 %wvarsin_load_7 = load i3 %wvarsin_addr_7

]]></Node>
<StgValue><ssdm name="wvarsin_load_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %kt

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wt

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wvarsin, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wvarsin

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wvarsout, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wvarsout

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:59 %add_ln15 = add i32 %xor_ln15_1, i32 %t1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:60 %add_ln15_1 = add i32 %add_ln15, i32 %or_ln15_3

]]></Node>
<StgValue><ssdm name="add_ln15_1"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:61 %wvarsout_addr = getelementptr i32 %wvarsout, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="wvarsout_addr"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:62 %store_ln15 = store i32 %add_ln15_1, i3 %wvarsout_addr

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="3">
<![CDATA[
entry:70 %wvarsin_load_7 = load i3 %wvarsin_addr_7

]]></Node>
<StgValue><ssdm name="wvarsin_load_7"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:71 %add_ln19 = add i32 %wvarsin_load_7, i32 %t1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %wvarsout_addr_4 = getelementptr i32 %wvarsout, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="wvarsout_addr_4"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
entry:73 %store_ln19 = store i32 %add_ln19, i3 %wvarsout_addr_4

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0">
<![CDATA[
entry:80 %ret_ln23 = ret

]]></Node>
<StgValue><ssdm name="ret_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="101" name="kt" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kt"/></StgValue>
</port>
<port id="102" name="wt" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wt"/></StgValue>
</port>
<port id="103" name="wvarsin" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="wvarsin"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="104" name="wvarsout" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="wvarsout"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="105" from="wvarsin" to="wvarsin_addr" fromId="103" toId="7">
</dataflow>
<dataflow id="107" from="StgValue_106" to="wvarsin_addr" fromId="106" toId="7">
</dataflow>
<dataflow id="109" from="StgValue_108" to="wvarsin_addr" fromId="108" toId="7">
</dataflow>
<dataflow id="110" from="wvarsin_addr" to="wvarsin_load" fromId="7" toId="8">
</dataflow>
<dataflow id="111" from="wvarsin_addr" to="wvarsin_load" fromId="7" toId="9">
</dataflow>
<dataflow id="113" from="_ssdm_op_PartSelect.i26.i32.i32.i32" to="lshr_ln" fromId="112" toId="10">
</dataflow>
<dataflow id="114" from="wvarsin_load" to="lshr_ln" fromId="9" toId="10">
</dataflow>
<dataflow id="116" from="StgValue_115" to="lshr_ln" fromId="115" toId="10">
</dataflow>
<dataflow id="118" from="StgValue_117" to="lshr_ln" fromId="117" toId="10">
</dataflow>
<dataflow id="119" from="wvarsin_load" to="trunc_ln17" fromId="9" toId="11">
</dataflow>
<dataflow id="121" from="_ssdm_op_PartSelect.i21.i32.i32.i32" to="lshr_ln1" fromId="120" toId="12">
</dataflow>
<dataflow id="122" from="wvarsin_load" to="lshr_ln1" fromId="9" toId="12">
</dataflow>
<dataflow id="124" from="StgValue_123" to="lshr_ln1" fromId="123" toId="12">
</dataflow>
<dataflow id="125" from="StgValue_117" to="lshr_ln1" fromId="117" toId="12">
</dataflow>
<dataflow id="126" from="wvarsin_load" to="trunc_ln18" fromId="9" toId="13">
</dataflow>
<dataflow id="128" from="_ssdm_op_PartSelect.i7.i32.i32.i32" to="lshr_ln2" fromId="127" toId="14">
</dataflow>
<dataflow id="129" from="wvarsin_load" to="lshr_ln2" fromId="9" toId="14">
</dataflow>
<dataflow id="131" from="StgValue_130" to="lshr_ln2" fromId="130" toId="14">
</dataflow>
<dataflow id="132" from="StgValue_117" to="lshr_ln2" fromId="117" toId="14">
</dataflow>
<dataflow id="133" from="wvarsin_load" to="trunc_ln19" fromId="9" toId="15">
</dataflow>
<dataflow id="134" from="wvarsin" to="wvarsin_addr_1" fromId="103" toId="16">
</dataflow>
<dataflow id="135" from="StgValue_106" to="wvarsin_addr_1" fromId="106" toId="16">
</dataflow>
<dataflow id="136" from="StgValue_106" to="wvarsin_addr_1" fromId="106" toId="16">
</dataflow>
<dataflow id="137" from="wvarsin_addr_1" to="wvarsin_load_1" fromId="16" toId="17">
</dataflow>
<dataflow id="138" from="wvarsin" to="wvarsin_addr_2" fromId="103" toId="18">
</dataflow>
<dataflow id="139" from="StgValue_106" to="wvarsin_addr_2" fromId="106" toId="18">
</dataflow>
<dataflow id="141" from="StgValue_140" to="wvarsin_addr_2" fromId="140" toId="18">
</dataflow>
<dataflow id="142" from="wvarsin_addr_2" to="wvarsin_load_2" fromId="18" toId="19">
</dataflow>
<dataflow id="144" from="_ssdm_op_BitConcatenate.i32.i6.i26" to="or_ln" fromId="143" toId="20">
</dataflow>
<dataflow id="145" from="trunc_ln17" to="or_ln" fromId="11" toId="20">
</dataflow>
<dataflow id="146" from="lshr_ln" to="or_ln" fromId="10" toId="20">
</dataflow>
<dataflow id="148" from="_ssdm_op_BitConcatenate.i32.i11.i21" to="or_ln13_1" fromId="147" toId="21">
</dataflow>
<dataflow id="149" from="trunc_ln18" to="or_ln13_1" fromId="13" toId="21">
</dataflow>
<dataflow id="150" from="lshr_ln1" to="or_ln13_1" fromId="12" toId="21">
</dataflow>
<dataflow id="152" from="_ssdm_op_BitConcatenate.i32.i25.i7" to="or_ln13_3" fromId="151" toId="22">
</dataflow>
<dataflow id="153" from="trunc_ln19" to="or_ln13_3" fromId="15" toId="22">
</dataflow>
<dataflow id="154" from="lshr_ln2" to="or_ln13_3" fromId="14" toId="22">
</dataflow>
<dataflow id="155" from="or_ln13_1" to="xor_ln13_1" fromId="21" toId="23">
</dataflow>
<dataflow id="156" from="or_ln13_3" to="xor_ln13_1" fromId="22" toId="23">
</dataflow>
<dataflow id="157" from="xor_ln13_1" to="xor_ln13_2" fromId="23" toId="24">
</dataflow>
<dataflow id="158" from="or_ln" to="xor_ln13_2" fromId="20" toId="24">
</dataflow>
<dataflow id="159" from="wvarsout" to="wvarsout_addr_5" fromId="104" toId="25">
</dataflow>
<dataflow id="160" from="StgValue_106" to="wvarsout_addr_5" fromId="106" toId="25">
</dataflow>
<dataflow id="161" from="StgValue_140" to="wvarsout_addr_5" fromId="140" toId="25">
</dataflow>
<dataflow id="162" from="wvarsin_load" to="store_ln20" fromId="9" toId="26">
</dataflow>
<dataflow id="163" from="wvarsout_addr_5" to="store_ln20" fromId="25" toId="26">
</dataflow>
<dataflow id="164" from="wvarsin_addr_1" to="wvarsin_load_1" fromId="16" toId="27">
</dataflow>
<dataflow id="166" from="_ssdm_op_PartSelect.i30.i32.i32.i32" to="lshr_ln7" fromId="165" toId="28">
</dataflow>
<dataflow id="167" from="wvarsin_load_1" to="lshr_ln7" fromId="27" toId="28">
</dataflow>
<dataflow id="169" from="StgValue_168" to="lshr_ln7" fromId="168" toId="28">
</dataflow>
<dataflow id="170" from="StgValue_117" to="lshr_ln7" fromId="117" toId="28">
</dataflow>
<dataflow id="171" from="wvarsin_load_1" to="trunc_ln7" fromId="27" toId="29">
</dataflow>
<dataflow id="173" from="_ssdm_op_PartSelect.i19.i32.i32.i32" to="lshr_ln8" fromId="172" toId="30">
</dataflow>
<dataflow id="174" from="wvarsin_load_1" to="lshr_ln8" fromId="27" toId="30">
</dataflow>
<dataflow id="176" from="StgValue_175" to="lshr_ln8" fromId="175" toId="30">
</dataflow>
<dataflow id="177" from="StgValue_117" to="lshr_ln8" fromId="117" toId="30">
</dataflow>
<dataflow id="178" from="wvarsin_load_1" to="trunc_ln8" fromId="27" toId="31">
</dataflow>
<dataflow id="180" from="_ssdm_op_PartSelect.i10.i32.i32.i32" to="lshr_ln9" fromId="179" toId="32">
</dataflow>
<dataflow id="181" from="wvarsin_load_1" to="lshr_ln9" fromId="27" toId="32">
</dataflow>
<dataflow id="183" from="StgValue_182" to="lshr_ln9" fromId="182" toId="32">
</dataflow>
<dataflow id="184" from="StgValue_117" to="lshr_ln9" fromId="117" toId="32">
</dataflow>
<dataflow id="185" from="wvarsin_load_1" to="trunc_ln9" fromId="27" toId="33">
</dataflow>
<dataflow id="186" from="wvarsin_addr_2" to="wvarsin_load_2" fromId="18" toId="34">
</dataflow>
<dataflow id="187" from="wvarsin" to="wvarsin_addr_3" fromId="103" toId="35">
</dataflow>
<dataflow id="188" from="StgValue_106" to="wvarsin_addr_3" fromId="106" toId="35">
</dataflow>
<dataflow id="190" from="StgValue_189" to="wvarsin_addr_3" fromId="189" toId="35">
</dataflow>
<dataflow id="191" from="wvarsin_addr_3" to="wvarsin_load_3" fromId="35" toId="36">
</dataflow>
<dataflow id="192" from="wvarsin" to="wvarsin_addr_4" fromId="103" toId="37">
</dataflow>
<dataflow id="193" from="StgValue_106" to="wvarsin_addr_4" fromId="106" toId="37">
</dataflow>
<dataflow id="195" from="StgValue_194" to="wvarsin_addr_4" fromId="194" toId="37">
</dataflow>
<dataflow id="196" from="wvarsin_addr_4" to="wvarsin_load_4" fromId="37" toId="38">
</dataflow>
<dataflow id="198" from="_ssdm_op_BitConcatenate.i32.i2.i30" to="or_ln15_1" fromId="197" toId="39">
</dataflow>
<dataflow id="199" from="trunc_ln7" to="or_ln15_1" fromId="29" toId="39">
</dataflow>
<dataflow id="200" from="lshr_ln7" to="or_ln15_1" fromId="28" toId="39">
</dataflow>
<dataflow id="202" from="_ssdm_op_BitConcatenate.i32.i13.i19" to="or_ln15_2" fromId="201" toId="40">
</dataflow>
<dataflow id="203" from="trunc_ln8" to="or_ln15_2" fromId="31" toId="40">
</dataflow>
<dataflow id="204" from="lshr_ln8" to="or_ln15_2" fromId="30" toId="40">
</dataflow>
<dataflow id="206" from="_ssdm_op_BitConcatenate.i32.i22.i10" to="or_ln15_4" fromId="205" toId="41">
</dataflow>
<dataflow id="207" from="trunc_ln9" to="or_ln15_4" fromId="33" toId="41">
</dataflow>
<dataflow id="208" from="lshr_ln9" to="or_ln15_4" fromId="32" toId="41">
</dataflow>
<dataflow id="209" from="or_ln15_2" to="xor_ln15" fromId="40" toId="42">
</dataflow>
<dataflow id="210" from="or_ln15_4" to="xor_ln15" fromId="41" toId="42">
</dataflow>
<dataflow id="211" from="xor_ln15" to="xor_ln15_1" fromId="42" toId="43">
</dataflow>
<dataflow id="212" from="or_ln15_1" to="xor_ln15_1" fromId="39" toId="43">
</dataflow>
<dataflow id="213" from="wvarsout" to="wvarsout_addr_1" fromId="104" toId="44">
</dataflow>
<dataflow id="214" from="StgValue_106" to="wvarsout_addr_1" fromId="106" toId="44">
</dataflow>
<dataflow id="215" from="StgValue_194" to="wvarsout_addr_1" fromId="194" toId="44">
</dataflow>
<dataflow id="216" from="wvarsin_load_1" to="store_ln16" fromId="27" toId="45">
</dataflow>
<dataflow id="217" from="wvarsout_addr_1" to="store_ln16" fromId="44" toId="45">
</dataflow>
<dataflow id="218" from="wvarsin_addr_3" to="wvarsin_load_3" fromId="35" toId="46">
</dataflow>
<dataflow id="219" from="wvarsin_addr_4" to="wvarsin_load_4" fromId="37" toId="47">
</dataflow>
<dataflow id="220" from="wvarsin" to="wvarsin_addr_5" fromId="103" toId="48">
</dataflow>
<dataflow id="221" from="StgValue_106" to="wvarsin_addr_5" fromId="106" toId="48">
</dataflow>
<dataflow id="223" from="StgValue_222" to="wvarsin_addr_5" fromId="222" toId="48">
</dataflow>
<dataflow id="224" from="wvarsin_addr_5" to="wvarsin_load_5" fromId="48" toId="49">
</dataflow>
<dataflow id="225" from="wvarsin" to="wvarsin_addr_6" fromId="103" toId="50">
</dataflow>
<dataflow id="226" from="StgValue_106" to="wvarsin_addr_6" fromId="106" toId="50">
</dataflow>
<dataflow id="228" from="StgValue_227" to="wvarsin_addr_6" fromId="227" toId="50">
</dataflow>
<dataflow id="229" from="wvarsin_addr_6" to="wvarsin_load_6" fromId="50" toId="51">
</dataflow>
<dataflow id="230" from="wvarsin_load" to="xor_ln13" fromId="9" toId="52">
</dataflow>
<dataflow id="232" from="StgValue_231" to="xor_ln13" fromId="231" toId="52">
</dataflow>
<dataflow id="233" from="wvarsin_load_3" to="and_ln13" fromId="46" toId="53">
</dataflow>
<dataflow id="234" from="xor_ln13" to="and_ln13" fromId="52" toId="53">
</dataflow>
<dataflow id="235" from="wvarsin_load_2" to="and_ln13_1" fromId="34" toId="54">
</dataflow>
<dataflow id="236" from="wvarsin_load" to="and_ln13_1" fromId="9" toId="54">
</dataflow>
<dataflow id="237" from="and_ln13" to="or_ln13" fromId="53" toId="55">
</dataflow>
<dataflow id="238" from="and_ln13_1" to="or_ln13" fromId="54" toId="55">
</dataflow>
<dataflow id="239" from="wvarsout" to="wvarsout_addr_6" fromId="104" toId="56">
</dataflow>
<dataflow id="240" from="StgValue_106" to="wvarsout_addr_6" fromId="106" toId="56">
</dataflow>
<dataflow id="241" from="StgValue_189" to="wvarsout_addr_6" fromId="189" toId="56">
</dataflow>
<dataflow id="242" from="wvarsin_load_2" to="store_ln21" fromId="34" toId="57">
</dataflow>
<dataflow id="243" from="wvarsout_addr_6" to="store_ln21" fromId="56" toId="57">
</dataflow>
<dataflow id="244" from="wvarsout" to="wvarsout_addr_7" fromId="104" toId="58">
</dataflow>
<dataflow id="245" from="StgValue_106" to="wvarsout_addr_7" fromId="106" toId="58">
</dataflow>
<dataflow id="246" from="StgValue_227" to="wvarsout_addr_7" fromId="227" toId="58">
</dataflow>
<dataflow id="247" from="wvarsin_load_3" to="store_ln22" fromId="46" toId="59">
</dataflow>
<dataflow id="248" from="wvarsout_addr_7" to="store_ln22" fromId="58" toId="59">
</dataflow>
<dataflow id="250" from="_ssdm_op_Read.ap_auto.i32" to="wt_read" fromId="249" toId="60">
</dataflow>
<dataflow id="251" from="wt" to="wt_read" fromId="102" toId="60">
</dataflow>
<dataflow id="252" from="_ssdm_op_Read.ap_auto.i32" to="kt_read" fromId="249" toId="61">
</dataflow>
<dataflow id="253" from="kt" to="kt_read" fromId="101" toId="61">
</dataflow>
<dataflow id="254" from="wvarsin_addr_5" to="wvarsin_load_5" fromId="48" toId="62">
</dataflow>
<dataflow id="255" from="wvarsin_addr_6" to="wvarsin_load_6" fromId="50" toId="63">
</dataflow>
<dataflow id="256" from="wvarsin_load_6" to="add_ln13" fromId="63" toId="64">
</dataflow>
<dataflow id="257" from="xor_ln13_2" to="add_ln13" fromId="24" toId="64">
</dataflow>
<dataflow id="258" from="kt_read" to="add_ln13_1" fromId="61" toId="65">
</dataflow>
<dataflow id="259" from="wt_read" to="add_ln13_1" fromId="60" toId="65">
</dataflow>
<dataflow id="260" from="add_ln13_1" to="add_ln13_2" fromId="65" toId="66">
</dataflow>
<dataflow id="261" from="or_ln13" to="add_ln13_2" fromId="55" toId="66">
</dataflow>
<dataflow id="262" from="add_ln13_2" to="t1" fromId="66" toId="67">
</dataflow>
<dataflow id="263" from="add_ln13" to="t1" fromId="64" toId="67">
</dataflow>
<dataflow id="264" from="wvarsin_load_5" to="or_ln15" fromId="62" toId="68">
</dataflow>
<dataflow id="265" from="wvarsin_load_4" to="or_ln15" fromId="47" toId="68">
</dataflow>
<dataflow id="266" from="wvarsin_load_1" to="and_ln15" fromId="27" toId="69">
</dataflow>
<dataflow id="267" from="or_ln15" to="and_ln15" fromId="68" toId="69">
</dataflow>
<dataflow id="268" from="wvarsin_load_5" to="and_ln15_1" fromId="62" toId="70">
</dataflow>
<dataflow id="269" from="wvarsin_load_4" to="and_ln15_1" fromId="47" toId="70">
</dataflow>
<dataflow id="270" from="and_ln15" to="or_ln15_3" fromId="69" toId="71">
</dataflow>
<dataflow id="271" from="and_ln15_1" to="or_ln15_3" fromId="70" toId="71">
</dataflow>
<dataflow id="272" from="wvarsout" to="wvarsout_addr_2" fromId="104" toId="72">
</dataflow>
<dataflow id="273" from="StgValue_106" to="wvarsout_addr_2" fromId="106" toId="72">
</dataflow>
<dataflow id="274" from="StgValue_222" to="wvarsout_addr_2" fromId="222" toId="72">
</dataflow>
<dataflow id="275" from="wvarsin_load_4" to="store_ln17" fromId="47" toId="73">
</dataflow>
<dataflow id="276" from="wvarsout_addr_2" to="store_ln17" fromId="72" toId="73">
</dataflow>
<dataflow id="277" from="wvarsout" to="wvarsout_addr_3" fromId="104" toId="74">
</dataflow>
<dataflow id="278" from="StgValue_106" to="wvarsout_addr_3" fromId="106" toId="74">
</dataflow>
<dataflow id="280" from="StgValue_279" to="wvarsout_addr_3" fromId="279" toId="74">
</dataflow>
<dataflow id="281" from="wvarsin_load_5" to="store_ln18" fromId="62" toId="75">
</dataflow>
<dataflow id="282" from="wvarsout_addr_3" to="store_ln18" fromId="74" toId="75">
</dataflow>
<dataflow id="283" from="wvarsin" to="wvarsin_addr_7" fromId="103" toId="76">
</dataflow>
<dataflow id="284" from="StgValue_106" to="wvarsin_addr_7" fromId="106" toId="76">
</dataflow>
<dataflow id="285" from="StgValue_279" to="wvarsin_addr_7" fromId="279" toId="76">
</dataflow>
<dataflow id="286" from="wvarsin_addr_7" to="wvarsin_load_7" fromId="76" toId="77">
</dataflow>
<dataflow id="288" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="287" toId="78">
</dataflow>
<dataflow id="290" from="empty_2" to="spectopmodule_ln3" fromId="289" toId="78">
</dataflow>
<dataflow id="292" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="291" toId="79">
</dataflow>
<dataflow id="293" from="kt" to="specbitsmap_ln0" fromId="101" toId="79">
</dataflow>
<dataflow id="295" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="294" toId="80">
</dataflow>
<dataflow id="296" from="kt" to="specinterface_ln0" fromId="101" toId="80">
</dataflow>
<dataflow id="298" from="empty" to="specinterface_ln0" fromId="297" toId="80">
</dataflow>
<dataflow id="300" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="80">
</dataflow>
<dataflow id="301" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="80">
</dataflow>
<dataflow id="303" from="empty_0" to="specinterface_ln0" fromId="302" toId="80">
</dataflow>
<dataflow id="304" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="80">
</dataflow>
<dataflow id="305" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="80">
</dataflow>
<dataflow id="306" from="empty_0" to="specinterface_ln0" fromId="302" toId="80">
</dataflow>
<dataflow id="307" from="empty_0" to="specinterface_ln0" fromId="302" toId="80">
</dataflow>
<dataflow id="308" from="empty_0" to="specinterface_ln0" fromId="302" toId="80">
</dataflow>
<dataflow id="309" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="80">
</dataflow>
<dataflow id="310" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="80">
</dataflow>
<dataflow id="311" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="80">
</dataflow>
<dataflow id="312" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="80">
</dataflow>
<dataflow id="313" from="empty_0" to="specinterface_ln0" fromId="302" toId="80">
</dataflow>
<dataflow id="314" from="empty_0" to="specinterface_ln0" fromId="302" toId="80">
</dataflow>
<dataflow id="315" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="80">
</dataflow>
<dataflow id="316" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="80">
</dataflow>
<dataflow id="317" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="80">
</dataflow>
<dataflow id="318" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="291" toId="81">
</dataflow>
<dataflow id="319" from="wt" to="specbitsmap_ln0" fromId="102" toId="81">
</dataflow>
<dataflow id="320" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="294" toId="82">
</dataflow>
<dataflow id="321" from="wt" to="specinterface_ln0" fromId="102" toId="82">
</dataflow>
<dataflow id="322" from="empty" to="specinterface_ln0" fromId="297" toId="82">
</dataflow>
<dataflow id="323" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="82">
</dataflow>
<dataflow id="324" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="82">
</dataflow>
<dataflow id="325" from="empty_0" to="specinterface_ln0" fromId="302" toId="82">
</dataflow>
<dataflow id="326" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="82">
</dataflow>
<dataflow id="327" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="82">
</dataflow>
<dataflow id="328" from="empty_0" to="specinterface_ln0" fromId="302" toId="82">
</dataflow>
<dataflow id="329" from="empty_0" to="specinterface_ln0" fromId="302" toId="82">
</dataflow>
<dataflow id="330" from="empty_0" to="specinterface_ln0" fromId="302" toId="82">
</dataflow>
<dataflow id="331" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="82">
</dataflow>
<dataflow id="332" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="82">
</dataflow>
<dataflow id="333" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="82">
</dataflow>
<dataflow id="334" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="82">
</dataflow>
<dataflow id="335" from="empty_0" to="specinterface_ln0" fromId="302" toId="82">
</dataflow>
<dataflow id="336" from="empty_0" to="specinterface_ln0" fromId="302" toId="82">
</dataflow>
<dataflow id="337" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="82">
</dataflow>
<dataflow id="338" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="82">
</dataflow>
<dataflow id="339" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="82">
</dataflow>
<dataflow id="340" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="294" toId="83">
</dataflow>
<dataflow id="341" from="wvarsin" to="specinterface_ln0" fromId="103" toId="83">
</dataflow>
<dataflow id="343" from="empty_1" to="specinterface_ln0" fromId="342" toId="83">
</dataflow>
<dataflow id="344" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="83">
</dataflow>
<dataflow id="345" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="83">
</dataflow>
<dataflow id="346" from="empty_0" to="specinterface_ln0" fromId="302" toId="83">
</dataflow>
<dataflow id="347" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="83">
</dataflow>
<dataflow id="348" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="83">
</dataflow>
<dataflow id="349" from="empty_0" to="specinterface_ln0" fromId="302" toId="83">
</dataflow>
<dataflow id="350" from="empty_0" to="specinterface_ln0" fromId="302" toId="83">
</dataflow>
<dataflow id="351" from="empty_0" to="specinterface_ln0" fromId="302" toId="83">
</dataflow>
<dataflow id="352" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="83">
</dataflow>
<dataflow id="353" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="83">
</dataflow>
<dataflow id="354" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="83">
</dataflow>
<dataflow id="355" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="83">
</dataflow>
<dataflow id="356" from="empty_0" to="specinterface_ln0" fromId="302" toId="83">
</dataflow>
<dataflow id="357" from="empty_0" to="specinterface_ln0" fromId="302" toId="83">
</dataflow>
<dataflow id="358" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="83">
</dataflow>
<dataflow id="359" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="83">
</dataflow>
<dataflow id="360" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="83">
</dataflow>
<dataflow id="361" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="291" toId="84">
</dataflow>
<dataflow id="362" from="wvarsin" to="specbitsmap_ln0" fromId="103" toId="84">
</dataflow>
<dataflow id="363" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="294" toId="85">
</dataflow>
<dataflow id="364" from="wvarsout" to="specinterface_ln0" fromId="104" toId="85">
</dataflow>
<dataflow id="365" from="empty_1" to="specinterface_ln0" fromId="342" toId="85">
</dataflow>
<dataflow id="366" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="85">
</dataflow>
<dataflow id="367" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="85">
</dataflow>
<dataflow id="368" from="empty_0" to="specinterface_ln0" fromId="302" toId="85">
</dataflow>
<dataflow id="369" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="85">
</dataflow>
<dataflow id="370" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="85">
</dataflow>
<dataflow id="371" from="empty_0" to="specinterface_ln0" fromId="302" toId="85">
</dataflow>
<dataflow id="372" from="empty_0" to="specinterface_ln0" fromId="302" toId="85">
</dataflow>
<dataflow id="373" from="empty_0" to="specinterface_ln0" fromId="302" toId="85">
</dataflow>
<dataflow id="374" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="85">
</dataflow>
<dataflow id="375" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="85">
</dataflow>
<dataflow id="376" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="85">
</dataflow>
<dataflow id="377" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="85">
</dataflow>
<dataflow id="378" from="empty_0" to="specinterface_ln0" fromId="302" toId="85">
</dataflow>
<dataflow id="379" from="empty_0" to="specinterface_ln0" fromId="302" toId="85">
</dataflow>
<dataflow id="380" from="StgValue_231" to="specinterface_ln0" fromId="231" toId="85">
</dataflow>
<dataflow id="381" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="85">
</dataflow>
<dataflow id="382" from="StgValue_299" to="specinterface_ln0" fromId="299" toId="85">
</dataflow>
<dataflow id="383" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="291" toId="86">
</dataflow>
<dataflow id="384" from="wvarsout" to="specbitsmap_ln0" fromId="104" toId="86">
</dataflow>
<dataflow id="385" from="xor_ln15_1" to="add_ln15" fromId="43" toId="87">
</dataflow>
<dataflow id="386" from="t1" to="add_ln15" fromId="67" toId="87">
</dataflow>
<dataflow id="387" from="add_ln15" to="add_ln15_1" fromId="87" toId="88">
</dataflow>
<dataflow id="388" from="or_ln15_3" to="add_ln15_1" fromId="71" toId="88">
</dataflow>
<dataflow id="389" from="wvarsout" to="wvarsout_addr" fromId="104" toId="89">
</dataflow>
<dataflow id="390" from="StgValue_106" to="wvarsout_addr" fromId="106" toId="89">
</dataflow>
<dataflow id="391" from="StgValue_106" to="wvarsout_addr" fromId="106" toId="89">
</dataflow>
<dataflow id="392" from="add_ln15_1" to="store_ln15" fromId="88" toId="90">
</dataflow>
<dataflow id="393" from="wvarsout_addr" to="store_ln15" fromId="89" toId="90">
</dataflow>
<dataflow id="394" from="wvarsin_addr_7" to="wvarsin_load_7" fromId="76" toId="91">
</dataflow>
<dataflow id="395" from="wvarsin_load_7" to="add_ln19" fromId="91" toId="92">
</dataflow>
<dataflow id="396" from="t1" to="add_ln19" fromId="67" toId="92">
</dataflow>
<dataflow id="397" from="wvarsout" to="wvarsout_addr_4" fromId="104" toId="93">
</dataflow>
<dataflow id="398" from="StgValue_106" to="wvarsout_addr_4" fromId="106" toId="93">
</dataflow>
<dataflow id="399" from="StgValue_108" to="wvarsout_addr_4" fromId="108" toId="93">
</dataflow>
<dataflow id="400" from="add_ln19" to="store_ln19" fromId="92" toId="94">
</dataflow>
<dataflow id="401" from="wvarsout_addr_4" to="store_ln19" fromId="93" toId="94">
</dataflow>
</dataflows>


</stg>
