

================================================================
== Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_723_14'
================================================================
* Date:           Thu Dec 29 12:40:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.307 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_723_14  |      128|      128|         1|          1|          1|   128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     4455|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       10|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       10|     4491|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln723_fu_91_p2     |         +|   0|  0|    15|           8|           1|
    |add_ln728_fu_179_p2    |         +|   0|  0|    39|          32|           1|
    |sub_ln727_1_fu_157_p2  |         -|   0|  0|    15|           3|           8|
    |sub_ln727_fu_143_p2    |         -|   0|  0|    12|           3|           4|
    |icmp_ln723_fu_85_p2    |      icmp|   0|  0|    11|           8|           9|
    |lshr_ln725_fu_113_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |lshr_ln726_fu_133_p2   |      lshr|   0|  0|  2171|        8192|        8192|
    |or_ln726_fu_123_p2     |        or|   0|  0|    13|          13|           6|
    |sk_d0                  |        or|   0|  0|     8|           8|           8|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  4455|       16459|       16421|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_29  |   9|          2|    8|         16|
    |i_fu_54                |   9|          2|    8|         16|
    |ptr_o                  |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  36|          8|   49|         98|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_54      |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 10|   0|   10|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+------+------------+---------------------------------------+--------------+
|     RTL Ports    | Dir | Bits |  Protocol  |             Source Object             |    C Type    |
+------------------+-----+------+------------+---------------------------------------+--------------+
|ap_clk            |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_723_14|  return value|
|ap_rst            |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_723_14|  return value|
|ap_start          |   in|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_723_14|  return value|
|ap_done           |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_723_14|  return value|
|ap_idle           |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_723_14|  return value|
|ap_ready          |  out|     1|  ap_ctrl_hs|  dpu_pack.4_Pipeline_VITIS_LOOP_723_14|  return value|
|this_5_13_reload  |   in|  8192|     ap_none|                       this_5_13_reload|        scalar|
|sk_address0       |  out|    12|   ap_memory|                                     sk|         array|
|sk_ce0            |  out|     1|   ap_memory|                                     sk|         array|
|sk_we0            |  out|     1|   ap_memory|                                     sk|         array|
|sk_d0             |  out|     8|   ap_memory|                                     sk|         array|
|ptr_i             |   in|    32|     ap_ovld|                                    ptr|       pointer|
|ptr_o             |  out|    32|     ap_ovld|                                    ptr|       pointer|
|ptr_o_ap_vld      |  out|     1|     ap_ovld|                                    ptr|       pointer|
+------------------+-----+------+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.30>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%this_5_13_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_13_reload"   --->   Operation 6 'read' 'this_5_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc761"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_29 = load i8 %i" [HLS_Final_vitis_src/dpu.cpp:725]   --->   Operation 9 'load' 'i_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%icmp_ln723 = icmp_eq  i8 %i_29, i8 128" [HLS_Final_vitis_src/dpu.cpp:723]   --->   Operation 11 'icmp' 'icmp_ln723' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.87ns)   --->   "%add_ln723 = add i8 %i_29, i8 1" [HLS_Final_vitis_src/dpu.cpp:723]   --->   Operation 13 'add' 'add_ln723' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln723 = br i1 %icmp_ln723, void %for.inc761.split, void %for.inc764.exitStub" [HLS_Final_vitis_src/dpu.cpp:723]   --->   Operation 14 'br' 'br_ln723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specloopname_ln723 = specloopname void @_ssdm_op_SpecLoopName, void @empty_65" [HLS_Final_vitis_src/dpu.cpp:723]   --->   Operation 15 'specloopname' 'specloopname_ln723' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln725 = trunc i8 %i_29" [HLS_Final_vitis_src/dpu.cpp:725]   --->   Operation 16 'trunc' 'trunc_ln725' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %trunc_ln725, i6 0" [HLS_Final_vitis_src/dpu.cpp:725]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node sub_ln727_1)   --->   "%zext_ln725 = zext i13 %shl_ln" [HLS_Final_vitis_src/dpu.cpp:725]   --->   Operation 18 'zext' 'zext_ln725' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node sub_ln727_1)   --->   "%lshr_ln725 = lshr i8192 %this_5_13_reload_read, i8192 %zext_ln725" [HLS_Final_vitis_src/dpu.cpp:725]   --->   Operation 19 'lshr' 'lshr_ln725' <Predicate = (!icmp_ln723)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node sub_ln727_1)   --->   "%trunc_ln725_1 = trunc i8192 %lshr_ln725" [HLS_Final_vitis_src/dpu.cpp:725]   --->   Operation 20 'trunc' 'trunc_ln725_1' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node sub_ln727)   --->   "%or_ln726 = or i13 %shl_ln, i13 32" [HLS_Final_vitis_src/dpu.cpp:726]   --->   Operation 21 'or' 'or_ln726' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node sub_ln727)   --->   "%zext_ln726 = zext i13 %or_ln726" [HLS_Final_vitis_src/dpu.cpp:726]   --->   Operation 22 'zext' 'zext_ln726' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node sub_ln727)   --->   "%lshr_ln726 = lshr i8192 %this_5_13_reload_read, i8192 %zext_ln726" [HLS_Final_vitis_src/dpu.cpp:726]   --->   Operation 23 'lshr' 'lshr_ln726' <Predicate = (!icmp_ln723)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node sub_ln727)   --->   "%trunc_ln727 = trunc i8192 %lshr_ln726" [HLS_Final_vitis_src/dpu.cpp:727]   --->   Operation 24 'trunc' 'trunc_ln727' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.72ns) (out node of the LUT)   --->   "%sub_ln727 = sub i4 4, i4 %trunc_ln727" [HLS_Final_vitis_src/dpu.cpp:727]   --->   Operation 25 'sub' 'sub_ln727' <Predicate = (!icmp_ln723)> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %sub_ln727, i4 0" [HLS_Final_vitis_src/dpu.cpp:727]   --->   Operation 26 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.72ns) (out node of the LUT)   --->   "%sub_ln727_1 = sub i8 4, i8 %trunc_ln725_1" [HLS_Final_vitis_src/dpu.cpp:727]   --->   Operation 27 'sub' 'sub_ln727_1' <Predicate = (!icmp_ln723)> <Delay = 1.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.28ns)   --->   "%or_ln727 = or i8 %shl_ln4, i8 %sub_ln727_1" [HLS_Final_vitis_src/dpu.cpp:727]   --->   Operation 28 'or' 'or_ln727' <Predicate = (!icmp_ln723)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ptr_load = load i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:727]   --->   Operation 29 'load' 'ptr_load' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln727 = zext i32 %ptr_load" [HLS_Final_vitis_src/dpu.cpp:727]   --->   Operation 30 'zext' 'zext_ln727' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sk_addr = getelementptr i8 %sk, i64 0, i64 %zext_ln727" [HLS_Final_vitis_src/dpu.cpp:727]   --->   Operation 31 'getelementptr' 'sk_addr' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.29ns)   --->   "%store_ln727 = store i8 %or_ln727, i12 %sk_addr" [HLS_Final_vitis_src/dpu.cpp:727]   --->   Operation 32 'store' 'store_ln727' <Predicate = (!icmp_ln723)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4016> <RAM>
ST_1 : Operation 33 [1/1] (1.14ns)   --->   "%add_ln728 = add i32 %ptr_load, i32 1" [HLS_Final_vitis_src/dpu.cpp:728]   --->   Operation 33 'add' 'add_ln728' <Predicate = (!icmp_ln723)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln728 = store i32 %add_ln728, i32 %ptr" [HLS_Final_vitis_src/dpu.cpp:728]   --->   Operation 34 'store' 'store_ln728' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln723 = store i8 %add_ln723, i8 %i" [HLS_Final_vitis_src/dpu.cpp:723]   --->   Operation 35 'store' 'store_ln723' <Predicate = (!icmp_ln723)> <Delay = 0.46>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln723 = br void %for.inc761" [HLS_Final_vitis_src/dpu.cpp:723]   --->   Operation 36 'br' 'br_ln723' <Predicate = (!icmp_ln723)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln723)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_5_13_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ ptr]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 01]
specinterface_ln0     (specinterface    ) [ 00]
this_5_13_reload_read (read             ) [ 00]
store_ln0             (store            ) [ 00]
br_ln0                (br               ) [ 00]
i_29                  (load             ) [ 00]
specpipeline_ln0      (specpipeline     ) [ 00]
icmp_ln723            (icmp             ) [ 01]
speclooptripcount_ln0 (speclooptripcount) [ 00]
add_ln723             (add              ) [ 00]
br_ln723              (br               ) [ 00]
specloopname_ln723    (specloopname     ) [ 00]
trunc_ln725           (trunc            ) [ 00]
shl_ln                (bitconcatenate   ) [ 00]
zext_ln725            (zext             ) [ 00]
lshr_ln725            (lshr             ) [ 00]
trunc_ln725_1         (trunc            ) [ 00]
or_ln726              (or               ) [ 00]
zext_ln726            (zext             ) [ 00]
lshr_ln726            (lshr             ) [ 00]
trunc_ln727           (trunc            ) [ 00]
sub_ln727             (sub              ) [ 00]
shl_ln4               (bitconcatenate   ) [ 00]
sub_ln727_1           (sub              ) [ 00]
or_ln727              (or               ) [ 00]
ptr_load              (load             ) [ 00]
zext_ln727            (zext             ) [ 00]
sk_addr               (getelementptr    ) [ 00]
store_ln727           (store            ) [ 00]
add_ln728             (add              ) [ 00]
store_ln728           (store            ) [ 00]
store_ln723           (store            ) [ 00]
br_ln723              (br               ) [ 00]
ret_ln0               (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_5_13_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_5_13_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sk"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ptr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_70"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_65"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i7.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="this_5_13_reload_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8192" slack="0"/>
<pin id="60" dir="0" index="1" bw="8192" slack="0"/>
<pin id="61" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_5_13_reload_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sk_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln727_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="12" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln727/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln0_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_29_load_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_29/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln723_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln723/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="add_ln723_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln723/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="trunc_ln725_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln725/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="shl_ln_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="13" slack="0"/>
<pin id="103" dir="0" index="1" bw="7" slack="0"/>
<pin id="104" dir="0" index="2" bw="1" slack="0"/>
<pin id="105" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln725_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="13" slack="0"/>
<pin id="111" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln725/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="lshr_ln725_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8192" slack="0"/>
<pin id="115" dir="0" index="1" bw="13" slack="0"/>
<pin id="116" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln725/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="trunc_ln725_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8192" slack="0"/>
<pin id="121" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln725_1/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="or_ln726_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="13" slack="0"/>
<pin id="125" dir="0" index="1" bw="13" slack="0"/>
<pin id="126" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln726/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln726_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="13" slack="0"/>
<pin id="131" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln726/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="lshr_ln726_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8192" slack="0"/>
<pin id="135" dir="0" index="1" bw="13" slack="0"/>
<pin id="136" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln726/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="trunc_ln727_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8192" slack="0"/>
<pin id="141" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln727/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sub_ln727_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln727/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="shl_ln4_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="4" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="sub_ln727_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="160" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln727_1/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="or_ln727_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln727/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="ptr_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ptr_load/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln727_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln727/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln728_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln728/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln728_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln728/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln723_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln723/1 "/>
</bind>
</comp>

<comp id="196" class="1005" name="i_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="52" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="82" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="82" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="82" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="112"><net_src comp="101" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="117"><net_src comp="58" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="109" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="122"><net_src comp="113" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="101" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="123" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="58" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="129" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="44" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="139" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="46" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="143" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="48" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="161"><net_src comp="50" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="119" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="149" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="157" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="163" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="173"><net_src comp="4" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="183"><net_src comp="170" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="91" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="54" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="202"><net_src comp="196" pin="1"/><net_sink comp="191" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sk | {1 }
	Port: ptr | {1 }
 - Input state : 
	Port: dpu_pack.4_Pipeline_VITIS_LOOP_723_14 : this_5_13_reload | {1 }
	Port: dpu_pack.4_Pipeline_VITIS_LOOP_723_14 : sk | {}
	Port: dpu_pack.4_Pipeline_VITIS_LOOP_723_14 : ptr | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_29 : 1
		icmp_ln723 : 2
		add_ln723 : 2
		br_ln723 : 3
		trunc_ln725 : 2
		shl_ln : 3
		zext_ln725 : 4
		lshr_ln725 : 5
		trunc_ln725_1 : 6
		or_ln726 : 4
		zext_ln726 : 4
		lshr_ln726 : 5
		trunc_ln727 : 6
		sub_ln727 : 7
		shl_ln4 : 8
		sub_ln727_1 : 7
		or_ln727 : 9
		zext_ln727 : 1
		sk_addr : 2
		store_ln727 : 9
		add_ln728 : 1
		store_ln728 : 2
		store_ln723 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|   lshr   |         lshr_ln725_fu_113        |    0    |   2171  |
|          |         lshr_ln726_fu_133        |    0    |   2171  |
|----------|----------------------------------|---------|---------|
|    add   |          add_ln723_fu_91         |    0    |    15   |
|          |         add_ln728_fu_179         |    0    |    39   |
|----------|----------------------------------|---------|---------|
|    sub   |         sub_ln727_fu_143         |    0    |    12   |
|          |        sub_ln727_1_fu_157        |    0    |    15   |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln723_fu_85         |    0    |    11   |
|----------|----------------------------------|---------|---------|
|    or    |          or_ln726_fu_123         |    0    |    0    |
|          |          or_ln727_fu_163         |    0    |    8    |
|----------|----------------------------------|---------|---------|
|   read   | this_5_13_reload_read_read_fu_58 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         trunc_ln725_fu_97        |    0    |    0    |
|   trunc  |       trunc_ln725_1_fu_119       |    0    |    0    |
|          |        trunc_ln727_fu_139        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|bitconcatenate|           shl_ln_fu_101          |    0    |    0    |
|          |          shl_ln4_fu_149          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |         zext_ln725_fu_109        |    0    |    0    |
|   zext   |         zext_ln726_fu_129        |    0    |    0    |
|          |         zext_ln727_fu_174        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   4442  |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_196|    8   |
+---------+--------+
|  Total  |    8   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  4442  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    8   |    -   |
+-----------+--------+--------+
|   Total   |    8   |  4442  |
+-----------+--------+--------+
