// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/07/2020 17:01:26"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module CPU (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	A_REG,
	RUN,
	AUTO,
	CLK,
	DATA_MEM_OUT,
	INST_MEM_OUT,
	ABC,
	ALU_OUT,
	B_REG,
	RF_A_READ_PORT,
	RF_B_READ_PORT,
	RF_W_ADDR,
	RF_W_DATA);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
output 	[7:0] A_REG;
input 	RUN;
input 	AUTO;
input 	CLK;
input 	[15:0] DATA_MEM_OUT;
input 	[15:0] INST_MEM_OUT;
output 	[15:0] ABC;
output 	[7:0] ALU_OUT;
output 	[7:0] B_REG;
output 	[7:0] RF_A_READ_PORT;
output 	[7:0] RF_B_READ_PORT;
output 	[2:0] RF_W_ADDR;
output 	[7:0] RF_W_DATA;

// Design Ports Information
// A_REG[7]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A_REG[6]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A_REG[5]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A_REG[4]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A_REG[3]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A_REG[2]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A_REG[1]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// A_REG[0]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// DATA_MEM_OUT[15]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[14]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[13]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[12]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[11]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[10]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[9]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[8]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[7]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[6]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[4]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[2]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[1]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DATA_MEM_OUT[0]	=>  Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ABC[15]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[14]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[13]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[12]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[11]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[10]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[9]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[8]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[7]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[6]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[5]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[4]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[3]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[2]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[1]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ABC[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[7]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[6]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[5]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[4]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[3]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[2]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[1]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_OUT[0]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[7]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[6]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[5]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[4]	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[3]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[1]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// B_REG[0]	=>  Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[7]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[6]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[5]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[4]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[3]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[2]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[1]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_A_READ_PORT[0]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[7]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[6]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[5]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[4]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[2]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[1]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_B_READ_PORT[0]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_ADDR[2]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_ADDR[1]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_ADDR[0]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[7]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[6]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[5]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[4]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[3]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[1]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_DATA[0]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// INST_MEM_OUT[15]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[14]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[13]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[12]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[11]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[10]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[9]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[8]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[7]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[6]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[5]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[4]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[3]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[1]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INST_MEM_OUT[0]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUTO	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RUN	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|ALU|neg_a[0]~0_combout ;
wire \inst|ALU|neg_a[5]~11 ;
wire \inst|ALU|neg_a[6]~13 ;
wire \inst|ALU|neg_a[6]~12_combout ;
wire \inst|ALU|neg_a[7]~14_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \inst|MUX_B|Mux0~0_combout ;
wire \inst|RF|Read_DataA[4]~15_combout ;
wire \inst|RF|Read_DataA[3]~22_combout ;
wire \inst|RF|Read_DataA[3]~23_combout ;
wire \inst|RF|Read_DataA[2]~27_combout ;
wire \inst|RF|Read_DataA[2]~28_combout ;
wire \inst|RF|Read_DataA[1]~30_combout ;
wire \inst|RF|Read_DataA[1]~32_combout ;
wire \inst|RF|Read_DataA[1]~33_combout ;
wire \inst|RF|Read_DataA[0]~35_combout ;
wire \inst|RF|Read_DataA[0]~36_combout ;
wire \inst|RF|Read_DataA[0]~37_combout ;
wire \inst|ALU|Add1~0_combout ;
wire \inst|ALU|Add1~2_combout ;
wire \inst|ALU|Mux8~6_combout ;
wire \inst|ALU|Mux8~7_combout ;
wire \inst|ALU|Mux9~5_combout ;
wire \inst|ALU|Mux9~6_combout ;
wire \inst|ALU|Mux10~2_combout ;
wire \inst|ALU|Mux10~4_combout ;
wire \inst|ALU|Add1~4_combout ;
wire \inst|ALU|Mux11~3_combout ;
wire \inst|ALU|Mux11~4_combout ;
wire \inst|ALU|Mux11~5_combout ;
wire \inst|ALU|Add1~5_combout ;
wire \inst|ALU|temp~4_combout ;
wire \inst|ALU|Mux12~3_combout ;
wire \inst|ALU|Mux14~8_combout ;
wire \inst|MUX_A|Mux6~0_combout ;
wire \inst|ALU|Mux7~2_combout ;
wire \inst|ALU|Mux15~6_combout ;
wire \inst|RF|Read_DataB[7]~0_combout ;
wire \inst|RF|Read_DataB[5]~12_combout ;
wire \inst|RF|Read_DataB[4]~15_combout ;
wire \inst|RF|Read_DataB[4]~17_combout ;
wire \inst|RF|Read_DataB[2]~25_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \inst3|OAP[2]~2_combout ;
wire \inst|RF|Decoder0~6_combout ;
wire \inst|ALU|Mux0~0_combout ;
wire \inst|ALU|Mux0~1_combout ;
wire \inst|ALU|Mux0~2_combout ;
wire \inst|ALU|Mux2~0_combout ;
wire \inst|ALU|Mux2~1_combout ;
wire \inst|ALU|Mux2~2_combout ;
wire \inst|ALU|Mux3~3_combout ;
wire \inst|ALU|Mux5~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~15_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst|ALU|temp~7_combout ;
wire \inst|RF|reg6~33_combout ;
wire \inst|RF|reg0~34_combout ;
wire \inst|RF|reg1~36_combout ;
wire \inst|RF|reg4~36_combout ;
wire \inst|RF|reg1~37_combout ;
wire \inst|RF|reg2~37_combout ;
wire \inst|RF|reg4~37_combout ;
wire \inst|RF|reg0~38_combout ;
wire \inst|RF|reg6~38_combout ;
wire \inst|RF|reg3~39_combout ;
wire \inst|RF|reg6~39_combout ;
wire \inst|RF|reg4~40_combout ;
wire \inst|ALU|Mux6~5_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ;
wire \inst|ALU|Mux4~6_combout ;
wire \inst|ALU|Mux4~7_combout ;
wire \inst|ALU|Mux15~11_combout ;
wire \inst|ALU|Mux15~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \CLK~combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ;
wire \AUTO~combout ;
wire \inst2|CLK~0_combout ;
wire \RUN~combout ;
wire \inst2|CLK~combout ;
wire \inst2|CLK~clkctrl_outclk ;
wire \inst3|RST~feeder_combout ;
wire \inst3|RST~regout ;
wire \inst|inst7|Q~11_combout ;
wire \inst3|Count~7_combout ;
wire \inst3|Count[2]~2_combout ;
wire \inst|inst7|Q~4_combout ;
wire \inst|inst7|Q~0_combout ;
wire \inst|inst7|Q~3_combout ;
wire \inst3|Equal1~0_combout ;
wire \inst3|Count~3_combout ;
wire \inst3|Count~5_combout ;
wire \inst3|OAP[1]~4_combout ;
wire \inst3|OAP[1]~5_combout ;
wire \inst3|Selector11~1_combout ;
wire \inst3|Avaible~regout ;
wire \inst3|Selector11~0_combout ;
wire \inst3|Count~4_combout ;
wire \inst3|Count~6_combout ;
wire \inst3|OAP[1]~6_combout ;
wire \inst|inst7|Q[13]~1_combout ;
wire \inst3|Selector30~0_combout ;
wire \inst|inst7|Q~6_combout ;
wire \inst|inst7|Q~5_combout ;
wire \inst|RF|Decoder0~5_combout ;
wire \inst|RF|reg4~33_combout ;
wire \inst|RF|reg4[1]~32_combout ;
wire \inst|inst7|Q~8_combout ;
wire \inst|RF|reg0~33_combout ;
wire \inst|RF|reg0[7]~32_combout ;
wire \inst|RF|Read_DataA[7]~2_combout ;
wire \inst|RF|Decoder0~4_combout ;
wire \inst|RF|reg2~33_combout ;
wire \inst|RF|reg2[2]~32_combout ;
wire \inst|inst7|Q~9_combout ;
wire \inst|RF|Read_DataA[7]~3_combout ;
wire \inst|inst7|Q~10_combout ;
wire \inst|inst7|Q~7_combout ;
wire \inst|RF|Decoder0~2_combout ;
wire \inst|RF|reg1~33_combout ;
wire \inst|RF|reg1[4]~32_combout ;
wire \inst|RF|Read_DataA[7]~0_combout ;
wire \inst|RF|Decoder0~0_combout ;
wire \inst|RF|reg5~33_combout ;
wire \inst|RF|reg5[7]~32_combout ;
wire \inst|RF|reg7~33_combout ;
wire \inst|RF|reg7[7]~32_combout ;
wire \inst|RF|Read_DataA[7]~1_combout ;
wire \inst|RF|Read_DataA[7]~4_combout ;
wire \inst|ALU|Mux8~5_combout ;
wire \inst|inst7|Q~16_combout ;
wire \inst3|Selector31~0_combout ;
wire \inst|ALU|Mux8~8_combout ;
wire \inst|inst7|Q~14_combout ;
wire \inst3|WideNor0~combout ;
wire \inst3|OAP[2]~0_combout ;
wire \inst3|OAP[2]~1_combout ;
wire \inst3|OAP[2]~3_combout ;
wire \inst|REG_A|Q~0_combout ;
wire \inst3|Selector21~0_combout ;
wire \inst3|LDA~regout ;
wire \inst|REG_A|Q[7]~1_combout ;
wire \inst|RF|reg5~34_combout ;
wire \inst|RF|Decoder0~1_combout ;
wire \inst|RF|reg3~34_combout ;
wire \inst|RF|reg3[7]~32_combout ;
wire \inst|RF|reg1~34_combout ;
wire \inst|RF|Read_DataA[6]~5_combout ;
wire \inst|RF|reg7~34_combout ;
wire \inst|RF|Read_DataA[6]~6_combout ;
wire \inst|RF|reg4~34_combout ;
wire \inst|RF|Read_DataA[6]~7_combout ;
wire \inst|RF|reg2~34_combout ;
wire \inst|RF|reg6~34_combout ;
wire \inst|RF|reg6[5]~32_combout ;
wire \inst|RF|Read_DataA[6]~8_combout ;
wire \inst|RF|Read_DataA[6]~9_combout ;
wire \inst|ALU|Mux9~4_combout ;
wire \inst|ALU|Mux9~7_combout ;
wire \inst|REG_A|Q~2_combout ;
wire \inst|RF|reg5~35_combout ;
wire \inst|RF|reg3~35_combout ;
wire \inst|RF|reg1~35_combout ;
wire \inst|RF|Read_DataA[5]~10_combout ;
wire \inst|RF|reg7~35_combout ;
wire \inst|RF|Read_DataA[5]~11_combout ;
wire \inst|RF|reg0~35_combout ;
wire \inst|RF|reg4~35_combout ;
wire \inst|RF|Read_DataA[5]~12_combout ;
wire \inst|RF|reg6~35_combout ;
wire \inst|RF|Read_DataA[5]~13_combout ;
wire \inst|RF|Read_DataA[5]~14_combout ;
wire \inst|ALU|Mux10~9_combout ;
wire \inst|ALU|Mux10~3_combout ;
wire \inst|ALU|Mux11~2_combout ;
wire \inst|inst7|Q~12_combout ;
wire \inst|ALU|Mux11~8_combout ;
wire \inst|RF|Decoder0~3_combout ;
wire \inst|RF|reg7~37_combout ;
wire \inst|RF|reg3~37_combout ;
wire \inst|RF|Read_DataA[3]~20_combout ;
wire \inst|RF|Read_DataA[3]~21_combout ;
wire \inst|RF|Read_DataA[3]~24_combout ;
wire \inst|ALU|Mux15~10_combout ;
wire \inst|ALU|Mux15~9_combout ;
wire \inst|ALU|Mux15~7_combout ;
wire \inst|ALU|Mux15~8_combout ;
wire \inst|REG_A|Q~8_combout ;
wire \inst|RF|reg2~40_combout ;
wire \inst|RF|reg6~40_combout ;
wire \inst|RF|Read_DataA[0]~38_combout ;
wire \inst|RF|Read_DataA[0]~39_combout ;
wire \inst|ALU|neg_a[0]~1 ;
wire \inst|ALU|neg_a[1]~2_combout ;
wire \inst|inst7|Q~15_combout ;
wire \inst|ALU|Mux14~17_combout ;
wire \inst|ALU|Mux7~3_combout ;
wire \inst|ALU|Mux7~4_combout ;
wire \inst|ALU|Mux1~0_combout ;
wire \inst|ALU|Mux1~0clkctrl_outclk ;
wire \inst|ALU|Mux14~9_combout ;
wire \inst|ALU|Mux14~10_combout ;
wire \inst|ALU|Mux14~11_combout ;
wire \inst|ALU|Mux14~13_combout ;
wire \inst|ALU|Mux14~14_combout ;
wire \inst|ALU|Mux14~16_combout ;
wire \inst|REG_A|Q~7_combout ;
wire \inst|RF|reg7~39_combout ;
wire \inst|RF|reg5~39_combout ;
wire \inst|RF|Read_DataA[1]~31_combout ;
wire \inst|RF|Read_DataA[1]~34_combout ;
wire \inst|ALU|neg_a[1]~3 ;
wire \inst|ALU|neg_a[2]~4_combout ;
wire \inst|MUX_B|Mux5~0_combout ;
wire \inst|ALU|Add1~6_combout ;
wire \inst|ALU|Mux6~2_combout ;
wire \inst|ALU|Mux6~3_combout ;
wire \inst|ALU|Mux6~4_combout ;
wire \inst|ALU|Mux13~4_combout ;
wire \inst|ALU|Mux13~5_combout ;
wire \inst|ALU|Mux13~3_combout ;
wire \inst|ALU|Mux13~6_combout ;
wire \inst|ALU|Mux13~2_combout ;
wire \inst|ALU|Mux13~8_combout ;
wire \inst|REG_A|Q~6_combout ;
wire \inst|RF|reg5~38_combout ;
wire \inst|RF|reg3~38_combout ;
wire \inst|RF|reg1~38_combout ;
wire \inst|RF|Read_DataA[2]~25_combout ;
wire \inst|RF|reg7~38_combout ;
wire \inst|RF|Read_DataA[2]~26_combout ;
wire \inst|RF|Read_DataA[2]~29_combout ;
wire \inst|ALU|neg_a[2]~5 ;
wire \inst|ALU|neg_a[3]~7 ;
wire \inst|ALU|neg_a[4]~8_combout ;
wire \inst|ALU|Mux11~6_combout ;
wire \inst|REG_A|Q~4_combout ;
wire \inst|RF|reg2~36_combout ;
wire \inst|RF|reg0~36_combout ;
wire \inst|RF|Read_DataA[4]~17_combout ;
wire \inst|RF|Read_DataA[4]~18_combout ;
wire \inst|RF|reg5~36_combout ;
wire \inst|RF|reg7~36_combout ;
wire \inst|RF|Read_DataA[4]~16_combout ;
wire \inst|RF|Read_DataA[4]~19_combout ;
wire \inst|ALU|neg_a[4]~9 ;
wire \inst|ALU|neg_a[5]~10_combout ;
wire \inst|ALU|neg_a[3]~6_combout ;
wire \inst|inst7|Q~13_combout ;
wire \inst|ALU|Mux4~3_combout ;
wire \inst|ALU|Mux5~1_combout ;
wire \inst|ALU|Mux5~2_combout ;
wire \inst|ALU|Mux4~5_combout ;
wire \inst|ALU|Mux4~2_combout ;
wire \inst|ALU|Mux4~4_combout ;
wire \inst|ALU|Mux3~1_combout ;
wire \inst|MUX_B|Mux3~0_combout ;
wire \inst|ALU|Mux3~0_combout ;
wire \inst|ALU|Mux3~2_combout ;
wire \inst|ALU|Mux3~4_combout ;
wire \inst|ALU|Add1~1_combout ;
wire \inst|ALU|Add1~3_combout ;
wire \inst|ALU|Mux10~5_combout ;
wire \inst|ALU|Mux10~6_combout ;
wire \inst|ALU|Mux10~7_combout ;
wire \inst|REG_A|Q~3_combout ;
wire \inst|ALU|temp~6_combout ;
wire \inst|ALU|temp~5_combout ;
wire \inst|ALU|Mux12~4_combout ;
wire \inst|ALU|Mux12~2_combout ;
wire \inst|ALU|Mux12~6_combout ;
wire \inst|REG_A|Q~5_combout ;
wire \inst|inst7|Q~2_combout ;
wire \inst|ALU|Mux8~2_combout ;
wire \inst|ALU|Mux8~3_combout ;
wire \inst|ALU|Mux8~10_combout ;
wire \inst|ALU|Mux8~4_combout ;
wire \inst|ALU|Mux8~9_combout ;
wire \inst|ALU|Mux9~9_combout ;
wire \inst|ALU|Mux9~2_combout ;
wire \inst|ALU|Mux9~3_combout ;
wire \inst|ALU|Mux9~8_combout ;
wire \inst|ALU|Mux10~8_combout ;
wire \inst|ALU|Mux11~7_combout ;
wire \inst|ALU|Mux12~5_combout ;
wire \inst|ALU|Mux13~7_combout ;
wire \inst|MUX_B|Mux6~0_combout ;
wire \inst|ALU|Mux14~12_combout ;
wire \inst|ALU|Mux14~15_combout ;
wire \inst|RF|Read_DataB[7]~2_combout ;
wire \inst|RF|Read_DataB[7]~3_combout ;
wire \inst|RF|reg3~33_combout ;
wire \inst|RF|Read_DataB[7]~1_combout ;
wire \inst|RF|Read_DataB[7]~4_combout ;
wire \inst|RF|Read_DataB[6]~7_combout ;
wire \inst|RF|Read_DataB[6]~8_combout ;
wire \inst|RF|Read_DataB[6]~5_combout ;
wire \inst|RF|Read_DataB[6]~6_combout ;
wire \inst|RF|Read_DataB[6]~9_combout ;
wire \inst|RF|reg2~35_combout ;
wire \inst|RF|Read_DataB[5]~13_combout ;
wire \inst|RF|Read_DataB[5]~10_combout ;
wire \inst|RF|Read_DataB[5]~11_combout ;
wire \inst|RF|Read_DataB[5]~14_combout ;
wire \inst|RF|reg3~36_combout ;
wire \inst|RF|Read_DataB[4]~16_combout ;
wire \inst|RF|reg6~36_combout ;
wire \inst|RF|Read_DataB[4]~18_combout ;
wire \inst|RF|Read_DataB[4]~19_combout ;
wire \inst|RF|reg5~37_combout ;
wire \inst|RF|Read_DataB[3]~20_combout ;
wire \inst|RF|Read_DataB[3]~21_combout ;
wire \inst|RF|reg0~37_combout ;
wire \inst|RF|Read_DataB[3]~22_combout ;
wire \inst|RF|Decoder0~7_combout ;
wire \inst|RF|reg6~37_combout ;
wire \inst|RF|Read_DataB[3]~23_combout ;
wire \inst|RF|Read_DataB[3]~24_combout ;
wire \inst|RF|Read_DataB[2]~26_combout ;
wire \inst|RF|reg2~38_combout ;
wire \inst|RF|Read_DataB[2]~27_combout ;
wire \inst|RF|reg4~38_combout ;
wire \inst|RF|Read_DataB[2]~28_combout ;
wire \inst|RF|Read_DataB[2]~29_combout ;
wire \inst|RF|reg1~39_combout ;
wire \inst|RF|Read_DataB[1]~30_combout ;
wire \inst|RF|Read_DataB[1]~31_combout ;
wire \inst|RF|reg0~39_combout ;
wire \inst|RF|reg2~39_combout ;
wire \inst|RF|Read_DataB[1]~32_combout ;
wire \inst|RF|reg4~39_combout ;
wire \inst|RF|Read_DataB[1]~33_combout ;
wire \inst|RF|Read_DataB[1]~34_combout ;
wire \inst|RF|reg1~40_combout ;
wire \inst|RF|reg5~40_combout ;
wire \inst|RF|Read_DataB[0]~35_combout ;
wire \inst|RF|reg7~40_combout ;
wire \inst|RF|reg3~40_combout ;
wire \inst|RF|Read_DataB[0]~36_combout ;
wire \inst|RF|reg0~40_combout ;
wire \inst|RF|Read_DataB[0]~37_combout ;
wire \inst|RF|Read_DataB[0]~38_combout ;
wire \inst|RF|Read_DataB[0]~39_combout ;
wire \inst|MUX_D|Mux0~0_combout ;
wire \inst|MUX_D|Mux1~0_combout ;
wire \inst|MUX_D|Mux2~0_combout ;
wire \inst|MUX_D|Mux3~0_combout ;
wire \inst|MUX_D|Mux4~0_combout ;
wire \inst|MUX_D|Mux5~0_combout ;
wire \inst|MUX_D|Mux6~0_combout ;
wire \inst|MUX_D|Mux7~0_combout ;
wire \altera_reserved_tms~combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ;
wire \~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~12_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ;
wire \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \inst|REG_PC|Address[0]~10_combout ;
wire \inst|REG_PC|Address[0]~11 ;
wire \inst|REG_PC|Address[1]~12_combout ;
wire \inst|REG_PC|Address[1]~13 ;
wire \inst|REG_PC|Address[2]~14_combout ;
wire \inst|REG_PC|Address[2]~15 ;
wire \inst|REG_PC|Address[3]~16_combout ;
wire \inst|REG_PC|Address[3]~17 ;
wire \inst|REG_PC|Address[4]~18_combout ;
wire \inst|REG_PC|Address[4]~19 ;
wire \inst|REG_PC|Address[5]~20_combout ;
wire \inst|REG_PC|Address[5]~21 ;
wire \inst|REG_PC|Address[6]~22_combout ;
wire \inst|REG_PC|Address[6]~23 ;
wire \inst|REG_PC|Address[7]~24_combout ;
wire \inst|REG_PC|Address[7]~25 ;
wire \inst|REG_PC|Address[8]~26_combout ;
wire \inst|REG_PC|Address[8]~27 ;
wire \inst|REG_PC|Address[9]~28_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~16_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~8_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ;
wire \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \inst3|Count ;
wire [1:0] \inst3|A_SEL ;
wire [15:0] \INST_MEM_OUT~combout ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [6:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;
wire [7:0] \inst|REG_A|Q ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [7:0] \inst|ALU|carry ;
wire [9:0] \inst|REG_PC|Address ;
wire [15:0] \inst|inst7|Q ;
wire [7:0] \inst|RF|reg7 ;
wire [7:0] \inst|RF|reg6 ;
wire [7:0] \inst|RF|reg5 ;
wire [7:0] \inst|RF|reg4 ;
wire [7:0] \inst|RF|reg3 ;
wire [7:0] \inst|RF|reg2 ;
wire [7:0] \inst|RF|reg1 ;
wire [7:0] \inst|RF|reg0 ;
wire [15:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [15:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [4:0] \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [9:0] \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [4:0] \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR ;
wire [15:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [15:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [4:0] \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [9:0] \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [2:0] \inst3|OAP ;
wire [1:0] \inst3|D_SEL ;

wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [3:0] \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [3:0] \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [3];

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3];

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [3];

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3];

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [3];

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3];

assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2];
assign \inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [3];

assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [1];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [2];
assign \inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [3];

// Location: LCCOMB_X43_Y21_N8
cycloneii_lcell_comb \inst|ALU|neg_a[0]~0 (
// Equation(s):
// \inst|ALU|neg_a[0]~0_combout  = (((!\inst|RF|Read_DataA[0]~39_combout ) # (!\inst3|A_SEL [1])))
// \inst|ALU|neg_a[0]~1  = CARRY((!\inst|RF|Read_DataA[0]~39_combout ) # (!\inst3|A_SEL [1]))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|RF|Read_DataA[0]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|ALU|neg_a[0]~0_combout ),
	.cout(\inst|ALU|neg_a[0]~1 ));
// synopsys translate_off
defparam \inst|ALU|neg_a[0]~0 .lut_mask = 16'h8877;
defparam \inst|ALU|neg_a[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N18
cycloneii_lcell_comb \inst|ALU|neg_a[5]~10 (
// Equation(s):
// \inst|ALU|neg_a[5]~10_combout  = (\inst3|A_SEL [1] & ((\inst|RF|Read_DataA[5]~14_combout  & ((\inst|ALU|neg_a[4]~9 ) # (GND))) # (!\inst|RF|Read_DataA[5]~14_combout  & (!\inst|ALU|neg_a[4]~9 )))) # (!\inst3|A_SEL [1] & (((!\inst|ALU|neg_a[4]~9 ))))
// \inst|ALU|neg_a[5]~11  = CARRY(((\inst3|A_SEL [1] & \inst|RF|Read_DataA[5]~14_combout )) # (!\inst|ALU|neg_a[4]~9 ))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|RF|Read_DataA[5]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_a[4]~9 ),
	.combout(\inst|ALU|neg_a[5]~10_combout ),
	.cout(\inst|ALU|neg_a[5]~11 ));
// synopsys translate_off
defparam \inst|ALU|neg_a[5]~10 .lut_mask = 16'h878F;
defparam \inst|ALU|neg_a[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
cycloneii_lcell_comb \inst|ALU|neg_a[6]~12 (
// Equation(s):
// \inst|ALU|neg_a[6]~12_combout  = (\inst|ALU|neg_a[5]~11  & (((!\inst|RF|Read_DataA[6]~9_combout ) # (!\inst3|A_SEL [1])))) # (!\inst|ALU|neg_a[5]~11  & ((((!\inst|RF|Read_DataA[6]~9_combout ) # (!\inst3|A_SEL [1])))))
// \inst|ALU|neg_a[6]~13  = CARRY((!\inst|ALU|neg_a[5]~11  & ((!\inst|RF|Read_DataA[6]~9_combout ) # (!\inst3|A_SEL [1]))))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|RF|Read_DataA[6]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_a[5]~11 ),
	.combout(\inst|ALU|neg_a[6]~12_combout ),
	.cout(\inst|ALU|neg_a[6]~13 ));
// synopsys translate_off
defparam \inst|ALU|neg_a[6]~12 .lut_mask = 16'h7807;
defparam \inst|ALU|neg_a[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
cycloneii_lcell_comb \inst|ALU|neg_a[7]~14 (
// Equation(s):
// \inst|ALU|neg_a[7]~14_combout  = \inst|ALU|neg_a[6]~13  $ (((!\inst|RF|Read_DataA[7]~4_combout ) # (!\inst3|A_SEL [1])))

	.dataa(\inst3|A_SEL [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|RF|Read_DataA[7]~4_combout ),
	.cin(\inst|ALU|neg_a[6]~13 ),
	.combout(\inst|ALU|neg_a[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|neg_a[7]~14 .lut_mask = 16'hA50F;
defparam \inst|ALU|neg_a[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X55_Y27
cycloneii_ram_block \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\inst|REG_PC|Address [9],\inst|REG_PC|Address [8],\inst|REG_PC|Address [7],\inst|REG_PC|Address [6],\inst|REG_PC|Address [5],\inst|REG_PC|Address [4],\inst|REG_PC|Address [3],\inst|REG_PC|Address [2],\inst|REG_PC|Address [1],\inst|REG_PC|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M4K";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X49_Y29_N5
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X49_Y29_N11
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCFF_X49_Y29_N3
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCFF_X49_Y29_N7
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCFF_X49_Y29_N9
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: M4K_X37_Y29
cycloneii_ram_block \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\inst|REG_A|Q [7],\inst|REG_A|Q [6],\inst|REG_A|Q [5],\inst|REG_A|Q [4],\inst|REG_A|Q [3],\inst|REG_A|Q [2],\inst|REG_A|Q [1],\inst|REG_A|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M4K";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N14
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hA50A;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N16
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N2
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .lut_mask = 16'hA50A;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~14 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .lut_mask = 16'h3C3F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~16 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hF00F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h33CC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .lut_mask = 16'hC30C;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~5 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .lut_mask = 16'h3C3F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hF00F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X55_Y26
cycloneii_ram_block \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\inst|REG_PC|Address [9],\inst|REG_PC|Address [8],\inst|REG_PC|Address [7],\inst|REG_PC|Address [6],\inst|REG_PC|Address [5],\inst|REG_PC|Address [4],\inst|REG_PC|Address [3],\inst|REG_PC|Address [2],\inst|REG_PC|Address [1],\inst|REG_PC|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M4K";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y28
cycloneii_ram_block \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\inst|REG_A|Q [7],\inst|REG_A|Q [6],\inst|REG_A|Q [5],\inst|REG_A|Q [4],\inst|REG_A|Q [3],\inst|REG_A|Q [2],\inst|REG_A|Q [1],\inst|REG_A|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M4K";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y27
cycloneii_ram_block \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\inst|REG_A|Q [7],\inst|REG_A|Q [6],\inst|REG_A|Q [5],\inst|REG_A|Q [4],\inst|REG_A|Q [3],\inst|REG_A|Q [2],\inst|REG_A|Q [1],\inst|REG_A|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M4K";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X55_Y29
cycloneii_ram_block \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\inst|REG_PC|Address [9],\inst|REG_PC|Address [8],\inst|REG_PC|Address [7],\inst|REG_PC|Address [6],\inst|REG_PC|Address [5],\inst|REG_PC|Address [4],\inst|REG_PC|Address [3],\inst|REG_PC|Address [2],\inst|REG_PC|Address [1],\inst|REG_PC|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M4K";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X37_Y30
cycloneii_ram_block \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\inst|REG_A|Q [7],\inst|REG_A|Q [6],\inst|REG_A|Q [5],\inst|REG_A|Q [4],\inst|REG_A|Q [3],\inst|REG_A|Q [2],\inst|REG_A|Q [1],\inst|REG_A|Q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "Datapath:inst|DATAMEM:inst5|altsyncram:altsyncram_component|altsyncram_cse1:auto_generated|altsyncram_0da2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 10;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_byte_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 4;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 1023;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 1024;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M4K";
defparam \inst|inst5|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X40_Y21_N3
cycloneii_lcell_ff \inst|RF|reg6[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [7]));

// Location: LCCOMB_X42_Y21_N16
cycloneii_lcell_comb \inst|MUX_B|Mux0~0 (
// Equation(s):
// \inst|MUX_B|Mux0~0_combout  = (\inst|inst7|Q [5] & \inst3|A_SEL [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst7|Q [5]),
	.datad(\inst3|A_SEL [1]),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux0~0 .lut_mask = 16'hF000;
defparam \inst|MUX_B|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N29
cycloneii_lcell_ff \inst|RF|reg0[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [6]));

// Location: LCFF_X41_Y22_N29
cycloneii_lcell_ff \inst|RF|reg1[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [4]));

// Location: LCCOMB_X39_Y22_N16
cycloneii_lcell_comb \inst|RF|Read_DataA[4]~15 (
// Equation(s):
// \inst|RF|Read_DataA[4]~15_combout  = (\inst|inst7|Q [8] & (((\inst|inst7|Q [7])))) # (!\inst|inst7|Q [8] & ((\inst|inst7|Q [7] & ((\inst|RF|reg3 [4]))) # (!\inst|inst7|Q [7] & (\inst|RF|reg1 [4]))))

	.dataa(\inst|RF|reg1 [4]),
	.datab(\inst|RF|reg3 [4]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[4]~15 .lut_mask = 16'hFC0A;
defparam \inst|RF|Read_DataA[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N15
cycloneii_lcell_ff \inst|RF|reg4[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [4]));

// Location: LCFF_X41_Y22_N17
cycloneii_lcell_ff \inst|RF|reg1[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [3]));

// Location: LCFF_X39_Y21_N17
cycloneii_lcell_ff \inst|RF|reg2[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [3]));

// Location: LCFF_X40_Y23_N3
cycloneii_lcell_ff \inst|RF|reg4[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [3]));

// Location: LCCOMB_X39_Y20_N16
cycloneii_lcell_comb \inst|RF|Read_DataA[3]~22 (
// Equation(s):
// \inst|RF|Read_DataA[3]~22_combout  = (\inst|inst7|Q [7] & (((\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & ((\inst|inst7|Q [8] & (\inst|RF|reg4 [3])) # (!\inst|inst7|Q [8] & ((\inst|RF|reg0 [3])))))

	.dataa(\inst|RF|reg4 [3]),
	.datab(\inst|inst7|Q [7]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|reg0 [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[3]~22 .lut_mask = 16'hE3E0;
defparam \inst|RF|Read_DataA[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
cycloneii_lcell_comb \inst|RF|Read_DataA[3]~23 (
// Equation(s):
// \inst|RF|Read_DataA[3]~23_combout  = (\inst|inst7|Q [7] & ((\inst|RF|Read_DataA[3]~22_combout  & ((\inst|RF|reg6 [3]))) # (!\inst|RF|Read_DataA[3]~22_combout  & (\inst|RF|reg2 [3])))) # (!\inst|inst7|Q [7] & (((\inst|RF|Read_DataA[3]~22_combout ))))

	.dataa(\inst|RF|reg2 [3]),
	.datab(\inst|RF|reg6 [3]),
	.datac(\inst|inst7|Q [7]),
	.datad(\inst|RF|Read_DataA[3]~22_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[3]~23 .lut_mask = 16'hCFA0;
defparam \inst|RF|Read_DataA[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N19
cycloneii_lcell_ff \inst|RF|reg0[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [2]));

// Location: LCCOMB_X39_Y20_N24
cycloneii_lcell_comb \inst|RF|Read_DataA[2]~27 (
// Equation(s):
// \inst|RF|Read_DataA[2]~27_combout  = (\inst|inst7|Q [8] & ((\inst|inst7|Q [7]) # ((\inst|RF|reg4 [2])))) # (!\inst|inst7|Q [8] & (!\inst|inst7|Q [7] & ((\inst|RF|reg0 [2]))))

	.dataa(\inst|inst7|Q [8]),
	.datab(\inst|inst7|Q [7]),
	.datac(\inst|RF|reg4 [2]),
	.datad(\inst|RF|reg0 [2]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[2]~27 .lut_mask = 16'hB9A8;
defparam \inst|RF|Read_DataA[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N31
cycloneii_lcell_ff \inst|RF|reg6[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [2]));

// Location: LCCOMB_X39_Y20_N10
cycloneii_lcell_comb \inst|RF|Read_DataA[2]~28 (
// Equation(s):
// \inst|RF|Read_DataA[2]~28_combout  = (\inst|RF|Read_DataA[2]~27_combout  & (((\inst|RF|reg6 [2]) # (!\inst|inst7|Q [7])))) # (!\inst|RF|Read_DataA[2]~27_combout  & (\inst|RF|reg2 [2] & (\inst|inst7|Q [7])))

	.dataa(\inst|RF|Read_DataA[2]~27_combout ),
	.datab(\inst|RF|reg2 [2]),
	.datac(\inst|inst7|Q [7]),
	.datad(\inst|RF|reg6 [2]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[2]~28 .lut_mask = 16'hEA4A;
defparam \inst|RF|Read_DataA[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N13
cycloneii_lcell_ff \inst|RF|reg3[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [1]));

// Location: LCCOMB_X40_Y20_N24
cycloneii_lcell_comb \inst|RF|Read_DataA[1]~30 (
// Equation(s):
// \inst|RF|Read_DataA[1]~30_combout  = (\inst|inst7|Q [7] & ((\inst|RF|reg3 [1]) # ((\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & (((!\inst|inst7|Q [8] & \inst|RF|reg1 [1]))))

	.dataa(\inst|inst7|Q [7]),
	.datab(\inst|RF|reg3 [1]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|reg1 [1]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[1]~30 .lut_mask = 16'hADA8;
defparam \inst|RF|Read_DataA[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
cycloneii_lcell_comb \inst|RF|Read_DataA[1]~32 (
// Equation(s):
// \inst|RF|Read_DataA[1]~32_combout  = (\inst|inst7|Q [8] & ((\inst|RF|reg4 [1]) # ((\inst|inst7|Q [7])))) # (!\inst|inst7|Q [8] & (((\inst|RF|reg0 [1] & !\inst|inst7|Q [7]))))

	.dataa(\inst|inst7|Q [8]),
	.datab(\inst|RF|reg4 [1]),
	.datac(\inst|RF|reg0 [1]),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[1]~32 .lut_mask = 16'hAAD8;
defparam \inst|RF|Read_DataA[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N17
cycloneii_lcell_ff \inst|RF|reg6[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [1]));

// Location: LCCOMB_X40_Y20_N10
cycloneii_lcell_comb \inst|RF|Read_DataA[1]~33 (
// Equation(s):
// \inst|RF|Read_DataA[1]~33_combout  = (\inst|RF|Read_DataA[1]~32_combout  & ((\inst|RF|reg6 [1]) # ((!\inst|inst7|Q [7])))) # (!\inst|RF|Read_DataA[1]~32_combout  & (((\inst|RF|reg2 [1] & \inst|inst7|Q [7]))))

	.dataa(\inst|RF|reg6 [1]),
	.datab(\inst|RF|Read_DataA[1]~32_combout ),
	.datac(\inst|RF|reg2 [1]),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[1]~33 .lut_mask = 16'hB8CC;
defparam \inst|RF|Read_DataA[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cycloneii_lcell_comb \inst|RF|Read_DataA[0]~35 (
// Equation(s):
// \inst|RF|Read_DataA[0]~35_combout  = (\inst|inst7|Q [7] & ((\inst|RF|reg3 [0]) # ((\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & (((!\inst|inst7|Q [8] & \inst|RF|reg1 [0]))))

	.dataa(\inst|inst7|Q [7]),
	.datab(\inst|RF|reg3 [0]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|reg1 [0]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[0]~35 .lut_mask = 16'hADA8;
defparam \inst|RF|Read_DataA[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cycloneii_lcell_comb \inst|RF|Read_DataA[0]~36 (
// Equation(s):
// \inst|RF|Read_DataA[0]~36_combout  = (\inst|inst7|Q [8] & ((\inst|RF|Read_DataA[0]~35_combout  & ((\inst|RF|reg7 [0]))) # (!\inst|RF|Read_DataA[0]~35_combout  & (\inst|RF|reg5 [0])))) # (!\inst|inst7|Q [8] & (((\inst|RF|Read_DataA[0]~35_combout ))))

	.dataa(\inst|RF|reg5 [0]),
	.datab(\inst|RF|reg7 [0]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|Read_DataA[0]~35_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[0]~36 .lut_mask = 16'hCFA0;
defparam \inst|RF|Read_DataA[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N25
cycloneii_lcell_ff \inst|RF|reg4[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [0]));

// Location: LCCOMB_X40_Y19_N10
cycloneii_lcell_comb \inst|RF|Read_DataA[0]~37 (
// Equation(s):
// \inst|RF|Read_DataA[0]~37_combout  = (\inst|inst7|Q [7] & (((\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & ((\inst|inst7|Q [8] & (\inst|RF|reg4 [0])) # (!\inst|inst7|Q [8] & ((\inst|RF|reg0 [0])))))

	.dataa(\inst|RF|reg4 [0]),
	.datab(\inst|inst7|Q [7]),
	.datac(\inst|RF|reg0 [0]),
	.datad(\inst|inst7|Q [8]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[0]~37 .lut_mask = 16'hEE30;
defparam \inst|RF|Read_DataA[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N28
cycloneii_lcell_comb \inst|ALU|Add1~0 (
// Equation(s):
// \inst|ALU|Add1~0_combout  = (!\inst|inst7|Q [1] & (!\inst|inst7|Q [0] & !\inst|inst7|Q [2]))

	.dataa(\inst|inst7|Q [1]),
	.datab(\inst|inst7|Q [0]),
	.datac(\inst|inst7|Q [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|ALU|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Add1~0 .lut_mask = 16'h0101;
defparam \inst|ALU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
cycloneii_lcell_comb \inst|ALU|Add1~2 (
// Equation(s):
// \inst|ALU|Add1~2_combout  = (\inst|ALU|Add1~1_combout  & (!\inst|inst7|Q [5] & \inst3|A_SEL [1]))

	.dataa(vcc),
	.datab(\inst|ALU|Add1~1_combout ),
	.datac(\inst|inst7|Q [5]),
	.datad(\inst3|A_SEL [1]),
	.cin(gnd),
	.combout(\inst|ALU|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Add1~2 .lut_mask = 16'h0C00;
defparam \inst|ALU|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N2
cycloneii_lcell_comb \inst|ALU|Mux8~6 (
// Equation(s):
// \inst|ALU|Mux8~6_combout  = \inst|ALU|carry [6] $ (((\inst3|OAP [0] & (\inst|ALU|Add1~2_combout )) # (!\inst3|OAP [0] & ((\inst|MUX_B|Mux0~0_combout )))))

	.dataa(\inst|ALU|Add1~2_combout ),
	.datab(\inst3|OAP [0]),
	.datac(\inst|MUX_B|Mux0~0_combout ),
	.datad(\inst|ALU|carry [6]),
	.cin(gnd),
	.combout(\inst|ALU|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux8~6 .lut_mask = 16'h47B8;
defparam \inst|ALU|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N2
cycloneii_lcell_comb \inst|ALU|Mux8~7 (
// Equation(s):
// \inst|ALU|Mux8~7_combout  = \inst|ALU|Mux8~6_combout  $ (((\inst3|OAP [1] & \inst|ALU|neg_a[7]~14_combout )))

	.dataa(\inst|ALU|Mux8~6_combout ),
	.datab(vcc),
	.datac(\inst3|OAP [1]),
	.datad(\inst|ALU|neg_a[7]~14_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux8~7 .lut_mask = 16'h5AAA;
defparam \inst|ALU|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N4
cycloneii_lcell_comb \inst|ALU|Mux9~5 (
// Equation(s):
// \inst|ALU|Mux9~5_combout  = \inst|ALU|carry [5] $ (((\inst3|OAP [0] & (\inst|ALU|Add1~2_combout )) # (!\inst3|OAP [0] & ((\inst|MUX_B|Mux0~0_combout )))))

	.dataa(\inst|ALU|Add1~2_combout ),
	.datab(\inst|ALU|carry [5]),
	.datac(\inst|MUX_B|Mux0~0_combout ),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux9~5 .lut_mask = 16'h663C;
defparam \inst|ALU|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
cycloneii_lcell_comb \inst|ALU|Mux9~6 (
// Equation(s):
// \inst|ALU|Mux9~6_combout  = \inst|ALU|Mux9~5_combout  $ (((\inst3|OAP [1] & \inst|ALU|neg_a[6]~12_combout )))

	.dataa(\inst3|OAP [1]),
	.datab(\inst|ALU|Mux9~5_combout ),
	.datac(\inst|ALU|neg_a[6]~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|ALU|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux9~6 .lut_mask = 16'h6C6C;
defparam \inst|ALU|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N10
cycloneii_lcell_comb \inst|ALU|Mux10~2 (
// Equation(s):
// \inst|ALU|Mux10~2_combout  = (\inst|ALU|Mux8~2_combout  & ((\inst|RF|Read_DataA[5]~14_combout  & ((!\inst3|OAP [0]) # (!\inst3|A_SEL [1]))) # (!\inst|RF|Read_DataA[5]~14_combout  & ((\inst3|OAP [0])))))

	.dataa(\inst|ALU|Mux8~2_combout ),
	.datab(\inst|RF|Read_DataA[5]~14_combout ),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux10~2 .lut_mask = 16'h2A88;
defparam \inst|ALU|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
cycloneii_lcell_comb \inst|ALU|Mux10~4 (
// Equation(s):
// \inst|ALU|Mux10~4_combout  = (\inst3|A_SEL [1] & ((\inst|RF|Read_DataA[5]~14_combout ) # ((\inst3|OAP [1] & \inst|inst7|Q [5]))))

	.dataa(\inst3|OAP [1]),
	.datab(\inst|inst7|Q [5]),
	.datac(\inst|RF|Read_DataA[5]~14_combout ),
	.datad(\inst3|A_SEL [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux10~4 .lut_mask = 16'hF800;
defparam \inst|ALU|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N6
cycloneii_lcell_comb \inst|ALU|Add1~4 (
// Equation(s):
// \inst|ALU|Add1~4_combout  = (\inst3|A_SEL [1] & (\inst|inst7|Q [4] $ (((\inst|inst7|Q [3]) # (!\inst|ALU|Add1~0_combout )))))

	.dataa(\inst|inst7|Q [3]),
	.datab(\inst|inst7|Q [4]),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst|ALU|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Add1~4 .lut_mask = 16'h6030;
defparam \inst|ALU|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N8
cycloneii_lcell_comb \inst|ALU|Mux11~3 (
// Equation(s):
// \inst|ALU|Mux11~3_combout  = \inst|ALU|carry [3] $ (((\inst3|OAP [0] & (!\inst|ALU|Add1~4_combout )) # (!\inst3|OAP [0] & ((!\inst|MUX_B|Mux3~0_combout )))))

	.dataa(\inst|ALU|Add1~4_combout ),
	.datab(\inst|MUX_B|Mux3~0_combout ),
	.datac(\inst3|OAP [0]),
	.datad(\inst|ALU|carry [3]),
	.cin(gnd),
	.combout(\inst|ALU|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux11~3 .lut_mask = 16'hAC53;
defparam \inst|ALU|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N2
cycloneii_lcell_comb \inst|ALU|Mux11~4 (
// Equation(s):
// \inst|ALU|Mux11~4_combout  = (\inst3|A_SEL [1] & ((\inst|RF|Read_DataA[4]~19_combout ) # ((\inst|inst7|Q [4] & \inst3|OAP [1]))))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|inst7|Q [4]),
	.datac(\inst|RF|Read_DataA[4]~19_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux11~4 .lut_mask = 16'hA8A0;
defparam \inst|ALU|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N12
cycloneii_lcell_comb \inst|ALU|Mux11~5 (
// Equation(s):
// \inst|ALU|Mux11~5_combout  = (\inst3|OAP [1] & ((\inst3|OAP [0] & ((\inst|ALU|Mux11~4_combout ))) # (!\inst3|OAP [0] & (\inst|ALU|Mux11~3_combout )))) # (!\inst3|OAP [1] & (\inst|ALU|Mux11~3_combout  $ (((!\inst|ALU|Mux11~4_combout )))))

	.dataa(\inst3|OAP [1]),
	.datab(\inst|ALU|Mux11~3_combout ),
	.datac(\inst3|OAP [0]),
	.datad(\inst|ALU|Mux11~4_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux11~5 .lut_mask = 16'hEC19;
defparam \inst|ALU|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N2
cycloneii_lcell_comb \inst|ALU|Add1~5 (
// Equation(s):
// \inst|ALU|Add1~5_combout  = (\inst3|A_SEL [1] & (\inst|ALU|Add1~0_combout  $ (!\inst|inst7|Q [3])))

	.dataa(\inst|ALU|Add1~0_combout ),
	.datab(\inst|inst7|Q [3]),
	.datac(\inst3|A_SEL [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|ALU|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Add1~5 .lut_mask = 16'h9090;
defparam \inst|ALU|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N12
cycloneii_lcell_comb \inst|ALU|temp~4 (
// Equation(s):
// \inst|ALU|temp~4_combout  = \inst|ALU|carry [2] $ (\inst|ALU|Add1~5_combout  $ (((\inst3|A_SEL [1] & \inst|RF|Read_DataA[3]~24_combout ))))

	.dataa(\inst|ALU|carry [2]),
	.datab(\inst|ALU|Add1~5_combout ),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst|RF|Read_DataA[3]~24_combout ),
	.cin(gnd),
	.combout(\inst|ALU|temp~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|temp~4 .lut_mask = 16'h9666;
defparam \inst|ALU|temp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N6
cycloneii_lcell_comb \inst|ALU|Mux12~3 (
// Equation(s):
// \inst|ALU|Mux12~3_combout  = (\inst3|OAP [0] & ((\inst|ALU|temp~4_combout ) # ((\inst3|OAP [1])))) # (!\inst3|OAP [0] & (((\inst|ALU|temp~7_combout  & !\inst3|OAP [1]))))

	.dataa(\inst|ALU|temp~4_combout ),
	.datab(\inst3|OAP [0]),
	.datac(\inst|ALU|temp~7_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux12~3 .lut_mask = 16'hCCB8;
defparam \inst|ALU|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N16
cycloneii_lcell_comb \inst|ALU|Mux14~8 (
// Equation(s):
// \inst|ALU|Mux14~8_combout  = (\inst3|A_SEL [1] & ((\inst|RF|Read_DataA[1]~34_combout ) # ((\inst|inst7|Q [1] & \inst3|OAP [1]))))

	.dataa(\inst|RF|Read_DataA[1]~34_combout ),
	.datab(\inst|inst7|Q [1]),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux14~8 .lut_mask = 16'hE0A0;
defparam \inst|ALU|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
cycloneii_lcell_comb \inst|MUX_A|Mux6~0 (
// Equation(s):
// \inst|MUX_A|Mux6~0_combout  = (\inst3|A_SEL [1] & ((\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[1]~31_combout ))) # (!\inst|inst7|Q [6] & (\inst|RF|Read_DataA[1]~33_combout ))))

	.dataa(\inst|RF|Read_DataA[1]~33_combout ),
	.datab(\inst|inst7|Q [6]),
	.datac(\inst|RF|Read_DataA[1]~31_combout ),
	.datad(\inst3|A_SEL [1]),
	.cin(gnd),
	.combout(\inst|MUX_A|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_A|Mux6~0 .lut_mask = 16'hE200;
defparam \inst|MUX_A|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N2
cycloneii_lcell_comb \inst|ALU|Mux7~2 (
// Equation(s):
// \inst|ALU|Mux7~2_combout  = (\inst3|A_SEL [1] & !\inst3|OAP [1])

	.dataa(vcc),
	.datab(\inst3|A_SEL [1]),
	.datac(vcc),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux7~2 .lut_mask = 16'h00CC;
defparam \inst|ALU|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N4
cycloneii_lcell_comb \inst|ALU|Mux15~6 (
// Equation(s):
// \inst|ALU|Mux15~6_combout  = (\inst|ALU|Mux7~2_combout  & (\inst|inst7|Q [0] & (\inst|RF|Read_DataA[0]~39_combout  $ (\inst3|OAP [0]))))

	.dataa(\inst|RF|Read_DataA[0]~39_combout ),
	.datab(\inst|ALU|Mux7~2_combout ),
	.datac(\inst3|OAP [0]),
	.datad(\inst|inst7|Q [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux15~6 .lut_mask = 16'h4800;
defparam \inst|ALU|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
cycloneii_lcell_comb \inst|RF|Read_DataB[7]~0 (
// Equation(s):
// \inst|RF|Read_DataB[7]~0_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [5])))) # (!\inst|inst7|Q [4] & ((\inst|inst7|Q [5] & (\inst|RF|reg5 [7])) # (!\inst|inst7|Q [5] & ((\inst|RF|reg1 [7])))))

	.dataa(\inst|RF|reg5 [7]),
	.datab(\inst|inst7|Q [4]),
	.datac(\inst|inst7|Q [5]),
	.datad(\inst|RF|reg1 [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[7]~0 .lut_mask = 16'hE3E0;
defparam \inst|RF|Read_DataB[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N12
cycloneii_lcell_comb \inst|RF|Read_DataB[5]~12 (
// Equation(s):
// \inst|RF|Read_DataB[5]~12_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [5])))) # (!\inst|inst7|Q [4] & ((\inst|inst7|Q [5] & ((\inst|RF|reg4 [5]))) # (!\inst|inst7|Q [5] & (\inst|RF|reg0 [5]))))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|reg0 [5]),
	.datac(\inst|RF|reg4 [5]),
	.datad(\inst|inst7|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[5]~12 .lut_mask = 16'hFA44;
defparam \inst|RF|Read_DataB[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
cycloneii_lcell_comb \inst|RF|Read_DataB[4]~15 (
// Equation(s):
// \inst|RF|Read_DataB[4]~15_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [5])))) # (!\inst|inst7|Q [4] & ((\inst|inst7|Q [5] & ((\inst|RF|reg5 [4]))) # (!\inst|inst7|Q [5] & (\inst|RF|reg1 [4]))))

	.dataa(\inst|RF|reg1 [4]),
	.datab(\inst|RF|reg5 [4]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|inst7|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[4]~15 .lut_mask = 16'hFC0A;
defparam \inst|RF|Read_DataB[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
cycloneii_lcell_comb \inst|RF|Read_DataB[4]~17 (
// Equation(s):
// \inst|RF|Read_DataB[4]~17_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [5])))) # (!\inst|inst7|Q [4] & ((\inst|inst7|Q [5] & (\inst|RF|reg4 [4])) # (!\inst|inst7|Q [5] & ((\inst|RF|reg0 [4])))))

	.dataa(\inst|RF|reg4 [4]),
	.datab(\inst|inst7|Q [4]),
	.datac(\inst|RF|reg0 [4]),
	.datad(\inst|inst7|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[4]~17 .lut_mask = 16'hEE30;
defparam \inst|RF|Read_DataB[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
cycloneii_lcell_comb \inst|RF|Read_DataB[2]~25 (
// Equation(s):
// \inst|RF|Read_DataB[2]~25_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [5])))) # (!\inst|inst7|Q [4] & ((\inst|inst7|Q [5] & ((\inst|RF|reg5 [2]))) # (!\inst|inst7|Q [5] & (\inst|RF|reg1 [2]))))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|reg1 [2]),
	.datac(\inst|RF|reg5 [2]),
	.datad(\inst|inst7|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[2]~25 .lut_mask = 16'hFA44;
defparam \inst|RF|Read_DataB[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N1
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCFF_X54_Y30_N27
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCFF_X39_Y30_N17
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCFF_X39_Y30_N21
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCFF_X50_Y29_N1
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCFF_X38_Y29_N1
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCFF_X38_Y28_N1
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X47_Y30_N24
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hAAB8;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N26
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hFC30;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N6
cycloneii_lcell_comb \inst3|OAP[2]~2 (
// Equation(s):
// \inst3|OAP[2]~2_combout  = (\inst3|Equal1~0_combout  & (!\inst3|OAP[2]~0_combout  & (\inst3|Count [1] $ (\inst3|Count [0])))) # (!\inst3|Equal1~0_combout  & (\inst3|OAP[2]~0_combout  & (\inst3|Count [1] $ (\inst3|Count [0]))))

	.dataa(\inst3|Equal1~0_combout ),
	.datab(\inst3|OAP[2]~0_combout ),
	.datac(\inst3|Count [1]),
	.datad(\inst3|Count [0]),
	.cin(gnd),
	.combout(\inst3|OAP[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|OAP[2]~2 .lut_mask = 16'h0660;
defparam \inst3|OAP[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N10
cycloneii_lcell_comb \inst|RF|Decoder0~6 (
// Equation(s):
// \inst|RF|Decoder0~6_combout  = (!\inst|inst7|Q [9] & (!\inst|inst7|Q [10] & !\inst|inst7|Q [11]))

	.dataa(\inst|inst7|Q [9]),
	.datab(vcc),
	.datac(\inst|inst7|Q [10]),
	.datad(\inst|inst7|Q [11]),
	.cin(gnd),
	.combout(\inst|RF|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Decoder0~6 .lut_mask = 16'h0005;
defparam \inst|RF|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N30
cycloneii_lcell_comb \inst|ALU|Mux0~0 (
// Equation(s):
// \inst|ALU|Mux0~0_combout  = (\inst3|OAP [0] & ((\inst3|OAP [1] & ((\inst|MUX_B|Mux0~0_combout ))) # (!\inst3|OAP [1] & (\inst|ALU|Add1~2_combout )))) # (!\inst3|OAP [0] & (((\inst|MUX_B|Mux0~0_combout ))))

	.dataa(\inst|ALU|Add1~2_combout ),
	.datab(\inst3|OAP [0]),
	.datac(\inst|MUX_B|Mux0~0_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux0~0 .lut_mask = 16'hF0B8;
defparam \inst|ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N24
cycloneii_lcell_comb \inst|ALU|Mux0~1 (
// Equation(s):
// \inst|ALU|Mux0~1_combout  = (\inst3|OAP [1] & (((\inst|ALU|neg_a[6]~12_combout )))) # (!\inst3|OAP [1] & (\inst|RF|Read_DataA[6]~9_combout  & (\inst3|A_SEL [1])))

	.dataa(\inst|RF|Read_DataA[6]~9_combout ),
	.datab(\inst3|A_SEL [1]),
	.datac(\inst|ALU|neg_a[6]~12_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux0~1 .lut_mask = 16'hF088;
defparam \inst|ALU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
cycloneii_lcell_comb \inst|ALU|Mux0~2 (
// Equation(s):
// \inst|ALU|Mux0~2_combout  = (\inst|ALU|carry [5] & ((\inst|ALU|Mux0~1_combout ) # (\inst|ALU|Mux0~0_combout ))) # (!\inst|ALU|carry [5] & (\inst|ALU|Mux0~1_combout  & \inst|ALU|Mux0~0_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|carry [5]),
	.datac(\inst|ALU|Mux0~1_combout ),
	.datad(\inst|ALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux0~2 .lut_mask = 16'hFCC0;
defparam \inst|ALU|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N20
cycloneii_lcell_comb \inst|ALU|Mux2~0 (
// Equation(s):
// \inst|ALU|Mux2~0_combout  = (\inst3|OAP [0] & ((\inst3|OAP [1] & (\inst|MUX_B|Mux0~0_combout )) # (!\inst3|OAP [1] & ((\inst|ALU|Add1~3_combout ))))) # (!\inst3|OAP [0] & (\inst|MUX_B|Mux0~0_combout ))

	.dataa(\inst|MUX_B|Mux0~0_combout ),
	.datab(\inst3|OAP [0]),
	.datac(\inst|ALU|Add1~3_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux2~0 .lut_mask = 16'hAAE2;
defparam \inst|ALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N14
cycloneii_lcell_comb \inst|ALU|Mux2~1 (
// Equation(s):
// \inst|ALU|Mux2~1_combout  = (\inst3|OAP [1] & (((\inst|ALU|neg_a[5]~10_combout )))) # (!\inst3|OAP [1] & (\inst3|A_SEL [1] & (\inst|RF|Read_DataA[5]~14_combout )))

	.dataa(\inst3|OAP [1]),
	.datab(\inst3|A_SEL [1]),
	.datac(\inst|RF|Read_DataA[5]~14_combout ),
	.datad(\inst|ALU|neg_a[5]~10_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux2~1 .lut_mask = 16'hEA40;
defparam \inst|ALU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N0
cycloneii_lcell_comb \inst|ALU|Mux2~2 (
// Equation(s):
// \inst|ALU|Mux2~2_combout  = (\inst|ALU|Mux2~0_combout  & ((\inst|ALU|carry [4]) # (\inst|ALU|Mux2~1_combout ))) # (!\inst|ALU|Mux2~0_combout  & (\inst|ALU|carry [4] & \inst|ALU|Mux2~1_combout ))

	.dataa(\inst|ALU|Mux2~0_combout ),
	.datab(\inst|ALU|carry [4]),
	.datac(\inst|ALU|Mux2~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|ALU|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux2~2 .lut_mask = 16'hE8E8;
defparam \inst|ALU|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N24
cycloneii_lcell_comb \inst|ALU|Mux3~3 (
// Equation(s):
// \inst|ALU|Mux3~3_combout  = (\inst|ALU|carry [3] & ((\inst|ALU|Mux3~0_combout ) # ((\inst|ALU|Mux3~1_combout  & \inst|RF|Read_DataA[4]~19_combout )))) # (!\inst|ALU|carry [3] & (\inst|ALU|Mux3~1_combout  & (\inst|RF|Read_DataA[4]~19_combout  & 
// \inst|ALU|Mux3~0_combout )))

	.dataa(\inst|ALU|Mux3~1_combout ),
	.datab(\inst|ALU|carry [3]),
	.datac(\inst|RF|Read_DataA[4]~19_combout ),
	.datad(\inst|ALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux3~3 .lut_mask = 16'hEC80;
defparam \inst|ALU|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N16
cycloneii_lcell_comb \inst|ALU|Mux5~0 (
// Equation(s):
// \inst|ALU|Mux5~0_combout  = (\inst3|OAP [0] & ((\inst3|OAP [1] & (\inst|MUX_B|Mux5~0_combout )) # (!\inst3|OAP [1] & ((\inst|ALU|Add1~6_combout ))))) # (!\inst3|OAP [0] & (\inst|MUX_B|Mux5~0_combout ))

	.dataa(\inst3|OAP [0]),
	.datab(\inst|MUX_B|Mux5~0_combout ),
	.datac(\inst|ALU|Add1~6_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux5~0 .lut_mask = 16'hCCE4;
defparam \inst|ALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hBABA;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N12
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h000F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N22
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hF00C;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N16
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hAAE4;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N21
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCFF_X50_Y29_N19
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X49_Y29_N0
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hF000;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h0FF0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .lut_mask = 16'h0005;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .lut_mask = 16'hF000;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .lut_mask = 16'hA4CC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'h0E04;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h00CC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7 .lut_mask = 16'h666C;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N3
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCFF_X38_Y29_N11
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]));

// Location: LCCOMB_X38_Y29_N6
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hF8F0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hCCF0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1 .lut_mask = 16'hFFAA;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N20
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h5501;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N14
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h44F0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N24
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~15 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~15 .lut_mask = 16'hFFFD;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N20
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .lut_mask = 16'hF444;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N29
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X50_Y29_N30
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .lut_mask = 16'h0400;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .lut_mask = 16'h8F88;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .lut_mask = 16'h4450;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .lut_mask = 16'hFFFD;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .lut_mask = 16'hCC6C;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N2
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0080;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N13
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X38_Y28_N2
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hE4E4;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 .lut_mask = 16'h2230;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N11
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X50_Y29_N12
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h0500;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'h80C0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hFEFC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h3210;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N7
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X38_Y28_N12
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hAFA0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h0040;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .lut_mask = 16'h5444;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N9
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X38_Y28_N6
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hD8D8;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N27
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X38_Y28_N8
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hCFC0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N5
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X38_Y28_N26
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hE4E4;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N31
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X38_Y28_N4
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hE4E4;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N17
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]));

// Location: LCCOMB_X38_Y28_N30
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hAFA0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N19
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]));

// Location: LCCOMB_X38_Y28_N16
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hACAC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N29
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]));

// Location: LCCOMB_X38_Y28_N18
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hCFC0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N23
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]));

// Location: LCCOMB_X38_Y28_N28
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hCACA;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N25
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]));

// Location: LCCOMB_X38_Y28_N22
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hFA0A;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N11
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]));

// Location: LCCOMB_X38_Y28_N24
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hAFA0;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N21
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]));

// Location: LCCOMB_X38_Y28_N10
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hD8D8;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N15
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]));

// Location: LCCOMB_X38_Y28_N20
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hACAC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hD8D8;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N4
cycloneii_lcell_comb \inst|ALU|temp~7 (
// Equation(s):
// \inst|ALU|temp~7_combout  = \inst|ALU|carry [2] $ (((\inst3|A_SEL [1] & (\inst|inst7|Q [3] $ (\inst|RF|Read_DataA[3]~24_combout )))))

	.dataa(\inst|ALU|carry [2]),
	.datab(\inst|inst7|Q [3]),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst|RF|Read_DataA[3]~24_combout ),
	.cin(gnd),
	.combout(\inst|ALU|temp~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|temp~7 .lut_mask = 16'h9A6A;
defparam \inst|ALU|temp~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N2
cycloneii_lcell_comb \inst|RF|reg6~33 (
// Equation(s):
// \inst|RF|reg6~33_combout  = (\inst|RF|Decoder0~7_combout  & (\inst|REG_A|Q [7] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~7_combout ),
	.datab(vcc),
	.datac(\inst|REG_A|Q [7]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg6~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~33 .lut_mask = 16'hA000;
defparam \inst|RF|reg6~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N28
cycloneii_lcell_comb \inst|RF|reg0~34 (
// Equation(s):
// \inst|RF|reg0~34_combout  = (\inst|RF|Decoder0~6_combout  & (\inst|REG_A|Q [6] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~6_combout ),
	.datab(vcc),
	.datac(\inst|REG_A|Q [6]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg0~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~34 .lut_mask = 16'hA000;
defparam \inst|RF|reg0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N28
cycloneii_lcell_comb \inst|RF|reg1~36 (
// Equation(s):
// \inst|RF|reg1~36_combout  = (\inst|RF|Decoder0~2_combout  & (\inst|REG_A|Q [4] & \inst3|D_SEL [0]))

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~2_combout ),
	.datac(\inst|REG_A|Q [4]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg1~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~36 .lut_mask = 16'hC000;
defparam \inst|RF|reg1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N14
cycloneii_lcell_comb \inst|RF|reg4~36 (
// Equation(s):
// \inst|RF|reg4~36_combout  = (\inst|REG_A|Q [4] & (\inst|RF|Decoder0~5_combout  & \inst3|D_SEL [0]))

	.dataa(\inst|REG_A|Q [4]),
	.datab(\inst|RF|Decoder0~5_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg4~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~36 .lut_mask = 16'h8080;
defparam \inst|RF|reg4~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N16
cycloneii_lcell_comb \inst|RF|reg1~37 (
// Equation(s):
// \inst|RF|reg1~37_combout  = (\inst|RF|Decoder0~2_combout  & (\inst|REG_A|Q [3] & \inst3|D_SEL [0]))

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~2_combout ),
	.datac(\inst|REG_A|Q [3]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg1~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~37 .lut_mask = 16'hC000;
defparam \inst|RF|reg1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N16
cycloneii_lcell_comb \inst|RF|reg2~37 (
// Equation(s):
// \inst|RF|reg2~37_combout  = (\inst|RF|Decoder0~4_combout  & (\inst|REG_A|Q [3] & \inst3|D_SEL [0]))

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~4_combout ),
	.datac(\inst|REG_A|Q [3]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg2~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~37 .lut_mask = 16'hC000;
defparam \inst|RF|reg2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cycloneii_lcell_comb \inst|RF|reg4~37 (
// Equation(s):
// \inst|RF|reg4~37_combout  = (\inst|REG_A|Q [3] & (\inst3|D_SEL [0] & \inst|RF|Decoder0~5_combout ))

	.dataa(vcc),
	.datab(\inst|REG_A|Q [3]),
	.datac(\inst3|D_SEL [0]),
	.datad(\inst|RF|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg4~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~37 .lut_mask = 16'hC000;
defparam \inst|RF|reg4~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N18
cycloneii_lcell_comb \inst|RF|reg0~38 (
// Equation(s):
// \inst|RF|reg0~38_combout  = (\inst|RF|Decoder0~6_combout  & (\inst|REG_A|Q [2] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~6_combout ),
	.datab(vcc),
	.datac(\inst|REG_A|Q [2]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg0~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~38 .lut_mask = 16'hA000;
defparam \inst|RF|reg0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N30
cycloneii_lcell_comb \inst|RF|reg6~38 (
// Equation(s):
// \inst|RF|reg6~38_combout  = (\inst|REG_A|Q [2] & (\inst|RF|Decoder0~7_combout  & \inst3|D_SEL [0]))

	.dataa(\inst|REG_A|Q [2]),
	.datab(\inst|RF|Decoder0~7_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg6~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~38 .lut_mask = 16'h8080;
defparam \inst|RF|reg6~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N12
cycloneii_lcell_comb \inst|RF|reg3~39 (
// Equation(s):
// \inst|RF|reg3~39_combout  = (\inst|REG_A|Q [1] & (\inst|RF|Decoder0~1_combout  & \inst3|D_SEL [0]))

	.dataa(\inst|REG_A|Q [1]),
	.datab(\inst|RF|Decoder0~1_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg3~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~39 .lut_mask = 16'h8080;
defparam \inst|RF|reg3~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
cycloneii_lcell_comb \inst|RF|reg6~39 (
// Equation(s):
// \inst|RF|reg6~39_combout  = (\inst|REG_A|Q [1] & (\inst3|D_SEL [0] & \inst|RF|Decoder0~7_combout ))

	.dataa(vcc),
	.datab(\inst|REG_A|Q [1]),
	.datac(\inst3|D_SEL [0]),
	.datad(\inst|RF|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg6~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~39 .lut_mask = 16'hC000;
defparam \inst|RF|reg6~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N24
cycloneii_lcell_comb \inst|RF|reg4~40 (
// Equation(s):
// \inst|RF|reg4~40_combout  = (\inst|RF|Decoder0~5_combout  & (\inst|REG_A|Q [0] & \inst3|D_SEL [0]))

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~5_combout ),
	.datac(\inst|REG_A|Q [0]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg4~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~40 .lut_mask = 16'hC000;
defparam \inst|RF|reg4~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N6
cycloneii_lcell_comb \inst|ALU|Mux6~5 (
// Equation(s):
// \inst|ALU|Mux6~5_combout  = (\inst3|A_SEL [1] & ((\inst|inst7|Q [1]) # (!\inst3|OAP [1])))

	.dataa(vcc),
	.datab(\inst|inst7|Q [1]),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux6~5 .lut_mask = 16'hC0F0;
defparam \inst|ALU|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .lut_mask = 16'hDECC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .lut_mask = 16'hCE0A;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N0
cycloneii_lcell_comb \inst|ALU|Mux4~6 (
// Equation(s):
// \inst|ALU|Mux4~6_combout  = (\inst3|OAP [1] & (((\inst3|A_SEL [1])))) # (!\inst3|OAP [1] & ((\inst|ALU|Mux4~5_combout ) # ((\inst|RF|Read_DataA[3]~24_combout  & \inst3|A_SEL [1]))))

	.dataa(\inst|RF|Read_DataA[3]~24_combout ),
	.datab(\inst|ALU|Mux4~5_combout ),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux4~6 .lut_mask = 16'hF0EC;
defparam \inst|ALU|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N10
cycloneii_lcell_comb \inst|ALU|Mux4~7 (
// Equation(s):
// \inst|ALU|Mux4~7_combout  = (\inst3|OAP [1] & ((\inst|ALU|neg_a[3]~6_combout ) # ((\inst|inst7|Q [3] & \inst|ALU|Mux4~6_combout )))) # (!\inst3|OAP [1] & (((\inst|ALU|Mux4~6_combout ))))

	.dataa(\inst3|OAP [1]),
	.datab(\inst|inst7|Q [3]),
	.datac(\inst|ALU|neg_a[3]~6_combout ),
	.datad(\inst|ALU|Mux4~6_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux4~7 .lut_mask = 16'hFDA0;
defparam \inst|ALU|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N12
cycloneii_lcell_comb \inst|ALU|Mux15~11 (
// Equation(s):
// \inst|ALU|Mux15~11_combout  = (\inst3|A_SEL [1] & ((\inst|inst7|Q [0]) # ((\inst|RF|Read_DataA[0]~39_combout  & \inst3|OAP [0]))))

	.dataa(\inst|RF|Read_DataA[0]~39_combout ),
	.datab(\inst3|A_SEL [1]),
	.datac(\inst3|OAP [0]),
	.datad(\inst|inst7|Q [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux15~11 .lut_mask = 16'hCC80;
defparam \inst|ALU|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N6
cycloneii_lcell_comb \inst|ALU|Mux15~12 (
// Equation(s):
// \inst|ALU|Mux15~12_combout  = (\inst3|OAP [1] & (\inst|ALU|Mux15~11_combout  $ (((!\inst3|OAP [0] & \inst|ALU|neg_a[0]~0_combout )))))

	.dataa(\inst|ALU|Mux15~11_combout ),
	.datab(\inst3|OAP [1]),
	.datac(\inst3|OAP [0]),
	.datad(\inst|ALU|neg_a[0]~0_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux15~12 .lut_mask = 16'h8488;
defparam \inst|ALU|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
cycloneii_lcell_comb \inst|ALU|carry[6] (
// Equation(s):
// \inst|ALU|carry [6] = (GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & ((\inst|ALU|carry [6]))) # (!GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & (\inst|ALU|Mux0~2_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|Mux0~2_combout ),
	.datac(\inst|ALU|Mux1~0clkctrl_outclk ),
	.datad(\inst|ALU|carry [6]),
	.cin(gnd),
	.combout(\inst|ALU|carry [6]),
	.cout());
// synopsys translate_off
defparam \inst|ALU|carry[6] .lut_mask = 16'hFC0C;
defparam \inst|ALU|carry[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N28
cycloneii_lcell_comb \inst|ALU|carry[5] (
// Equation(s):
// \inst|ALU|carry [5] = (GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & ((\inst|ALU|carry [5]))) # (!GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & (\inst|ALU|Mux2~2_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|Mux2~2_combout ),
	.datac(\inst|ALU|Mux1~0clkctrl_outclk ),
	.datad(\inst|ALU|carry [5]),
	.cin(gnd),
	.combout(\inst|ALU|carry [5]),
	.cout());
// synopsys translate_off
defparam \inst|ALU|carry[5] .lut_mask = 16'hFC0C;
defparam \inst|ALU|carry[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]));

// Location: LCFF_X47_Y29_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]));

// Location: LCFF_X47_Y29_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]));

// Location: LCFF_X47_Y29_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]));

// Location: LCFF_X47_Y29_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]));

// Location: LCFF_X47_Y29_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]));

// Location: LCCOMB_X48_Y27_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .lut_mask = 16'hAACC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]));

// Location: LCFF_X47_Y27_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]));

// Location: LCFF_X47_Y27_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]));

// Location: LCFF_X47_Y27_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]));

// Location: LCFF_X47_Y27_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]));

// Location: LCCOMB_X47_Y29_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9 .lut_mask = 16'h33CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~10 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11 .lut_mask = 16'hA505;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 .lut_mask = 16'h3CCF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 .lut_mask = 16'hC303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .lut_mask = 16'h22EE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]));

// Location: LCCOMB_X47_Y27_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h55AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X47_Y27_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]));

// Location: LCCOMB_X47_Y27_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hC30C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .lut_mask = 16'h22EE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]));

// Location: LCCOMB_X47_Y27_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hF00F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .lut_mask = 16'hDD88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ));

// Location: LCFF_X49_Y28_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]));

// Location: LCFF_X49_Y28_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]));

// Location: LCFF_X50_Y28_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]));

// Location: LCFF_X54_Y28_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]));

// Location: LCCOMB_X48_Y28_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = 16'h8D88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]));

// Location: LCCOMB_X48_Y28_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ));

// Location: LCCOMB_X50_Y30_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = 16'hFAFB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]));

// Location: LCFF_X51_Y28_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]));

// Location: LCCOMB_X49_Y28_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]));

// Location: LCCOMB_X48_Y29_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10 .lut_mask = 16'hC000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11 .lut_mask = 16'h8080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = 16'h0FFF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = 16'hFC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]));

// Location: LCCOMB_X54_Y28_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 .lut_mask = 16'h3700;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0015;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .lut_mask = 16'hC004;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]));

// Location: LCCOMB_X48_Y27_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = 16'hF2F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = 16'hC000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .lut_mask = 16'hFA0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .lut_mask = 16'h0005;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ));

// Location: LCCOMB_X50_Y28_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .lut_mask = 16'h88F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]));

// Location: LCCOMB_X48_Y28_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h1000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 .lut_mask = 16'h0C0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .lut_mask = 16'h0003;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 .lut_mask = 16'hECA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .lut_mask = 16'hFFCC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]));

// Location: LCCOMB_X48_Y29_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .lut_mask = 16'h3303;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .lut_mask = 16'hE4B1;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .lut_mask = 16'h7070;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .lut_mask = 16'hE000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]));

// Location: LCCOMB_X54_Y28_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 .lut_mask = 16'hFFEF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]));

// Location: LCCOMB_X48_Y27_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = 16'hCC0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]));

// Location: LCCOMB_X48_Y29_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .lut_mask = 16'hFFEF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]));

// Location: LCFF_X54_Y28_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]));

// Location: LCCOMB_X54_Y28_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .lut_mask = 16'hFF01;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0002;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]));

// Location: LCCOMB_X48_Y27_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = 16'hBAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]));

// Location: LCFF_X47_Y28_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]));

// Location: LCCOMB_X48_Y29_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .lut_mask = 16'hE4EC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .lut_mask = 16'h3B0A;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .lut_mask = 16'h5050;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = 16'hFFE0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~14_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = 16'hBAAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]));

// Location: LCCOMB_X48_Y27_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .lut_mask = 16'hEEEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20 .lut_mask = 16'hABAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~15_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .lut_mask = 16'hB3A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .lut_mask = 16'hCCEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .lut_mask = 16'h5F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 .lut_mask = 16'hF17C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 .lut_mask = 16'hF5A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 .lut_mask = 16'h3016;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~22_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23 .lut_mask = 16'h5508;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[15]));
// synopsys translate_off
defparam \INST_MEM_OUT[15]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[15]~I .input_power_up = "low";
defparam \INST_MEM_OUT[15]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[15]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[15]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[15]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[15]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[15]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[15]~I .operation_mode = "input";
defparam \INST_MEM_OUT[15]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[15]~I .output_power_up = "low";
defparam \INST_MEM_OUT[15]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[9]));
// synopsys translate_off
defparam \INST_MEM_OUT[9]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[9]~I .input_power_up = "low";
defparam \INST_MEM_OUT[9]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[9]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[9]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[9]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[9]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[9]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[9]~I .operation_mode = "input";
defparam \INST_MEM_OUT[9]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[9]~I .output_power_up = "low";
defparam \INST_MEM_OUT[9]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[1]));
// synopsys translate_off
defparam \INST_MEM_OUT[1]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[1]~I .input_power_up = "low";
defparam \INST_MEM_OUT[1]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[1]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[1]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[1]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[1]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[1]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[1]~I .operation_mode = "input";
defparam \INST_MEM_OUT[1]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[1]~I .output_power_up = "low";
defparam \INST_MEM_OUT[1]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N16
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \AUTO~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\AUTO~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUTO));
// synopsys translate_off
defparam \AUTO~I .input_async_reset = "none";
defparam \AUTO~I .input_power_up = "low";
defparam \AUTO~I .input_register_mode = "none";
defparam \AUTO~I .input_sync_reset = "none";
defparam \AUTO~I .oe_async_reset = "none";
defparam \AUTO~I .oe_power_up = "low";
defparam \AUTO~I .oe_register_mode = "none";
defparam \AUTO~I .oe_sync_reset = "none";
defparam \AUTO~I .operation_mode = "input";
defparam \AUTO~I .output_async_reset = "none";
defparam \AUTO~I .output_power_up = "low";
defparam \AUTO~I .output_register_mode = "none";
defparam \AUTO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N0
cycloneii_lcell_comb \inst2|CLK~0 (
// Equation(s):
// \inst2|CLK~0_combout  = (\CLK~combout  & !\AUTO~combout )

	.dataa(\CLK~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\AUTO~combout ),
	.cin(gnd),
	.combout(\inst2|CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|CLK~0 .lut_mask = 16'h00AA;
defparam \inst2|CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RUN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RUN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RUN));
// synopsys translate_off
defparam \RUN~I .input_async_reset = "none";
defparam \RUN~I .input_power_up = "low";
defparam \RUN~I .input_register_mode = "none";
defparam \RUN~I .input_sync_reset = "none";
defparam \RUN~I .oe_async_reset = "none";
defparam \RUN~I .oe_power_up = "low";
defparam \RUN~I .oe_register_mode = "none";
defparam \RUN~I .oe_sync_reset = "none";
defparam \RUN~I .operation_mode = "input";
defparam \RUN~I .output_async_reset = "none";
defparam \RUN~I .output_power_up = "low";
defparam \RUN~I .output_register_mode = "none";
defparam \RUN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y1_N2
cycloneii_lcell_comb \inst2|CLK (
// Equation(s):
// \inst2|CLK~combout  = (\RUN~combout  & (\inst2|CLK~0_combout )) # (!\RUN~combout  & ((\inst2|CLK~combout )))

	.dataa(vcc),
	.datab(\inst2|CLK~0_combout ),
	.datac(\RUN~combout ),
	.datad(\inst2|CLK~combout ),
	.cin(gnd),
	.combout(\inst2|CLK~combout ),
	.cout());
// synopsys translate_off
defparam \inst2|CLK .lut_mask = 16'hCFC0;
defparam \inst2|CLK .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneii_clkctrl \inst2|CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst2|CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst2|CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \inst2|CLK~clkctrl .clock_type = "global clock";
defparam \inst2|CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[5]));
// synopsys translate_off
defparam \INST_MEM_OUT[5]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[5]~I .input_power_up = "low";
defparam \INST_MEM_OUT[5]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[5]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[5]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[5]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[5]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[5]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[5]~I .operation_mode = "input";
defparam \INST_MEM_OUT[5]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[5]~I .output_power_up = "low";
defparam \INST_MEM_OUT[5]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
cycloneii_lcell_comb \inst3|RST~feeder (
// Equation(s):
// \inst3|RST~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|RST~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|RST~feeder .lut_mask = 16'hFFFF;
defparam \inst3|RST~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N7
cycloneii_lcell_ff \inst3|RST (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|RST~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|RST~regout ));

// Location: LCCOMB_X41_Y20_N8
cycloneii_lcell_comb \inst|inst7|Q~11 (
// Equation(s):
// \inst|inst7|Q~11_combout  = (\INST_MEM_OUT~combout [5] & \inst3|RST~regout )

	.dataa(vcc),
	.datab(\INST_MEM_OUT~combout [5]),
	.datac(vcc),
	.datad(\inst3|RST~regout ),
	.cin(gnd),
	.combout(\inst|inst7|Q~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~11 .lut_mask = 16'hCC00;
defparam \inst|inst7|Q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N16
cycloneii_lcell_comb \inst3|Count~7 (
// Equation(s):
// \inst3|Count~7_combout  = (\inst3|Count~4_combout  & (\inst3|Count [2] $ (((\inst3|Count [1] & \inst3|Count [0])))))

	.dataa(\inst3|Count~4_combout ),
	.datab(\inst3|Count [1]),
	.datac(\inst3|Count [2]),
	.datad(\inst3|Count [0]),
	.cin(gnd),
	.combout(\inst3|Count~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Count~7 .lut_mask = 16'h28A0;
defparam \inst3|Count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N17
cycloneii_lcell_ff \inst3|Count[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Count~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [2]));

// Location: LCCOMB_X43_Y23_N2
cycloneii_lcell_comb \inst3|Count[2]~2 (
// Equation(s):
// \inst3|Count[2]~2_combout  = (!\inst3|Count [3] & (!\inst3|Count [2] & (\inst3|Count [1] & !\inst3|Count [0])))

	.dataa(\inst3|Count [3]),
	.datab(\inst3|Count [2]),
	.datac(\inst3|Count [1]),
	.datad(\inst3|Count [0]),
	.cin(gnd),
	.combout(\inst3|Count[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Count[2]~2 .lut_mask = 16'h0010;
defparam \inst3|Count[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[12]));
// synopsys translate_off
defparam \INST_MEM_OUT[12]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[12]~I .input_power_up = "low";
defparam \INST_MEM_OUT[12]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[12]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[12]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[12]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[12]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[12]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[12]~I .operation_mode = "input";
defparam \INST_MEM_OUT[12]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[12]~I .output_power_up = "low";
defparam \INST_MEM_OUT[12]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N14
cycloneii_lcell_comb \inst|inst7|Q~4 (
// Equation(s):
// \inst|inst7|Q~4_combout  = (\inst3|RST~regout  & \INST_MEM_OUT~combout [12])

	.dataa(\inst3|RST~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\INST_MEM_OUT~combout [12]),
	.cin(gnd),
	.combout(\inst|inst7|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~4 .lut_mask = 16'hAA00;
defparam \inst|inst7|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N15
cycloneii_lcell_ff \inst|inst7|Q[12] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [12]));

// Location: LCCOMB_X43_Y20_N16
cycloneii_lcell_comb \inst|inst7|Q~0 (
// Equation(s):
// \inst|inst7|Q~0_combout  = (\INST_MEM_OUT~combout [15] & \inst3|RST~regout )

	.dataa(\INST_MEM_OUT~combout [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|RST~regout ),
	.cin(gnd),
	.combout(\inst|inst7|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~0 .lut_mask = 16'hAA00;
defparam \inst|inst7|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N17
cycloneii_lcell_ff \inst|inst7|Q[15] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [15]));

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[13]));
// synopsys translate_off
defparam \INST_MEM_OUT[13]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[13]~I .input_power_up = "low";
defparam \INST_MEM_OUT[13]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[13]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[13]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[13]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[13]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[13]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[13]~I .operation_mode = "input";
defparam \INST_MEM_OUT[13]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[13]~I .output_power_up = "low";
defparam \INST_MEM_OUT[13]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N28
cycloneii_lcell_comb \inst|inst7|Q~3 (
// Equation(s):
// \inst|inst7|Q~3_combout  = (\inst3|RST~regout  & \INST_MEM_OUT~combout [13])

	.dataa(\inst3|RST~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\INST_MEM_OUT~combout [13]),
	.cin(gnd),
	.combout(\inst|inst7|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~3 .lut_mask = 16'hAA00;
defparam \inst|inst7|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N29
cycloneii_lcell_ff \inst|inst7|Q[13] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [13]));

// Location: LCCOMB_X43_Y20_N4
cycloneii_lcell_comb \inst3|Equal1~0 (
// Equation(s):
// \inst3|Equal1~0_combout  = (!\inst|inst7|Q [14] & (\inst|inst7|Q [12] & (!\inst|inst7|Q [15] & !\inst|inst7|Q [13])))

	.dataa(\inst|inst7|Q [14]),
	.datab(\inst|inst7|Q [12]),
	.datac(\inst|inst7|Q [15]),
	.datad(\inst|inst7|Q [13]),
	.cin(gnd),
	.combout(\inst3|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Equal1~0 .lut_mask = 16'h0004;
defparam \inst3|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N8
cycloneii_lcell_comb \inst3|Count~3 (
// Equation(s):
// \inst3|Count~3_combout  = (\inst3|Selector11~0_combout  & (!\inst3|Count [0] & ((!\inst3|Equal1~0_combout ) # (!\inst3|Count[2]~2_combout ))))

	.dataa(\inst3|Selector11~0_combout ),
	.datab(\inst3|Count[2]~2_combout ),
	.datac(\inst3|Count [0]),
	.datad(\inst3|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst3|Count~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Count~3 .lut_mask = 16'h020A;
defparam \inst3|Count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N9
cycloneii_lcell_ff \inst3|Count[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Count~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [0]));

// Location: LCCOMB_X43_Y23_N14
cycloneii_lcell_comb \inst3|Count~5 (
// Equation(s):
// \inst3|Count~5_combout  = (\inst3|Count~4_combout  & (\inst3|Count [1] $ (\inst3|Count [0])))

	.dataa(\inst3|Count~4_combout ),
	.datab(vcc),
	.datac(\inst3|Count [1]),
	.datad(\inst3|Count [0]),
	.cin(gnd),
	.combout(\inst3|Count~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Count~5 .lut_mask = 16'h0AA0;
defparam \inst3|Count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N15
cycloneii_lcell_ff \inst3|Count[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Count~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [1]));

// Location: LCCOMB_X43_Y23_N10
cycloneii_lcell_comb \inst3|OAP[1]~4 (
// Equation(s):
// \inst3|OAP[1]~4_combout  = (\inst3|Count [1]) # (\inst3|Count [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|Count [1]),
	.datad(\inst3|Count [0]),
	.cin(gnd),
	.combout(\inst3|OAP[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|OAP[1]~4 .lut_mask = 16'hFFF0;
defparam \inst3|OAP[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N30
cycloneii_lcell_comb \inst3|OAP[1]~5 (
// Equation(s):
// \inst3|OAP[1]~5_combout  = (\inst3|Count [1] & \inst3|Count [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|Count [1]),
	.datad(\inst3|Count [0]),
	.cin(gnd),
	.combout(\inst3|OAP[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|OAP[1]~5 .lut_mask = 16'hF000;
defparam \inst3|OAP[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N28
cycloneii_lcell_comb \inst3|Selector11~1 (
// Equation(s):
// \inst3|Selector11~1_combout  = (\inst3|WideNor0~combout  & (!\inst3|Count[2]~2_combout )) # (!\inst3|WideNor0~combout  & ((\inst3|Selector11~0_combout )))

	.dataa(\inst3|WideNor0~combout ),
	.datab(\inst3|Count[2]~2_combout ),
	.datac(\inst3|Selector11~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector11~1 .lut_mask = 16'h7272;
defparam \inst3|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N29
cycloneii_lcell_ff \inst3|Avaible (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Selector11~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Avaible~regout ));

// Location: LCCOMB_X43_Y23_N20
cycloneii_lcell_comb \inst3|Selector11~0 (
// Equation(s):
// \inst3|Selector11~0_combout  = (\inst3|Avaible~regout  & ((\inst3|OAP[1]~4_combout ) # ((\inst3|Count [3]) # (!\inst3|Count [2]))))

	.dataa(\inst3|OAP[1]~4_combout ),
	.datab(\inst3|Avaible~regout ),
	.datac(\inst3|Count [3]),
	.datad(\inst3|Count [2]),
	.cin(gnd),
	.combout(\inst3|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector11~0 .lut_mask = 16'hC8CC;
defparam \inst3|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N12
cycloneii_lcell_comb \inst3|Count~4 (
// Equation(s):
// \inst3|Count~4_combout  = (\inst3|Selector11~0_combout  & ((!\inst3|Count[2]~2_combout ) # (!\inst3|Equal1~0_combout )))

	.dataa(\inst3|Equal1~0_combout ),
	.datab(\inst3|Count[2]~2_combout ),
	.datac(\inst3|Selector11~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst3|Count~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Count~4 .lut_mask = 16'h7070;
defparam \inst3|Count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N24
cycloneii_lcell_comb \inst3|Count~6 (
// Equation(s):
// \inst3|Count~6_combout  = (\inst3|Count~4_combout  & (\inst3|Count [3] $ (((\inst3|Count [2] & \inst3|OAP[1]~5_combout )))))

	.dataa(\inst3|Count [2]),
	.datab(\inst3|OAP[1]~5_combout ),
	.datac(\inst3|Count [3]),
	.datad(\inst3|Count~4_combout ),
	.cin(gnd),
	.combout(\inst3|Count~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Count~6 .lut_mask = 16'h7800;
defparam \inst3|Count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N25
cycloneii_lcell_ff \inst3|Count[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Count~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|Count [3]));

// Location: LCCOMB_X43_Y23_N22
cycloneii_lcell_comb \inst3|OAP[1]~6 (
// Equation(s):
// \inst3|OAP[1]~6_combout  = (\inst3|WideNor0~combout  & (!\inst3|Count [2] & (!\inst3|Count [3] & !\inst3|OAP[1]~5_combout )))

	.dataa(\inst3|WideNor0~combout ),
	.datab(\inst3|Count [2]),
	.datac(\inst3|Count [3]),
	.datad(\inst3|OAP[1]~5_combout ),
	.cin(gnd),
	.combout(\inst3|OAP[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|OAP[1]~6 .lut_mask = 16'h0002;
defparam \inst3|OAP[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N11
cycloneii_lcell_ff \inst3|A_SEL[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|OAP[1]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|OAP[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|A_SEL [1]));

// Location: LCCOMB_X44_Y21_N26
cycloneii_lcell_comb \inst|inst7|Q[13]~1 (
// Equation(s):
// \inst|inst7|Q[13]~1_combout  = (!\inst3|A_SEL [1]) # (!\inst3|RST~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(\inst3|A_SEL [1]),
	.cin(gnd),
	.combout(\inst|inst7|Q[13]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q[13]~1 .lut_mask = 16'h0FFF;
defparam \inst|inst7|Q[13]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N9
cycloneii_lcell_ff \inst|inst7|Q[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [5]));

// Location: LCCOMB_X44_Y21_N30
cycloneii_lcell_comb \inst3|Selector30~0 (
// Equation(s):
// \inst3|Selector30~0_combout  = (\inst|inst7|Q [1] & (!\inst3|Count [1] & !\inst3|Count [0]))

	.dataa(\inst|inst7|Q [1]),
	.datab(\inst3|Count [1]),
	.datac(vcc),
	.datad(\inst3|Count [0]),
	.cin(gnd),
	.combout(\inst3|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector30~0 .lut_mask = 16'h0022;
defparam \inst3|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N31
cycloneii_lcell_ff \inst3|OAP[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Selector30~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|OAP[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|OAP [1]));

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[10]));
// synopsys translate_off
defparam \INST_MEM_OUT[10]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[10]~I .input_power_up = "low";
defparam \INST_MEM_OUT[10]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[10]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[10]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[10]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[10]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[10]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[10]~I .operation_mode = "input";
defparam \INST_MEM_OUT[10]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[10]~I .output_power_up = "low";
defparam \INST_MEM_OUT[10]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N0
cycloneii_lcell_comb \inst|inst7|Q~6 (
// Equation(s):
// \inst|inst7|Q~6_combout  = (\inst3|RST~regout  & \INST_MEM_OUT~combout [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(\INST_MEM_OUT~combout [10]),
	.cin(gnd),
	.combout(\inst|inst7|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~6 .lut_mask = 16'hF000;
defparam \inst|inst7|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N1
cycloneii_lcell_ff \inst|inst7|Q[10] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [10]));

// Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[11]));
// synopsys translate_off
defparam \INST_MEM_OUT[11]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[11]~I .input_power_up = "low";
defparam \INST_MEM_OUT[11]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[11]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[11]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[11]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[11]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[11]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[11]~I .operation_mode = "input";
defparam \INST_MEM_OUT[11]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[11]~I .output_power_up = "low";
defparam \INST_MEM_OUT[11]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N24
cycloneii_lcell_comb \inst|inst7|Q~5 (
// Equation(s):
// \inst|inst7|Q~5_combout  = (\inst3|RST~regout  & \INST_MEM_OUT~combout [11])

	.dataa(\inst3|RST~regout ),
	.datab(vcc),
	.datac(\INST_MEM_OUT~combout [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst7|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~5 .lut_mask = 16'hA0A0;
defparam \inst|inst7|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N25
cycloneii_lcell_ff \inst|inst7|Q[11] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [11]));

// Location: LCCOMB_X39_Y21_N2
cycloneii_lcell_comb \inst|RF|Decoder0~5 (
// Equation(s):
// \inst|RF|Decoder0~5_combout  = (!\inst|inst7|Q [9] & (!\inst|inst7|Q [10] & \inst|inst7|Q [11]))

	.dataa(\inst|inst7|Q [9]),
	.datab(vcc),
	.datac(\inst|inst7|Q [10]),
	.datad(\inst|inst7|Q [11]),
	.cin(gnd),
	.combout(\inst|RF|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Decoder0~5 .lut_mask = 16'h0500;
defparam \inst|RF|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N5
cycloneii_lcell_ff \inst3|D_SEL[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst3|Count [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst3|OAP[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|D_SEL [0]));

// Location: LCCOMB_X40_Y23_N10
cycloneii_lcell_comb \inst|RF|reg4~33 (
// Equation(s):
// \inst|RF|reg4~33_combout  = (\inst|REG_A|Q [7] & (\inst|RF|Decoder0~5_combout  & \inst3|D_SEL [0]))

	.dataa(\inst|REG_A|Q [7]),
	.datab(\inst|RF|Decoder0~5_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg4~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~33 .lut_mask = 16'h8080;
defparam \inst|RF|reg4~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N28
cycloneii_lcell_comb \inst|RF|reg4[1]~32 (
// Equation(s):
// \inst|RF|reg4[1]~32_combout  = ((\inst|RF|Decoder0~5_combout  & \inst3|D_SEL [0])) # (!\inst3|RST~regout )

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~5_combout ),
	.datac(\inst3|RST~regout ),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg4[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4[1]~32 .lut_mask = 16'hCF0F;
defparam \inst|RF|reg4[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N11
cycloneii_lcell_ff \inst|RF|reg4[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [7]));

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[8]));
// synopsys translate_off
defparam \INST_MEM_OUT[8]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[8]~I .input_power_up = "low";
defparam \INST_MEM_OUT[8]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[8]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[8]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[8]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[8]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[8]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[8]~I .operation_mode = "input";
defparam \INST_MEM_OUT[8]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[8]~I .output_power_up = "low";
defparam \INST_MEM_OUT[8]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
cycloneii_lcell_comb \inst|inst7|Q~8 (
// Equation(s):
// \inst|inst7|Q~8_combout  = (\INST_MEM_OUT~combout [8] & \inst3|RST~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INST_MEM_OUT~combout [8]),
	.datad(\inst3|RST~regout ),
	.cin(gnd),
	.combout(\inst|inst7|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~8 .lut_mask = 16'hF000;
defparam \inst|inst7|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N27
cycloneii_lcell_ff \inst|inst7|Q[8] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [8]));

// Location: LCCOMB_X40_Y21_N24
cycloneii_lcell_comb \inst|RF|reg0~33 (
// Equation(s):
// \inst|RF|reg0~33_combout  = (\inst|RF|Decoder0~6_combout  & (\inst|REG_A|Q [7] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~6_combout ),
	.datab(vcc),
	.datac(\inst|REG_A|Q [7]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg0~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~33 .lut_mask = 16'hA000;
defparam \inst|RF|reg0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N4
cycloneii_lcell_comb \inst|RF|reg0[7]~32 (
// Equation(s):
// \inst|RF|reg0[7]~32_combout  = ((\inst|RF|Decoder0~6_combout  & \inst3|D_SEL [0])) # (!\inst3|RST~regout )

	.dataa(\inst|RF|Decoder0~6_combout ),
	.datab(\inst3|D_SEL [0]),
	.datac(vcc),
	.datad(\inst3|RST~regout ),
	.cin(gnd),
	.combout(\inst|RF|reg0[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0[7]~32 .lut_mask = 16'h88FF;
defparam \inst|RF|reg0[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N25
cycloneii_lcell_ff \inst|RF|reg0[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [7]));

// Location: LCCOMB_X41_Y21_N4
cycloneii_lcell_comb \inst|RF|Read_DataA[7]~2 (
// Equation(s):
// \inst|RF|Read_DataA[7]~2_combout  = (\inst|inst7|Q [7] & (((\inst|inst7|Q [8])))) # (!\inst|inst7|Q [7] & ((\inst|inst7|Q [8] & (\inst|RF|reg4 [7])) # (!\inst|inst7|Q [8] & ((\inst|RF|reg0 [7])))))

	.dataa(\inst|inst7|Q [7]),
	.datab(\inst|RF|reg4 [7]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|reg0 [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[7]~2 .lut_mask = 16'hE5E0;
defparam \inst|RF|Read_DataA[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N30
cycloneii_lcell_comb \inst|RF|Decoder0~4 (
// Equation(s):
// \inst|RF|Decoder0~4_combout  = (!\inst|inst7|Q [9] & (\inst|inst7|Q [10] & !\inst|inst7|Q [11]))

	.dataa(\inst|inst7|Q [9]),
	.datab(vcc),
	.datac(\inst|inst7|Q [10]),
	.datad(\inst|inst7|Q [11]),
	.cin(gnd),
	.combout(\inst|RF|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Decoder0~4 .lut_mask = 16'h0050;
defparam \inst|RF|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N0
cycloneii_lcell_comb \inst|RF|reg2~33 (
// Equation(s):
// \inst|RF|reg2~33_combout  = (\inst|REG_A|Q [7] & (\inst|RF|Decoder0~4_combout  & \inst3|D_SEL [0]))

	.dataa(vcc),
	.datab(\inst|REG_A|Q [7]),
	.datac(\inst|RF|Decoder0~4_combout ),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg2~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~33 .lut_mask = 16'hC000;
defparam \inst|RF|reg2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N8
cycloneii_lcell_comb \inst|RF|reg2[2]~32 (
// Equation(s):
// \inst|RF|reg2[2]~32_combout  = ((\inst|RF|Decoder0~4_combout  & \inst3|D_SEL [0])) # (!\inst3|RST~regout )

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~4_combout ),
	.datac(\inst3|RST~regout ),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg2[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2[2]~32 .lut_mask = 16'hCF0F;
defparam \inst|RF|reg2[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N1
cycloneii_lcell_ff \inst|RF|reg2[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [7]));

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[7]));
// synopsys translate_off
defparam \INST_MEM_OUT[7]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[7]~I .input_power_up = "low";
defparam \INST_MEM_OUT[7]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[7]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[7]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[7]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[7]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[7]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[7]~I .operation_mode = "input";
defparam \INST_MEM_OUT[7]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[7]~I .output_power_up = "low";
defparam \INST_MEM_OUT[7]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
cycloneii_lcell_comb \inst|inst7|Q~9 (
// Equation(s):
// \inst|inst7|Q~9_combout  = (\INST_MEM_OUT~combout [7] & \inst3|RST~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INST_MEM_OUT~combout [7]),
	.datad(\inst3|RST~regout ),
	.cin(gnd),
	.combout(\inst|inst7|Q~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~9 .lut_mask = 16'hF000;
defparam \inst|inst7|Q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N5
cycloneii_lcell_ff \inst|inst7|Q[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [7]));

// Location: LCCOMB_X41_Y21_N30
cycloneii_lcell_comb \inst|RF|Read_DataA[7]~3 (
// Equation(s):
// \inst|RF|Read_DataA[7]~3_combout  = (\inst|RF|Read_DataA[7]~2_combout  & ((\inst|RF|reg6 [7]) # ((!\inst|inst7|Q [7])))) # (!\inst|RF|Read_DataA[7]~2_combout  & (((\inst|RF|reg2 [7] & \inst|inst7|Q [7]))))

	.dataa(\inst|RF|reg6 [7]),
	.datab(\inst|RF|Read_DataA[7]~2_combout ),
	.datac(\inst|RF|reg2 [7]),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[7]~3 .lut_mask = 16'hB8CC;
defparam \inst|RF|Read_DataA[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[6]));
// synopsys translate_off
defparam \INST_MEM_OUT[6]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[6]~I .input_power_up = "low";
defparam \INST_MEM_OUT[6]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[6]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[6]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[6]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[6]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[6]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[6]~I .operation_mode = "input";
defparam \INST_MEM_OUT[6]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[6]~I .output_power_up = "low";
defparam \INST_MEM_OUT[6]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
cycloneii_lcell_comb \inst|inst7|Q~10 (
// Equation(s):
// \inst|inst7|Q~10_combout  = (\INST_MEM_OUT~combout [6] & \inst3|RST~regout )

	.dataa(vcc),
	.datab(\INST_MEM_OUT~combout [6]),
	.datac(vcc),
	.datad(\inst3|RST~regout ),
	.cin(gnd),
	.combout(\inst|inst7|Q~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~10 .lut_mask = 16'hCC00;
defparam \inst|inst7|Q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N23
cycloneii_lcell_ff \inst|inst7|Q[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [6]));

// Location: LCCOMB_X41_Y20_N16
cycloneii_lcell_comb \inst|inst7|Q~7 (
// Equation(s):
// \inst|inst7|Q~7_combout  = (\INST_MEM_OUT~combout [9] & \inst3|RST~regout )

	.dataa(\INST_MEM_OUT~combout [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst3|RST~regout ),
	.cin(gnd),
	.combout(\inst|inst7|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~7 .lut_mask = 16'hAA00;
defparam \inst|inst7|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N17
cycloneii_lcell_ff \inst|inst7|Q[9] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [9]));

// Location: LCCOMB_X41_Y22_N2
cycloneii_lcell_comb \inst|RF|Decoder0~2 (
// Equation(s):
// \inst|RF|Decoder0~2_combout  = (!\inst|inst7|Q [11] & (\inst|inst7|Q [9] & !\inst|inst7|Q [10]))

	.dataa(vcc),
	.datab(\inst|inst7|Q [11]),
	.datac(\inst|inst7|Q [9]),
	.datad(\inst|inst7|Q [10]),
	.cin(gnd),
	.combout(\inst|RF|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Decoder0~2 .lut_mask = 16'h0030;
defparam \inst|RF|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N8
cycloneii_lcell_comb \inst|RF|reg1~33 (
// Equation(s):
// \inst|RF|reg1~33_combout  = (\inst3|D_SEL [0] & (\inst|REG_A|Q [7] & \inst|RF|Decoder0~2_combout ))

	.dataa(\inst3|D_SEL [0]),
	.datab(\inst|REG_A|Q [7]),
	.datac(vcc),
	.datad(\inst|RF|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg1~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~33 .lut_mask = 16'h8800;
defparam \inst|RF|reg1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N4
cycloneii_lcell_comb \inst|RF|reg1[4]~32 (
// Equation(s):
// \inst|RF|reg1[4]~32_combout  = ((\inst|RF|Decoder0~2_combout  & \inst3|D_SEL [0])) # (!\inst3|RST~regout )

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~2_combout ),
	.datac(\inst3|RST~regout ),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg1[4]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1[4]~32 .lut_mask = 16'hCF0F;
defparam \inst|RF|reg1[4]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N9
cycloneii_lcell_ff \inst|RF|reg1[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [7]));

// Location: LCCOMB_X41_Y21_N0
cycloneii_lcell_comb \inst|RF|Read_DataA[7]~0 (
// Equation(s):
// \inst|RF|Read_DataA[7]~0_combout  = (\inst|inst7|Q [8] & (((\inst|inst7|Q [7])))) # (!\inst|inst7|Q [8] & ((\inst|inst7|Q [7] & (\inst|RF|reg3 [7])) # (!\inst|inst7|Q [7] & ((\inst|RF|reg1 [7])))))

	.dataa(\inst|RF|reg3 [7]),
	.datab(\inst|RF|reg1 [7]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[7]~0 .lut_mask = 16'hFA0C;
defparam \inst|RF|Read_DataA[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N26
cycloneii_lcell_comb \inst|RF|Decoder0~0 (
// Equation(s):
// \inst|RF|Decoder0~0_combout  = (\inst|inst7|Q [9] & (!\inst|inst7|Q [10] & \inst|inst7|Q [11]))

	.dataa(\inst|inst7|Q [9]),
	.datab(vcc),
	.datac(\inst|inst7|Q [10]),
	.datad(\inst|inst7|Q [11]),
	.cin(gnd),
	.combout(\inst|RF|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Decoder0~0 .lut_mask = 16'h0A00;
defparam \inst|RF|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N0
cycloneii_lcell_comb \inst|RF|reg5~33 (
// Equation(s):
// \inst|RF|reg5~33_combout  = (\inst|REG_A|Q [7] & (\inst3|D_SEL [0] & \inst|RF|Decoder0~0_combout ))

	.dataa(\inst|REG_A|Q [7]),
	.datab(\inst3|D_SEL [0]),
	.datac(\inst|RF|Decoder0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg5~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~33 .lut_mask = 16'h8080;
defparam \inst|RF|reg5~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N22
cycloneii_lcell_comb \inst|RF|reg5[7]~32 (
// Equation(s):
// \inst|RF|reg5[7]~32_combout  = ((\inst3|D_SEL [0] & \inst|RF|Decoder0~0_combout )) # (!\inst3|RST~regout )

	.dataa(vcc),
	.datab(\inst3|RST~regout ),
	.datac(\inst3|D_SEL [0]),
	.datad(\inst|RF|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg5[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5[7]~32 .lut_mask = 16'hF333;
defparam \inst|RF|reg5[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N1
cycloneii_lcell_ff \inst|RF|reg5[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [7]));

// Location: LCCOMB_X41_Y22_N26
cycloneii_lcell_comb \inst|RF|reg7~33 (
// Equation(s):
// \inst|RF|reg7~33_combout  = (\inst|RF|Decoder0~3_combout  & (\inst|REG_A|Q [7] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~3_combout ),
	.datab(\inst|REG_A|Q [7]),
	.datac(vcc),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg7~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~33 .lut_mask = 16'h8800;
defparam \inst|RF|reg7~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N14
cycloneii_lcell_comb \inst|RF|reg7[7]~32 (
// Equation(s):
// \inst|RF|reg7[7]~32_combout  = ((\inst|RF|Decoder0~3_combout  & \inst3|D_SEL [0])) # (!\inst3|RST~regout )

	.dataa(\inst|RF|Decoder0~3_combout ),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg7[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7[7]~32 .lut_mask = 16'hAF0F;
defparam \inst|RF|reg7[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N27
cycloneii_lcell_ff \inst|RF|reg7[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [7]));

// Location: LCCOMB_X41_Y21_N10
cycloneii_lcell_comb \inst|RF|Read_DataA[7]~1 (
// Equation(s):
// \inst|RF|Read_DataA[7]~1_combout  = (\inst|inst7|Q [8] & ((\inst|RF|Read_DataA[7]~0_combout  & ((\inst|RF|reg7 [7]))) # (!\inst|RF|Read_DataA[7]~0_combout  & (\inst|RF|reg5 [7])))) # (!\inst|inst7|Q [8] & (\inst|RF|Read_DataA[7]~0_combout ))

	.dataa(\inst|inst7|Q [8]),
	.datab(\inst|RF|Read_DataA[7]~0_combout ),
	.datac(\inst|RF|reg5 [7]),
	.datad(\inst|RF|reg7 [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[7]~1 .lut_mask = 16'hEC64;
defparam \inst|RF|Read_DataA[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
cycloneii_lcell_comb \inst|RF|Read_DataA[7]~4 (
// Equation(s):
// \inst|RF|Read_DataA[7]~4_combout  = (\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[7]~1_combout ))) # (!\inst|inst7|Q [6] & (\inst|RF|Read_DataA[7]~3_combout ))

	.dataa(vcc),
	.datab(\inst|RF|Read_DataA[7]~3_combout ),
	.datac(\inst|inst7|Q [6]),
	.datad(\inst|RF|Read_DataA[7]~1_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[7]~4 .lut_mask = 16'hFC0C;
defparam \inst|RF|Read_DataA[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N0
cycloneii_lcell_comb \inst|ALU|Mux8~5 (
// Equation(s):
// \inst|ALU|Mux8~5_combout  = (\inst3|A_SEL [1] & ((\inst|RF|Read_DataA[7]~4_combout ) # ((\inst|inst7|Q [5] & \inst3|OAP [1]))))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|inst7|Q [5]),
	.datac(\inst3|OAP [1]),
	.datad(\inst|RF|Read_DataA[7]~4_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux8~5 .lut_mask = 16'hAA80;
defparam \inst|ALU|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[0]));
// synopsys translate_off
defparam \INST_MEM_OUT[0]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[0]~I .input_power_up = "low";
defparam \INST_MEM_OUT[0]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[0]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[0]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[0]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[0]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[0]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[0]~I .operation_mode = "input";
defparam \INST_MEM_OUT[0]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[0]~I .output_power_up = "low";
defparam \INST_MEM_OUT[0]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N28
cycloneii_lcell_comb \inst|inst7|Q~16 (
// Equation(s):
// \inst|inst7|Q~16_combout  = (\inst3|RST~regout  & \INST_MEM_OUT~combout [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(\INST_MEM_OUT~combout [0]),
	.cin(gnd),
	.combout(\inst|inst7|Q~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~16 .lut_mask = 16'hF000;
defparam \inst|inst7|Q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N29
cycloneii_lcell_ff \inst|inst7|Q[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [0]));

// Location: LCCOMB_X44_Y21_N24
cycloneii_lcell_comb \inst3|Selector31~0 (
// Equation(s):
// \inst3|Selector31~0_combout  = (!\inst3|Count [0] & (\inst|inst7|Q [0] & !\inst3|Count [1]))

	.dataa(vcc),
	.datab(\inst3|Count [0]),
	.datac(\inst|inst7|Q [0]),
	.datad(\inst3|Count [1]),
	.cin(gnd),
	.combout(\inst3|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector31~0 .lut_mask = 16'h0030;
defparam \inst3|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N25
cycloneii_lcell_ff \inst3|OAP[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Selector31~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|OAP[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|OAP [0]));

// Location: LCCOMB_X43_Y21_N28
cycloneii_lcell_comb \inst|ALU|Mux8~8 (
// Equation(s):
// \inst|ALU|Mux8~8_combout  = (\inst3|OAP [1] & ((\inst3|OAP [0] & ((\inst|ALU|Mux8~5_combout ))) # (!\inst3|OAP [0] & (\inst|ALU|Mux8~7_combout )))) # (!\inst3|OAP [1] & (\inst|ALU|Mux8~7_combout  $ ((\inst|ALU|Mux8~5_combout ))))

	.dataa(\inst|ALU|Mux8~7_combout ),
	.datab(\inst|ALU|Mux8~5_combout ),
	.datac(\inst3|OAP [1]),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux8~8 .lut_mask = 16'hC6A6;
defparam \inst|ALU|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[2]));
// synopsys translate_off
defparam \INST_MEM_OUT[2]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[2]~I .input_power_up = "low";
defparam \INST_MEM_OUT[2]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[2]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[2]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[2]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[2]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[2]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[2]~I .operation_mode = "input";
defparam \INST_MEM_OUT[2]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[2]~I .output_power_up = "low";
defparam \INST_MEM_OUT[2]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N26
cycloneii_lcell_comb \inst|inst7|Q~14 (
// Equation(s):
// \inst|inst7|Q~14_combout  = (\inst3|RST~regout  & \INST_MEM_OUT~combout [2])

	.dataa(\inst3|RST~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\INST_MEM_OUT~combout [2]),
	.cin(gnd),
	.combout(\inst|inst7|Q~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~14 .lut_mask = 16'hAA00;
defparam \inst|inst7|Q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N27
cycloneii_lcell_ff \inst|inst7|Q[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [2]));

// Location: LCCOMB_X43_Y20_N6
cycloneii_lcell_comb \inst3|WideNor0 (
// Equation(s):
// \inst3|WideNor0~combout  = (!\inst|inst7|Q [14] & (!\inst|inst7|Q [15] & (\inst|inst7|Q [12] $ (\inst|inst7|Q [13]))))

	.dataa(\inst|inst7|Q [14]),
	.datab(\inst|inst7|Q [12]),
	.datac(\inst|inst7|Q [15]),
	.datad(\inst|inst7|Q [13]),
	.cin(gnd),
	.combout(\inst3|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \inst3|WideNor0 .lut_mask = 16'h0104;
defparam \inst3|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N18
cycloneii_lcell_comb \inst3|OAP[2]~0 (
// Equation(s):
// \inst3|OAP[2]~0_combout  = (\inst3|Equal1~0_combout  & ((\inst3|Count [2]) # ((\inst3|Count [3])))) # (!\inst3|Equal1~0_combout  & (!\inst3|Count [2] & (!\inst3|Count [3] & \inst3|WideNor0~combout )))

	.dataa(\inst3|Equal1~0_combout ),
	.datab(\inst3|Count [2]),
	.datac(\inst3|Count [3]),
	.datad(\inst3|WideNor0~combout ),
	.cin(gnd),
	.combout(\inst3|OAP[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|OAP[2]~0 .lut_mask = 16'hA9A8;
defparam \inst3|OAP[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N0
cycloneii_lcell_comb \inst3|OAP[2]~1 (
// Equation(s):
// \inst3|OAP[2]~1_combout  = (!\inst3|Count [1] & ((\inst3|Equal1~0_combout  & (!\inst3|OAP[2]~0_combout  & !\inst3|Count [0])) # (!\inst3|Equal1~0_combout  & (\inst3|OAP[2]~0_combout ))))

	.dataa(\inst3|Equal1~0_combout ),
	.datab(\inst3|OAP[2]~0_combout ),
	.datac(\inst3|Count [1]),
	.datad(\inst3|Count [0]),
	.cin(gnd),
	.combout(\inst3|OAP[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|OAP[2]~1 .lut_mask = 16'h0406;
defparam \inst3|OAP[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N18
cycloneii_lcell_comb \inst3|OAP[2]~3 (
// Equation(s):
// \inst3|OAP[2]~3_combout  = (\inst3|OAP[2]~2_combout  & (((\inst3|OAP[2]~1_combout )))) # (!\inst3|OAP[2]~2_combout  & ((\inst3|OAP[2]~1_combout  & (\inst|inst7|Q [2])) # (!\inst3|OAP[2]~1_combout  & ((\inst3|OAP [2])))))

	.dataa(\inst3|OAP[2]~2_combout ),
	.datab(\inst|inst7|Q [2]),
	.datac(\inst3|OAP [2]),
	.datad(\inst3|OAP[2]~1_combout ),
	.cin(gnd),
	.combout(\inst3|OAP[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|OAP[2]~3 .lut_mask = 16'hEE50;
defparam \inst3|OAP[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N19
cycloneii_lcell_ff \inst3|OAP[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|OAP[2]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|OAP [2]));

// Location: LCCOMB_X42_Y20_N0
cycloneii_lcell_comb \inst|REG_A|Q~0 (
// Equation(s):
// \inst|REG_A|Q~0_combout  = (\inst3|RST~regout  & ((\inst|ALU|Mux8~4_combout ) # ((\inst|ALU|Mux8~8_combout  & !\inst3|OAP [2]))))

	.dataa(\inst|ALU|Mux8~4_combout ),
	.datab(\inst|ALU|Mux8~8_combout ),
	.datac(\inst3|RST~regout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|REG_A|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~0 .lut_mask = 16'hA0E0;
defparam \inst|REG_A|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N26
cycloneii_lcell_comb \inst3|Selector21~0 (
// Equation(s):
// \inst3|Selector21~0_combout  = (!\inst3|Count [1] & \inst3|Count [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|Count [1]),
	.datad(\inst3|Count [0]),
	.cin(gnd),
	.combout(\inst3|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst3|Selector21~0 .lut_mask = 16'h0F00;
defparam \inst3|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y23_N27
cycloneii_lcell_ff \inst3|LDA (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst3|Selector21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst3|OAP[1]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst3|LDA~regout ));

// Location: LCCOMB_X44_Y22_N6
cycloneii_lcell_comb \inst|REG_A|Q[7]~1 (
// Equation(s):
// \inst|REG_A|Q[7]~1_combout  = (\inst3|LDA~regout ) # (!\inst3|RST~regout )

	.dataa(vcc),
	.datab(\inst3|RST~regout ),
	.datac(\inst3|LDA~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|REG_A|Q[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q[7]~1 .lut_mask = 16'hF3F3;
defparam \inst|REG_A|Q[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N1
cycloneii_lcell_ff \inst|REG_A|Q[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [7]));

// Location: LCCOMB_X40_Y23_N20
cycloneii_lcell_comb \inst|RF|reg5~34 (
// Equation(s):
// \inst|RF|reg5~34_combout  = (\inst|REG_A|Q [6] & (\inst3|D_SEL [0] & \inst|RF|Decoder0~0_combout ))

	.dataa(\inst|REG_A|Q [6]),
	.datab(\inst3|D_SEL [0]),
	.datac(\inst|RF|Decoder0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg5~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~34 .lut_mask = 16'h8080;
defparam \inst|RF|reg5~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N21
cycloneii_lcell_ff \inst|RF|reg5[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [6]));

// Location: LCCOMB_X40_Y22_N28
cycloneii_lcell_comb \inst|RF|Decoder0~1 (
// Equation(s):
// \inst|RF|Decoder0~1_combout  = (!\inst|inst7|Q [11] & (\inst|inst7|Q [9] & \inst|inst7|Q [10]))

	.dataa(\inst|inst7|Q [11]),
	.datab(vcc),
	.datac(\inst|inst7|Q [9]),
	.datad(\inst|inst7|Q [10]),
	.cin(gnd),
	.combout(\inst|RF|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Decoder0~1 .lut_mask = 16'h5000;
defparam \inst|RF|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneii_lcell_comb \inst|RF|reg3~34 (
// Equation(s):
// \inst|RF|reg3~34_combout  = (\inst|RF|Decoder0~1_combout  & (\inst3|D_SEL [0] & \inst|REG_A|Q [6]))

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~1_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(\inst|REG_A|Q [6]),
	.cin(gnd),
	.combout(\inst|RF|reg3~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~34 .lut_mask = 16'hC000;
defparam \inst|RF|reg3~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneii_lcell_comb \inst|RF|reg3[7]~32 (
// Equation(s):
// \inst|RF|reg3[7]~32_combout  = ((\inst3|D_SEL [0] & \inst|RF|Decoder0~1_combout )) # (!\inst3|RST~regout )

	.dataa(\inst3|D_SEL [0]),
	.datab(\inst|RF|Decoder0~1_combout ),
	.datac(vcc),
	.datad(\inst3|RST~regout ),
	.cin(gnd),
	.combout(\inst|RF|reg3[7]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3[7]~32 .lut_mask = 16'h88FF;
defparam \inst|RF|reg3[7]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N3
cycloneii_lcell_ff \inst|RF|reg3[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [6]));

// Location: LCCOMB_X41_Y22_N12
cycloneii_lcell_comb \inst|RF|reg1~34 (
// Equation(s):
// \inst|RF|reg1~34_combout  = (\inst|RF|Decoder0~2_combout  & (\inst|REG_A|Q [6] & \inst3|D_SEL [0]))

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~2_combout ),
	.datac(\inst|REG_A|Q [6]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg1~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~34 .lut_mask = 16'hC000;
defparam \inst|RF|reg1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N13
cycloneii_lcell_ff \inst|RF|reg1[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [6]));

// Location: LCCOMB_X41_Y20_N30
cycloneii_lcell_comb \inst|RF|Read_DataA[6]~5 (
// Equation(s):
// \inst|RF|Read_DataA[6]~5_combout  = (\inst|inst7|Q [7] & ((\inst|inst7|Q [8]) # ((\inst|RF|reg3 [6])))) # (!\inst|inst7|Q [7] & (!\inst|inst7|Q [8] & ((\inst|RF|reg1 [6]))))

	.dataa(\inst|inst7|Q [7]),
	.datab(\inst|inst7|Q [8]),
	.datac(\inst|RF|reg3 [6]),
	.datad(\inst|RF|reg1 [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[6]~5 .lut_mask = 16'hB9A8;
defparam \inst|RF|Read_DataA[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N6
cycloneii_lcell_comb \inst|RF|reg7~34 (
// Equation(s):
// \inst|RF|reg7~34_combout  = (\inst|RF|Decoder0~3_combout  & (\inst|REG_A|Q [6] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~3_combout ),
	.datab(vcc),
	.datac(\inst|REG_A|Q [6]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg7~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~34 .lut_mask = 16'hA000;
defparam \inst|RF|reg7~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N7
cycloneii_lcell_ff \inst|RF|reg7[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [6]));

// Location: LCCOMB_X41_Y20_N0
cycloneii_lcell_comb \inst|RF|Read_DataA[6]~6 (
// Equation(s):
// \inst|RF|Read_DataA[6]~6_combout  = (\inst|inst7|Q [8] & ((\inst|RF|Read_DataA[6]~5_combout  & ((\inst|RF|reg7 [6]))) # (!\inst|RF|Read_DataA[6]~5_combout  & (\inst|RF|reg5 [6])))) # (!\inst|inst7|Q [8] & (((\inst|RF|Read_DataA[6]~5_combout ))))

	.dataa(\inst|inst7|Q [8]),
	.datab(\inst|RF|reg5 [6]),
	.datac(\inst|RF|Read_DataA[6]~5_combout ),
	.datad(\inst|RF|reg7 [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[6]~6 .lut_mask = 16'hF858;
defparam \inst|RF|Read_DataA[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cycloneii_lcell_comb \inst|RF|reg4~34 (
// Equation(s):
// \inst|RF|reg4~34_combout  = (\inst|REG_A|Q [6] & (\inst|RF|Decoder0~5_combout  & \inst3|D_SEL [0]))

	.dataa(\inst|REG_A|Q [6]),
	.datab(\inst|RF|Decoder0~5_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg4~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~34 .lut_mask = 16'h8080;
defparam \inst|RF|reg4~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N31
cycloneii_lcell_ff \inst|RF|reg4[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [6]));

// Location: LCCOMB_X41_Y21_N18
cycloneii_lcell_comb \inst|RF|Read_DataA[6]~7 (
// Equation(s):
// \inst|RF|Read_DataA[6]~7_combout  = (\inst|inst7|Q [8] & (((\inst|RF|reg4 [6]) # (\inst|inst7|Q [7])))) # (!\inst|inst7|Q [8] & (\inst|RF|reg0 [6] & ((!\inst|inst7|Q [7]))))

	.dataa(\inst|RF|reg0 [6]),
	.datab(\inst|RF|reg4 [6]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[6]~7 .lut_mask = 16'hF0CA;
defparam \inst|RF|Read_DataA[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N10
cycloneii_lcell_comb \inst|RF|reg2~34 (
// Equation(s):
// \inst|RF|reg2~34_combout  = (\inst|REG_A|Q [6] & (\inst|RF|Decoder0~4_combout  & \inst3|D_SEL [0]))

	.dataa(vcc),
	.datab(\inst|REG_A|Q [6]),
	.datac(\inst|RF|Decoder0~4_combout ),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg2~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~34 .lut_mask = 16'hC000;
defparam \inst|RF|reg2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N11
cycloneii_lcell_ff \inst|RF|reg2[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [6]));

// Location: LCCOMB_X40_Y21_N22
cycloneii_lcell_comb \inst|RF|reg6~34 (
// Equation(s):
// \inst|RF|reg6~34_combout  = (\inst|RF|Decoder0~7_combout  & (\inst|REG_A|Q [6] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~7_combout ),
	.datab(vcc),
	.datac(\inst|REG_A|Q [6]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg6~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~34 .lut_mask = 16'hA000;
defparam \inst|RF|reg6~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N30
cycloneii_lcell_comb \inst|RF|reg6[5]~32 (
// Equation(s):
// \inst|RF|reg6[5]~32_combout  = ((\inst|RF|Decoder0~7_combout  & \inst3|D_SEL [0])) # (!\inst3|RST~regout )

	.dataa(\inst|RF|Decoder0~7_combout ),
	.datab(\inst3|D_SEL [0]),
	.datac(vcc),
	.datad(\inst3|RST~regout ),
	.cin(gnd),
	.combout(\inst|RF|reg6[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6[5]~32 .lut_mask = 16'h88FF;
defparam \inst|RF|reg6[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N23
cycloneii_lcell_ff \inst|RF|reg6[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [6]));

// Location: LCCOMB_X41_Y21_N12
cycloneii_lcell_comb \inst|RF|Read_DataA[6]~8 (
// Equation(s):
// \inst|RF|Read_DataA[6]~8_combout  = (\inst|inst7|Q [7] & ((\inst|RF|Read_DataA[6]~7_combout  & ((\inst|RF|reg6 [6]))) # (!\inst|RF|Read_DataA[6]~7_combout  & (\inst|RF|reg2 [6])))) # (!\inst|inst7|Q [7] & (\inst|RF|Read_DataA[6]~7_combout ))

	.dataa(\inst|inst7|Q [7]),
	.datab(\inst|RF|Read_DataA[6]~7_combout ),
	.datac(\inst|RF|reg2 [6]),
	.datad(\inst|RF|reg6 [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[6]~8 .lut_mask = 16'hEC64;
defparam \inst|RF|Read_DataA[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
cycloneii_lcell_comb \inst|RF|Read_DataA[6]~9 (
// Equation(s):
// \inst|RF|Read_DataA[6]~9_combout  = (\inst|inst7|Q [6] & (\inst|RF|Read_DataA[6]~6_combout )) # (!\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[6]~8_combout )))

	.dataa(vcc),
	.datab(\inst|RF|Read_DataA[6]~6_combout ),
	.datac(\inst|inst7|Q [6]),
	.datad(\inst|RF|Read_DataA[6]~8_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[6]~9 .lut_mask = 16'hCFC0;
defparam \inst|RF|Read_DataA[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N30
cycloneii_lcell_comb \inst|ALU|Mux9~4 (
// Equation(s):
// \inst|ALU|Mux9~4_combout  = (\inst3|A_SEL [1] & ((\inst|RF|Read_DataA[6]~9_combout ) # ((\inst|inst7|Q [5] & \inst3|OAP [1]))))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|inst7|Q [5]),
	.datac(\inst3|OAP [1]),
	.datad(\inst|RF|Read_DataA[6]~9_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux9~4 .lut_mask = 16'hAA80;
defparam \inst|ALU|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N26
cycloneii_lcell_comb \inst|ALU|Mux9~7 (
// Equation(s):
// \inst|ALU|Mux9~7_combout  = (\inst3|OAP [1] & ((\inst3|OAP [0] & ((\inst|ALU|Mux9~4_combout ))) # (!\inst3|OAP [0] & (\inst|ALU|Mux9~6_combout )))) # (!\inst3|OAP [1] & (\inst|ALU|Mux9~6_combout  $ (((\inst|ALU|Mux9~4_combout )))))

	.dataa(\inst|ALU|Mux9~6_combout ),
	.datab(\inst3|OAP [0]),
	.datac(\inst3|OAP [1]),
	.datad(\inst|ALU|Mux9~4_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux9~7 .lut_mask = 16'hE52A;
defparam \inst|ALU|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N2
cycloneii_lcell_comb \inst|REG_A|Q~2 (
// Equation(s):
// \inst|REG_A|Q~2_combout  = (\inst3|RST~regout  & ((\inst|ALU|Mux9~3_combout ) # ((\inst|ALU|Mux9~7_combout  & !\inst3|OAP [2]))))

	.dataa(\inst|ALU|Mux9~3_combout ),
	.datab(\inst|ALU|Mux9~7_combout ),
	.datac(\inst3|RST~regout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|REG_A|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~2 .lut_mask = 16'hA0E0;
defparam \inst|REG_A|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y20_N3
cycloneii_lcell_ff \inst|REG_A|Q[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [6]));

// Location: LCCOMB_X40_Y23_N16
cycloneii_lcell_comb \inst|RF|reg5~35 (
// Equation(s):
// \inst|RF|reg5~35_combout  = (\inst|REG_A|Q [5] & (\inst3|D_SEL [0] & \inst|RF|Decoder0~0_combout ))

	.dataa(\inst|REG_A|Q [5]),
	.datab(\inst3|D_SEL [0]),
	.datac(\inst|RF|Decoder0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg5~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~35 .lut_mask = 16'h8080;
defparam \inst|RF|reg5~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N17
cycloneii_lcell_ff \inst|RF|reg5[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [5]));

// Location: LCCOMB_X40_Y22_N4
cycloneii_lcell_comb \inst|RF|reg3~35 (
// Equation(s):
// \inst|RF|reg3~35_combout  = (\inst|REG_A|Q [5] & (\inst|RF|Decoder0~1_combout  & \inst3|D_SEL [0]))

	.dataa(\inst|REG_A|Q [5]),
	.datab(\inst|RF|Decoder0~1_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg3~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~35 .lut_mask = 16'h8080;
defparam \inst|RF|reg3~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N5
cycloneii_lcell_ff \inst|RF|reg3[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [5]));

// Location: LCCOMB_X41_Y22_N24
cycloneii_lcell_comb \inst|RF|reg1~35 (
// Equation(s):
// \inst|RF|reg1~35_combout  = (\inst3|D_SEL [0] & (\inst|REG_A|Q [5] & \inst|RF|Decoder0~2_combout ))

	.dataa(\inst3|D_SEL [0]),
	.datab(\inst|REG_A|Q [5]),
	.datac(vcc),
	.datad(\inst|RF|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg1~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~35 .lut_mask = 16'h8800;
defparam \inst|RF|reg1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N25
cycloneii_lcell_ff \inst|RF|reg1[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [5]));

// Location: LCCOMB_X40_Y19_N8
cycloneii_lcell_comb \inst|RF|Read_DataA[5]~10 (
// Equation(s):
// \inst|RF|Read_DataA[5]~10_combout  = (\inst|inst7|Q [8] & (((\inst|inst7|Q [7])))) # (!\inst|inst7|Q [8] & ((\inst|inst7|Q [7] & (\inst|RF|reg3 [5])) # (!\inst|inst7|Q [7] & ((\inst|RF|reg1 [5])))))

	.dataa(\inst|inst7|Q [8]),
	.datab(\inst|RF|reg3 [5]),
	.datac(\inst|RF|reg1 [5]),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[5]~10 .lut_mask = 16'hEE50;
defparam \inst|RF|Read_DataA[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N10
cycloneii_lcell_comb \inst|RF|reg7~35 (
// Equation(s):
// \inst|RF|reg7~35_combout  = (\inst|RF|Decoder0~3_combout  & (\inst|REG_A|Q [5] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~3_combout ),
	.datab(\inst|REG_A|Q [5]),
	.datac(vcc),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg7~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~35 .lut_mask = 16'h8800;
defparam \inst|RF|reg7~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N11
cycloneii_lcell_ff \inst|RF|reg7[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [5]));

// Location: LCCOMB_X40_Y19_N26
cycloneii_lcell_comb \inst|RF|Read_DataA[5]~11 (
// Equation(s):
// \inst|RF|Read_DataA[5]~11_combout  = (\inst|inst7|Q [8] & ((\inst|RF|Read_DataA[5]~10_combout  & ((\inst|RF|reg7 [5]))) # (!\inst|RF|Read_DataA[5]~10_combout  & (\inst|RF|reg5 [5])))) # (!\inst|inst7|Q [8] & (((\inst|RF|Read_DataA[5]~10_combout ))))

	.dataa(\inst|inst7|Q [8]),
	.datab(\inst|RF|reg5 [5]),
	.datac(\inst|RF|Read_DataA[5]~10_combout ),
	.datad(\inst|RF|reg7 [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[5]~11 .lut_mask = 16'hF858;
defparam \inst|RF|Read_DataA[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N8
cycloneii_lcell_comb \inst|RF|reg0~35 (
// Equation(s):
// \inst|RF|reg0~35_combout  = (\inst|RF|Decoder0~6_combout  & (\inst|REG_A|Q [5] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~6_combout ),
	.datab(\inst|REG_A|Q [5]),
	.datac(vcc),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg0~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~35 .lut_mask = 16'h8800;
defparam \inst|RF|reg0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N9
cycloneii_lcell_ff \inst|RF|reg0[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [5]));

// Location: LCCOMB_X40_Y23_N18
cycloneii_lcell_comb \inst|RF|reg4~35 (
// Equation(s):
// \inst|RF|reg4~35_combout  = (\inst|REG_A|Q [5] & (\inst|RF|Decoder0~5_combout  & \inst3|D_SEL [0]))

	.dataa(\inst|REG_A|Q [5]),
	.datab(\inst|RF|Decoder0~5_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg4~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~35 .lut_mask = 16'h8080;
defparam \inst|RF|reg4~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N19
cycloneii_lcell_ff \inst|RF|reg4[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [5]));

// Location: LCCOMB_X40_Y19_N28
cycloneii_lcell_comb \inst|RF|Read_DataA[5]~12 (
// Equation(s):
// \inst|RF|Read_DataA[5]~12_combout  = (\inst|inst7|Q [8] & (((\inst|RF|reg4 [5]) # (\inst|inst7|Q [7])))) # (!\inst|inst7|Q [8] & (\inst|RF|reg0 [5] & ((!\inst|inst7|Q [7]))))

	.dataa(\inst|inst7|Q [8]),
	.datab(\inst|RF|reg0 [5]),
	.datac(\inst|RF|reg4 [5]),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[5]~12 .lut_mask = 16'hAAE4;
defparam \inst|RF|Read_DataA[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N26
cycloneii_lcell_comb \inst|RF|reg6~35 (
// Equation(s):
// \inst|RF|reg6~35_combout  = (\inst|RF|Decoder0~7_combout  & (\inst|REG_A|Q [5] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~7_combout ),
	.datab(\inst|REG_A|Q [5]),
	.datac(vcc),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg6~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~35 .lut_mask = 16'h8800;
defparam \inst|RF|reg6~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N27
cycloneii_lcell_ff \inst|RF|reg6[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [5]));

// Location: LCCOMB_X40_Y19_N14
cycloneii_lcell_comb \inst|RF|Read_DataA[5]~13 (
// Equation(s):
// \inst|RF|Read_DataA[5]~13_combout  = (\inst|RF|Read_DataA[5]~12_combout  & (((\inst|RF|reg6 [5]) # (!\inst|inst7|Q [7])))) # (!\inst|RF|Read_DataA[5]~12_combout  & (\inst|RF|reg2 [5] & ((\inst|inst7|Q [7]))))

	.dataa(\inst|RF|reg2 [5]),
	.datab(\inst|RF|Read_DataA[5]~12_combout ),
	.datac(\inst|RF|reg6 [5]),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[5]~13 .lut_mask = 16'hE2CC;
defparam \inst|RF|Read_DataA[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
cycloneii_lcell_comb \inst|RF|Read_DataA[5]~14 (
// Equation(s):
// \inst|RF|Read_DataA[5]~14_combout  = (\inst|inst7|Q [6] & (\inst|RF|Read_DataA[5]~11_combout )) # (!\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[5]~13_combout )))

	.dataa(vcc),
	.datab(\inst|RF|Read_DataA[5]~11_combout ),
	.datac(\inst|RF|Read_DataA[5]~13_combout ),
	.datad(\inst|inst7|Q [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[5]~14 .lut_mask = 16'hCCF0;
defparam \inst|RF|Read_DataA[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
cycloneii_lcell_comb \inst|ALU|Mux10~9 (
// Equation(s):
// \inst|ALU|Mux10~9_combout  = \inst3|OAP [0] $ (((\inst3|A_SEL [1] & (\inst|inst7|Q [5] $ (\inst|RF|Read_DataA[5]~14_combout )))))

	.dataa(\inst|inst7|Q [5]),
	.datab(\inst|RF|Read_DataA[5]~14_combout ),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux10~9 .lut_mask = 16'h9F60;
defparam \inst|ALU|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N28
cycloneii_lcell_comb \inst|ALU|Mux10~3 (
// Equation(s):
// \inst|ALU|Mux10~3_combout  = (\inst3|OAP [2] & ((\inst|ALU|Mux10~2_combout ) # ((\inst3|OAP [1] & \inst|ALU|Mux10~9_combout ))))

	.dataa(\inst|ALU|Mux10~2_combout ),
	.datab(\inst3|OAP [1]),
	.datac(\inst|ALU|Mux10~9_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux10~3 .lut_mask = 16'hEA00;
defparam \inst|ALU|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N4
cycloneii_lcell_comb \inst|ALU|Mux11~2 (
// Equation(s):
// \inst|ALU|Mux11~2_combout  = (\inst3|A_SEL [1] & (\inst|RF|Read_DataA[4]~19_combout  $ ((\inst3|OAP [0])))) # (!\inst3|A_SEL [1] & (((\inst3|OAP [0] & \inst3|OAP [1]))))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|RF|Read_DataA[4]~19_combout ),
	.datac(\inst3|OAP [0]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux11~2 .lut_mask = 16'h7828;
defparam \inst|ALU|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[4]));
// synopsys translate_off
defparam \INST_MEM_OUT[4]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[4]~I .input_power_up = "low";
defparam \INST_MEM_OUT[4]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[4]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[4]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[4]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[4]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[4]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[4]~I .operation_mode = "input";
defparam \INST_MEM_OUT[4]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[4]~I .output_power_up = "low";
defparam \INST_MEM_OUT[4]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
cycloneii_lcell_comb \inst|inst7|Q~12 (
// Equation(s):
// \inst|inst7|Q~12_combout  = (\inst3|RST~regout  & \INST_MEM_OUT~combout [4])

	.dataa(\inst3|RST~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\INST_MEM_OUT~combout [4]),
	.cin(gnd),
	.combout(\inst|inst7|Q~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~12 .lut_mask = 16'hAA00;
defparam \inst|inst7|Q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N19
cycloneii_lcell_ff \inst|inst7|Q[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [4]));

// Location: LCCOMB_X42_Y22_N28
cycloneii_lcell_comb \inst|ALU|Mux11~8 (
// Equation(s):
// \inst|ALU|Mux11~8_combout  = (\inst|inst7|Q [4] & (\inst|ALU|Mux11~2_combout  $ (((\inst3|A_SEL [1] & \inst3|OAP [1]))))) # (!\inst|inst7|Q [4] & (((\inst|ALU|Mux11~2_combout  & \inst3|OAP [1]))))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|ALU|Mux11~2_combout ),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux11~8 .lut_mask = 16'h6CC0;
defparam \inst|ALU|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N12
cycloneii_lcell_comb \inst|RF|Decoder0~3 (
// Equation(s):
// \inst|RF|Decoder0~3_combout  = (\inst|inst7|Q [9] & (\inst|inst7|Q [10] & \inst|inst7|Q [11]))

	.dataa(\inst|inst7|Q [9]),
	.datab(vcc),
	.datac(\inst|inst7|Q [10]),
	.datad(\inst|inst7|Q [11]),
	.cin(gnd),
	.combout(\inst|RF|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Decoder0~3 .lut_mask = 16'hA000;
defparam \inst|RF|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N0
cycloneii_lcell_comb \inst|RF|reg7~37 (
// Equation(s):
// \inst|RF|reg7~37_combout  = (\inst|REG_A|Q [3] & (\inst|RF|Decoder0~3_combout  & \inst3|D_SEL [0]))

	.dataa(\inst|REG_A|Q [3]),
	.datab(\inst|RF|Decoder0~3_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg7~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~37 .lut_mask = 16'h8080;
defparam \inst|RF|reg7~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N1
cycloneii_lcell_ff \inst|RF|reg7[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [3]));

// Location: LCCOMB_X40_Y22_N24
cycloneii_lcell_comb \inst|RF|reg3~37 (
// Equation(s):
// \inst|RF|reg3~37_combout  = (\inst|REG_A|Q [3] & (\inst|RF|Decoder0~1_combout  & \inst3|D_SEL [0]))

	.dataa(\inst|REG_A|Q [3]),
	.datab(\inst|RF|Decoder0~1_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg3~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~37 .lut_mask = 16'h8080;
defparam \inst|RF|reg3~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N25
cycloneii_lcell_ff \inst|RF|reg3[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [3]));

// Location: LCCOMB_X39_Y22_N2
cycloneii_lcell_comb \inst|RF|Read_DataA[3]~20 (
// Equation(s):
// \inst|RF|Read_DataA[3]~20_combout  = (\inst|inst7|Q [8] & (((\inst|inst7|Q [7])))) # (!\inst|inst7|Q [8] & ((\inst|inst7|Q [7] & ((\inst|RF|reg3 [3]))) # (!\inst|inst7|Q [7] & (\inst|RF|reg1 [3]))))

	.dataa(\inst|RF|reg1 [3]),
	.datab(\inst|RF|reg3 [3]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[3]~20 .lut_mask = 16'hFC0A;
defparam \inst|RF|Read_DataA[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
cycloneii_lcell_comb \inst|RF|Read_DataA[3]~21 (
// Equation(s):
// \inst|RF|Read_DataA[3]~21_combout  = (\inst|inst7|Q [8] & ((\inst|RF|Read_DataA[3]~20_combout  & ((\inst|RF|reg7 [3]))) # (!\inst|RF|Read_DataA[3]~20_combout  & (\inst|RF|reg5 [3])))) # (!\inst|inst7|Q [8] & (((\inst|RF|Read_DataA[3]~20_combout ))))

	.dataa(\inst|RF|reg5 [3]),
	.datab(\inst|RF|reg7 [3]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|Read_DataA[3]~20_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[3]~21 .lut_mask = 16'hCFA0;
defparam \inst|RF|Read_DataA[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
cycloneii_lcell_comb \inst|RF|Read_DataA[3]~24 (
// Equation(s):
// \inst|RF|Read_DataA[3]~24_combout  = (\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[3]~21_combout ))) # (!\inst|inst7|Q [6] & (\inst|RF|Read_DataA[3]~23_combout ))

	.dataa(\inst|RF|Read_DataA[3]~23_combout ),
	.datab(\inst|RF|Read_DataA[3]~21_combout ),
	.datac(\inst|inst7|Q [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[3]~24 .lut_mask = 16'hCACA;
defparam \inst|RF|Read_DataA[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N22
cycloneii_lcell_comb \inst|ALU|Mux15~10 (
// Equation(s):
// \inst|ALU|Mux15~10_combout  = (\inst3|A_SEL [1] & (!\inst3|OAP [1] & (\inst|RF|Read_DataA[0]~39_combout  $ (\inst|inst7|Q [0]))))

	.dataa(\inst|RF|Read_DataA[0]~39_combout ),
	.datab(\inst3|A_SEL [1]),
	.datac(\inst3|OAP [1]),
	.datad(\inst|inst7|Q [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux15~10 .lut_mask = 16'h0408;
defparam \inst|ALU|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N20
cycloneii_lcell_comb \inst|ALU|Mux15~9 (
// Equation(s):
// \inst|ALU|Mux15~9_combout  = \inst3|OAP [0] $ (((\inst3|A_SEL [1] & (\inst|RF|Read_DataA[0]~39_combout  $ (\inst|inst7|Q [0])))))

	.dataa(\inst|RF|Read_DataA[0]~39_combout ),
	.datab(\inst3|A_SEL [1]),
	.datac(\inst3|OAP [0]),
	.datad(\inst|inst7|Q [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux15~9 .lut_mask = 16'hB478;
defparam \inst|ALU|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N14
cycloneii_lcell_comb \inst|ALU|Mux15~7 (
// Equation(s):
// \inst|ALU|Mux15~7_combout  = (\inst3|OAP [2] & ((\inst|ALU|Mux15~6_combout ) # ((\inst3|OAP [1] & \inst|ALU|Mux15~9_combout ))))

	.dataa(\inst|ALU|Mux15~6_combout ),
	.datab(\inst3|OAP [1]),
	.datac(\inst|ALU|Mux15~9_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux15~7 .lut_mask = 16'hEA00;
defparam \inst|ALU|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N16
cycloneii_lcell_comb \inst|ALU|Mux15~8 (
// Equation(s):
// \inst|ALU|Mux15~8_combout  = (\inst|ALU|Mux15~7_combout ) # ((!\inst3|OAP [2] & ((\inst|ALU|Mux15~12_combout ) # (\inst|ALU|Mux15~10_combout ))))

	.dataa(\inst|ALU|Mux15~12_combout ),
	.datab(\inst|ALU|Mux15~10_combout ),
	.datac(\inst|ALU|Mux15~7_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux15~8 .lut_mask = 16'hF0FE;
defparam \inst|ALU|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N22
cycloneii_lcell_comb \inst|REG_A|Q~8 (
// Equation(s):
// \inst|REG_A|Q~8_combout  = (\inst3|RST~regout  & \inst|ALU|Mux15~8_combout )

	.dataa(\inst3|RST~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|ALU|Mux15~8_combout ),
	.cin(gnd),
	.combout(\inst|REG_A|Q~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~8 .lut_mask = 16'hAA00;
defparam \inst|REG_A|Q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N23
cycloneii_lcell_ff \inst|REG_A|Q[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [0]));

// Location: LCCOMB_X39_Y21_N6
cycloneii_lcell_comb \inst|RF|reg2~40 (
// Equation(s):
// \inst|RF|reg2~40_combout  = (\inst|RF|Decoder0~4_combout  & (\inst|REG_A|Q [0] & \inst3|D_SEL [0]))

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~4_combout ),
	.datac(\inst|REG_A|Q [0]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg2~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~40 .lut_mask = 16'hC000;
defparam \inst|RF|reg2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N7
cycloneii_lcell_ff \inst|RF|reg2[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [0]));

// Location: LCCOMB_X40_Y21_N16
cycloneii_lcell_comb \inst|RF|reg6~40 (
// Equation(s):
// \inst|RF|reg6~40_combout  = (\inst|RF|Decoder0~7_combout  & (\inst|REG_A|Q [0] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~7_combout ),
	.datab(vcc),
	.datac(\inst|REG_A|Q [0]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg6~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~40 .lut_mask = 16'hA000;
defparam \inst|RF|reg6~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N17
cycloneii_lcell_ff \inst|RF|reg6[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [0]));

// Location: LCCOMB_X40_Y19_N4
cycloneii_lcell_comb \inst|RF|Read_DataA[0]~38 (
// Equation(s):
// \inst|RF|Read_DataA[0]~38_combout  = (\inst|RF|Read_DataA[0]~37_combout  & (((\inst|RF|reg6 [0]) # (!\inst|inst7|Q [7])))) # (!\inst|RF|Read_DataA[0]~37_combout  & (\inst|RF|reg2 [0] & ((\inst|inst7|Q [7]))))

	.dataa(\inst|RF|Read_DataA[0]~37_combout ),
	.datab(\inst|RF|reg2 [0]),
	.datac(\inst|RF|reg6 [0]),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[0]~38 .lut_mask = 16'hE4AA;
defparam \inst|RF|Read_DataA[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N30
cycloneii_lcell_comb \inst|RF|Read_DataA[0]~39 (
// Equation(s):
// \inst|RF|Read_DataA[0]~39_combout  = (\inst|inst7|Q [6] & (\inst|RF|Read_DataA[0]~36_combout )) # (!\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[0]~38_combout )))

	.dataa(\inst|RF|Read_DataA[0]~36_combout ),
	.datab(vcc),
	.datac(\inst|RF|Read_DataA[0]~38_combout ),
	.datad(\inst|inst7|Q [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[0]~39 .lut_mask = 16'hAAF0;
defparam \inst|RF|Read_DataA[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N10
cycloneii_lcell_comb \inst|ALU|neg_a[1]~2 (
// Equation(s):
// \inst|ALU|neg_a[1]~2_combout  = (\inst3|A_SEL [1] & ((\inst|RF|Read_DataA[1]~34_combout  & ((\inst|ALU|neg_a[0]~1 ) # (GND))) # (!\inst|RF|Read_DataA[1]~34_combout  & (!\inst|ALU|neg_a[0]~1 )))) # (!\inst3|A_SEL [1] & (((!\inst|ALU|neg_a[0]~1 ))))
// \inst|ALU|neg_a[1]~3  = CARRY(((\inst3|A_SEL [1] & \inst|RF|Read_DataA[1]~34_combout )) # (!\inst|ALU|neg_a[0]~1 ))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|RF|Read_DataA[1]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_a[0]~1 ),
	.combout(\inst|ALU|neg_a[1]~2_combout ),
	.cout(\inst|ALU|neg_a[1]~3 ));
// synopsys translate_off
defparam \inst|ALU|neg_a[1]~2 .lut_mask = 16'h878F;
defparam \inst|ALU|neg_a[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N10
cycloneii_lcell_comb \inst|inst7|Q~15 (
// Equation(s):
// \inst|inst7|Q~15_combout  = (\INST_MEM_OUT~combout [1] & \inst3|RST~regout )

	.dataa(\INST_MEM_OUT~combout [1]),
	.datab(vcc),
	.datac(\inst3|RST~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst7|Q~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~15 .lut_mask = 16'hA0A0;
defparam \inst|inst7|Q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y21_N11
cycloneii_lcell_ff \inst|inst7|Q[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [1]));

// Location: LCCOMB_X44_Y20_N8
cycloneii_lcell_comb \inst|ALU|Mux14~17 (
// Equation(s):
// \inst|ALU|Mux14~17_combout  = (\inst3|A_SEL [1] & (\inst|inst7|Q [1] $ (((\inst3|OAP [0] & \inst|inst7|Q [0])))))

	.dataa(\inst3|OAP [0]),
	.datab(\inst3|A_SEL [1]),
	.datac(\inst|inst7|Q [0]),
	.datad(\inst|inst7|Q [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux14~17 .lut_mask = 16'h4C80;
defparam \inst|ALU|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N8
cycloneii_lcell_comb \inst|ALU|Mux7~3 (
// Equation(s):
// \inst|ALU|Mux7~3_combout  = (\inst|inst7|Q [0] & ((\inst3|OAP [1] & (\inst|ALU|neg_a[0]~0_combout )) # (!\inst3|OAP [1] & ((\inst|RF|Read_DataA[0]~39_combout )))))

	.dataa(\inst|ALU|neg_a[0]~0_combout ),
	.datab(\inst3|OAP [1]),
	.datac(\inst|RF|Read_DataA[0]~39_combout ),
	.datad(\inst|inst7|Q [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux7~3 .lut_mask = 16'hB800;
defparam \inst|ALU|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N18
cycloneii_lcell_comb \inst|ALU|Mux7~4 (
// Equation(s):
// \inst|ALU|Mux7~4_combout  = (\inst3|A_SEL [1] & (\inst|ALU|Mux7~3_combout  & \inst|inst7|Q [0]))

	.dataa(vcc),
	.datab(\inst3|A_SEL [1]),
	.datac(\inst|ALU|Mux7~3_combout ),
	.datad(\inst|inst7|Q [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux7~4 .lut_mask = 16'hC000;
defparam \inst|ALU|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
cycloneii_lcell_comb \inst|ALU|Mux1~0 (
// Equation(s):
// \inst|ALU|Mux1~0_combout  = (\inst3|OAP [2]) # ((\inst3|OAP [1] & \inst3|OAP [0]))

	.dataa(\inst3|OAP [1]),
	.datab(\inst3|OAP [0]),
	.datac(vcc),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux1~0 .lut_mask = 16'hFF88;
defparam \inst|ALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneii_clkctrl \inst|ALU|Mux1~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst|ALU|Mux1~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|ALU|Mux1~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst|ALU|Mux1~0clkctrl .clock_type = "global clock";
defparam \inst|ALU|Mux1~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N20
cycloneii_lcell_comb \inst|ALU|carry[0] (
// Equation(s):
// \inst|ALU|carry [0] = (GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & ((\inst|ALU|carry [0]))) # (!GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & (\inst|ALU|Mux7~4_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|Mux7~4_combout ),
	.datac(\inst|ALU|carry [0]),
	.datad(\inst|ALU|Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|ALU|carry [0]),
	.cout());
// synopsys translate_off
defparam \inst|ALU|carry[0] .lut_mask = 16'hF0CC;
defparam \inst|ALU|carry[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N28
cycloneii_lcell_comb \inst|ALU|Mux14~9 (
// Equation(s):
// \inst|ALU|Mux14~9_combout  = \inst|ALU|Mux14~17_combout  $ (\inst|ALU|carry [0] $ (((\inst|MUX_A|Mux6~0_combout  & \inst3|OAP [0]))))

	.dataa(\inst|MUX_A|Mux6~0_combout ),
	.datab(\inst|ALU|Mux14~17_combout ),
	.datac(\inst|ALU|carry [0]),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux14~9 .lut_mask = 16'h963C;
defparam \inst|ALU|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N22
cycloneii_lcell_comb \inst|ALU|Mux14~10 (
// Equation(s):
// \inst|ALU|Mux14~10_combout  = \inst|ALU|Mux14~9_combout  $ (((\inst3|OAP [1] & \inst|ALU|neg_a[1]~2_combout )))

	.dataa(\inst3|OAP [1]),
	.datab(\inst|ALU|neg_a[1]~2_combout ),
	.datac(vcc),
	.datad(\inst|ALU|Mux14~9_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux14~10 .lut_mask = 16'h7788;
defparam \inst|ALU|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N24
cycloneii_lcell_comb \inst|ALU|Mux14~11 (
// Equation(s):
// \inst|ALU|Mux14~11_combout  = (\inst3|OAP [0] & ((\inst3|OAP [1] & (\inst|ALU|Mux14~8_combout )) # (!\inst3|OAP [1] & ((\inst|ALU|Mux14~10_combout ))))) # (!\inst3|OAP [0] & (\inst|ALU|Mux14~10_combout  $ (((\inst|ALU|Mux14~8_combout  & !\inst3|OAP 
// [1])))))

	.dataa(\inst|ALU|Mux14~8_combout ),
	.datab(\inst|ALU|Mux14~10_combout ),
	.datac(\inst3|OAP [0]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux14~11 .lut_mask = 16'hACC6;
defparam \inst|ALU|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N12
cycloneii_lcell_comb \inst|ALU|Mux14~13 (
// Equation(s):
// \inst|ALU|Mux14~13_combout  = (\inst|inst7|Q [1] & (\inst3|A_SEL [1] & !\inst3|OAP [1]))

	.dataa(vcc),
	.datab(\inst|inst7|Q [1]),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux14~13 .lut_mask = 16'h00C0;
defparam \inst|ALU|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N14
cycloneii_lcell_comb \inst|ALU|Mux14~14 (
// Equation(s):
// \inst|ALU|Mux14~14_combout  = (\inst|ALU|Mux14~13_combout  & ((\inst3|OAP [0] & (!\inst|MUX_A|Mux6~0_combout )) # (!\inst3|OAP [0] & ((\inst|RF|Read_DataA[1]~34_combout )))))

	.dataa(\inst|MUX_A|Mux6~0_combout ),
	.datab(\inst|RF|Read_DataA[1]~34_combout ),
	.datac(\inst3|OAP [0]),
	.datad(\inst|ALU|Mux14~13_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux14~14 .lut_mask = 16'h5C00;
defparam \inst|ALU|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N18
cycloneii_lcell_comb \inst|ALU|Mux14~16 (
// Equation(s):
// \inst|ALU|Mux14~16_combout  = (\inst3|OAP [2] & ((\inst|ALU|Mux14~12_combout ) # (\inst|ALU|Mux14~14_combout )))

	.dataa(\inst|ALU|Mux14~12_combout ),
	.datab(vcc),
	.datac(\inst|ALU|Mux14~14_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux14~16 .lut_mask = 16'hFA00;
defparam \inst|ALU|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N20
cycloneii_lcell_comb \inst|REG_A|Q~7 (
// Equation(s):
// \inst|REG_A|Q~7_combout  = (\inst3|RST~regout  & ((\inst|ALU|Mux14~16_combout ) # ((\inst|ALU|Mux14~11_combout  & !\inst3|OAP [2]))))

	.dataa(\inst3|RST~regout ),
	.datab(\inst|ALU|Mux14~11_combout ),
	.datac(\inst|ALU|Mux14~16_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|REG_A|Q~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~7 .lut_mask = 16'hA0A8;
defparam \inst|REG_A|Q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N21
cycloneii_lcell_ff \inst|REG_A|Q[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [1]));

// Location: LCCOMB_X40_Y20_N2
cycloneii_lcell_comb \inst|RF|reg7~39 (
// Equation(s):
// \inst|RF|reg7~39_combout  = (\inst|REG_A|Q [1] & (\inst3|D_SEL [0] & \inst|RF|Decoder0~3_combout ))

	.dataa(vcc),
	.datab(\inst|REG_A|Q [1]),
	.datac(\inst3|D_SEL [0]),
	.datad(\inst|RF|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg7~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~39 .lut_mask = 16'hC000;
defparam \inst|RF|reg7~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N3
cycloneii_lcell_ff \inst|RF|reg7[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [1]));

// Location: LCCOMB_X40_Y23_N8
cycloneii_lcell_comb \inst|RF|reg5~39 (
// Equation(s):
// \inst|RF|reg5~39_combout  = (\inst|REG_A|Q [1] & (\inst3|D_SEL [0] & \inst|RF|Decoder0~0_combout ))

	.dataa(\inst|REG_A|Q [1]),
	.datab(\inst3|D_SEL [0]),
	.datac(\inst|RF|Decoder0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg5~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~39 .lut_mask = 16'h8080;
defparam \inst|RF|reg5~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N9
cycloneii_lcell_ff \inst|RF|reg5[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [1]));

// Location: LCCOMB_X40_Y20_N20
cycloneii_lcell_comb \inst|RF|Read_DataA[1]~31 (
// Equation(s):
// \inst|RF|Read_DataA[1]~31_combout  = (\inst|RF|Read_DataA[1]~30_combout  & ((\inst|RF|reg7 [1]) # ((!\inst|inst7|Q [8])))) # (!\inst|RF|Read_DataA[1]~30_combout  & (((\inst|inst7|Q [8] & \inst|RF|reg5 [1]))))

	.dataa(\inst|RF|Read_DataA[1]~30_combout ),
	.datab(\inst|RF|reg7 [1]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|reg5 [1]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[1]~31 .lut_mask = 16'hDA8A;
defparam \inst|RF|Read_DataA[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
cycloneii_lcell_comb \inst|RF|Read_DataA[1]~34 (
// Equation(s):
// \inst|RF|Read_DataA[1]~34_combout  = (\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[1]~31_combout ))) # (!\inst|inst7|Q [6] & (\inst|RF|Read_DataA[1]~33_combout ))

	.dataa(\inst|RF|Read_DataA[1]~33_combout ),
	.datab(vcc),
	.datac(\inst|RF|Read_DataA[1]~31_combout ),
	.datad(\inst|inst7|Q [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[1]~34 .lut_mask = 16'hF0AA;
defparam \inst|RF|Read_DataA[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
cycloneii_lcell_comb \inst|ALU|neg_a[2]~4 (
// Equation(s):
// \inst|ALU|neg_a[2]~4_combout  = (\inst|ALU|neg_a[1]~3  & (((!\inst|RF|Read_DataA[2]~29_combout ) # (!\inst3|A_SEL [1])))) # (!\inst|ALU|neg_a[1]~3  & ((((!\inst|RF|Read_DataA[2]~29_combout ) # (!\inst3|A_SEL [1])))))
// \inst|ALU|neg_a[2]~5  = CARRY((!\inst|ALU|neg_a[1]~3  & ((!\inst|RF|Read_DataA[2]~29_combout ) # (!\inst3|A_SEL [1]))))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|RF|Read_DataA[2]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_a[1]~3 ),
	.combout(\inst|ALU|neg_a[2]~4_combout ),
	.cout(\inst|ALU|neg_a[2]~5 ));
// synopsys translate_off
defparam \inst|ALU|neg_a[2]~4 .lut_mask = 16'h7807;
defparam \inst|ALU|neg_a[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N14
cycloneii_lcell_comb \inst|MUX_B|Mux5~0 (
// Equation(s):
// \inst|MUX_B|Mux5~0_combout  = (\inst|inst7|Q [2] & \inst3|A_SEL [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst7|Q [2]),
	.datad(\inst3|A_SEL [1]),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux5~0 .lut_mask = 16'hF000;
defparam \inst|MUX_B|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N4
cycloneii_lcell_comb \inst|ALU|Add1~6 (
// Equation(s):
// \inst|ALU|Add1~6_combout  = (\inst3|A_SEL [1] & (\inst|inst7|Q [2] $ (((\inst|inst7|Q [1]) # (\inst|inst7|Q [0])))))

	.dataa(\inst|inst7|Q [1]),
	.datab(\inst|inst7|Q [2]),
	.datac(\inst|inst7|Q [0]),
	.datad(\inst3|A_SEL [1]),
	.cin(gnd),
	.combout(\inst|ALU|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Add1~6 .lut_mask = 16'h3600;
defparam \inst|ALU|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N0
cycloneii_lcell_comb \inst|ALU|Mux6~2 (
// Equation(s):
// \inst|ALU|Mux6~2_combout  = \inst|inst7|Q [1] $ (((\inst3|OAP [0] & \inst|inst7|Q [0])))

	.dataa(\inst3|OAP [0]),
	.datab(\inst|inst7|Q [1]),
	.datac(\inst|inst7|Q [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|ALU|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux6~2 .lut_mask = 16'h6C6C;
defparam \inst|ALU|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N2
cycloneii_lcell_comb \inst|ALU|Mux6~3 (
// Equation(s):
// \inst|ALU|Mux6~3_combout  = (\inst|RF|Read_DataA[1]~34_combout  & ((\inst|ALU|carry [0]) # ((\inst|ALU|Mux6~2_combout  & !\inst3|OAP [1])))) # (!\inst|RF|Read_DataA[1]~34_combout  & (\inst|ALU|carry [0] & ((\inst|ALU|Mux6~2_combout ) # (\inst3|OAP [1]))))

	.dataa(\inst|RF|Read_DataA[1]~34_combout ),
	.datab(\inst|ALU|Mux6~2_combout ),
	.datac(\inst|ALU|carry [0]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux6~3 .lut_mask = 16'hF0E8;
defparam \inst|ALU|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N4
cycloneii_lcell_comb \inst|ALU|Mux6~4 (
// Equation(s):
// \inst|ALU|Mux6~4_combout  = (\inst|ALU|Mux6~5_combout  & ((\inst|ALU|Mux6~3_combout ) # ((\inst|ALU|neg_a[1]~2_combout  & \inst3|OAP [1])))) # (!\inst|ALU|Mux6~5_combout  & (\inst|ALU|Mux6~3_combout  & (\inst|ALU|neg_a[1]~2_combout  & \inst3|OAP [1])))

	.dataa(\inst|ALU|Mux6~5_combout ),
	.datab(\inst|ALU|Mux6~3_combout ),
	.datac(\inst|ALU|neg_a[1]~2_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux6~4 .lut_mask = 16'hE888;
defparam \inst|ALU|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N10
cycloneii_lcell_comb \inst|ALU|carry[1] (
// Equation(s):
// \inst|ALU|carry [1] = (GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & ((\inst|ALU|carry [1]))) # (!GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & (\inst|ALU|Mux6~4_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|Mux1~0clkctrl_outclk ),
	.datac(\inst|ALU|Mux6~4_combout ),
	.datad(\inst|ALU|carry [1]),
	.cin(gnd),
	.combout(\inst|ALU|carry [1]),
	.cout());
// synopsys translate_off
defparam \inst|ALU|carry[1] .lut_mask = 16'hFC30;
defparam \inst|ALU|carry[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N30
cycloneii_lcell_comb \inst|ALU|Mux13~4 (
// Equation(s):
// \inst|ALU|Mux13~4_combout  = \inst|ALU|carry [1] $ (((\inst3|OAP [0] & ((\inst|ALU|Add1~6_combout ))) # (!\inst3|OAP [0] & (\inst|MUX_B|Mux5~0_combout ))))

	.dataa(\inst3|OAP [0]),
	.datab(\inst|MUX_B|Mux5~0_combout ),
	.datac(\inst|ALU|Add1~6_combout ),
	.datad(\inst|ALU|carry [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux13~4 .lut_mask = 16'h1BE4;
defparam \inst|ALU|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N24
cycloneii_lcell_comb \inst|ALU|Mux13~5 (
// Equation(s):
// \inst|ALU|Mux13~5_combout  = \inst|ALU|Mux13~4_combout  $ (((\inst3|OAP [1] & \inst|ALU|neg_a[2]~4_combout )))

	.dataa(vcc),
	.datab(\inst3|OAP [1]),
	.datac(\inst|ALU|neg_a[2]~4_combout ),
	.datad(\inst|ALU|Mux13~4_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux13~5 .lut_mask = 16'h3FC0;
defparam \inst|ALU|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N10
cycloneii_lcell_comb \inst|ALU|Mux13~3 (
// Equation(s):
// \inst|ALU|Mux13~3_combout  = (\inst3|A_SEL [1] & ((\inst|RF|Read_DataA[2]~29_combout ) # ((\inst|inst7|Q [2] & \inst3|OAP [1]))))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|RF|Read_DataA[2]~29_combout ),
	.datac(\inst|inst7|Q [2]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux13~3 .lut_mask = 16'hA888;
defparam \inst|ALU|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N26
cycloneii_lcell_comb \inst|ALU|Mux13~6 (
// Equation(s):
// \inst|ALU|Mux13~6_combout  = (\inst3|OAP [1] & ((\inst3|OAP [0] & ((\inst|ALU|Mux13~3_combout ))) # (!\inst3|OAP [0] & (\inst|ALU|Mux13~5_combout )))) # (!\inst3|OAP [1] & ((\inst|ALU|Mux13~5_combout  $ (\inst|ALU|Mux13~3_combout ))))

	.dataa(\inst3|OAP [0]),
	.datab(\inst3|OAP [1]),
	.datac(\inst|ALU|Mux13~5_combout ),
	.datad(\inst|ALU|Mux13~3_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux13~6 .lut_mask = 16'hCB70;
defparam \inst|ALU|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N8
cycloneii_lcell_comb \inst|ALU|Mux13~2 (
// Equation(s):
// \inst|ALU|Mux13~2_combout  = (\inst3|A_SEL [1] & (\inst3|OAP [0] $ ((\inst|RF|Read_DataA[2]~29_combout )))) # (!\inst3|A_SEL [1] & (\inst3|OAP [0] & ((\inst3|OAP [1]))))

	.dataa(\inst3|OAP [0]),
	.datab(\inst|RF|Read_DataA[2]~29_combout ),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux13~2 .lut_mask = 16'h6A60;
defparam \inst|ALU|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N22
cycloneii_lcell_comb \inst|ALU|Mux13~8 (
// Equation(s):
// \inst|ALU|Mux13~8_combout  = (\inst|inst7|Q [2] & (\inst|ALU|Mux13~2_combout  $ (((\inst3|A_SEL [1] & \inst3|OAP [1]))))) # (!\inst|inst7|Q [2] & (((\inst|ALU|Mux13~2_combout  & \inst3|OAP [1]))))

	.dataa(\inst|inst7|Q [2]),
	.datab(\inst3|A_SEL [1]),
	.datac(\inst|ALU|Mux13~2_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux13~8 .lut_mask = 16'h78A0;
defparam \inst|ALU|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N0
cycloneii_lcell_comb \inst|REG_A|Q~6 (
// Equation(s):
// \inst|REG_A|Q~6_combout  = (\inst3|RST~regout  & ((\inst3|OAP [2] & ((\inst|ALU|Mux13~8_combout ))) # (!\inst3|OAP [2] & (\inst|ALU|Mux13~6_combout ))))

	.dataa(\inst3|RST~regout ),
	.datab(\inst|ALU|Mux13~6_combout ),
	.datac(\inst3|OAP [2]),
	.datad(\inst|ALU|Mux13~8_combout ),
	.cin(gnd),
	.combout(\inst|REG_A|Q~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~6 .lut_mask = 16'hA808;
defparam \inst|REG_A|Q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y22_N1
cycloneii_lcell_ff \inst|REG_A|Q[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [2]));

// Location: LCCOMB_X40_Y23_N12
cycloneii_lcell_comb \inst|RF|reg5~38 (
// Equation(s):
// \inst|RF|reg5~38_combout  = (\inst3|D_SEL [0] & (\inst|RF|Decoder0~0_combout  & \inst|REG_A|Q [2]))

	.dataa(vcc),
	.datab(\inst3|D_SEL [0]),
	.datac(\inst|RF|Decoder0~0_combout ),
	.datad(\inst|REG_A|Q [2]),
	.cin(gnd),
	.combout(\inst|RF|reg5~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~38 .lut_mask = 16'hC000;
defparam \inst|RF|reg5~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N13
cycloneii_lcell_ff \inst|RF|reg5[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [2]));

// Location: LCCOMB_X40_Y22_N26
cycloneii_lcell_comb \inst|RF|reg3~38 (
// Equation(s):
// \inst|RF|reg3~38_combout  = (\inst3|D_SEL [0] & (\inst|RF|Decoder0~1_combout  & \inst|REG_A|Q [2]))

	.dataa(\inst3|D_SEL [0]),
	.datab(\inst|RF|Decoder0~1_combout ),
	.datac(\inst|REG_A|Q [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg3~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~38 .lut_mask = 16'h8080;
defparam \inst|RF|reg3~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N27
cycloneii_lcell_ff \inst|RF|reg3[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [2]));

// Location: LCCOMB_X41_Y22_N18
cycloneii_lcell_comb \inst|RF|reg1~38 (
// Equation(s):
// \inst|RF|reg1~38_combout  = (\inst|RF|Decoder0~2_combout  & (\inst|REG_A|Q [2] & \inst3|D_SEL [0]))

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~2_combout ),
	.datac(\inst|REG_A|Q [2]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg1~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~38 .lut_mask = 16'hC000;
defparam \inst|RF|reg1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N19
cycloneii_lcell_ff \inst|RF|reg1[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [2]));

// Location: LCCOMB_X39_Y20_N20
cycloneii_lcell_comb \inst|RF|Read_DataA[2]~25 (
// Equation(s):
// \inst|RF|Read_DataA[2]~25_combout  = (\inst|inst7|Q [8] & (((\inst|inst7|Q [7])))) # (!\inst|inst7|Q [8] & ((\inst|inst7|Q [7] & (\inst|RF|reg3 [2])) # (!\inst|inst7|Q [7] & ((\inst|RF|reg1 [2])))))

	.dataa(\inst|inst7|Q [8]),
	.datab(\inst|RF|reg3 [2]),
	.datac(\inst|inst7|Q [7]),
	.datad(\inst|RF|reg1 [2]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[2]~25 .lut_mask = 16'hE5E0;
defparam \inst|RF|Read_DataA[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
cycloneii_lcell_comb \inst|RF|reg7~38 (
// Equation(s):
// \inst|RF|reg7~38_combout  = (\inst|REG_A|Q [2] & (\inst|RF|Decoder0~3_combout  & \inst3|D_SEL [0]))

	.dataa(\inst|REG_A|Q [2]),
	.datab(\inst|RF|Decoder0~3_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg7~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~38 .lut_mask = 16'h8080;
defparam \inst|RF|reg7~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N13
cycloneii_lcell_ff \inst|RF|reg7[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [2]));

// Location: LCCOMB_X39_Y20_N22
cycloneii_lcell_comb \inst|RF|Read_DataA[2]~26 (
// Equation(s):
// \inst|RF|Read_DataA[2]~26_combout  = (\inst|inst7|Q [8] & ((\inst|RF|Read_DataA[2]~25_combout  & ((\inst|RF|reg7 [2]))) # (!\inst|RF|Read_DataA[2]~25_combout  & (\inst|RF|reg5 [2])))) # (!\inst|inst7|Q [8] & (((\inst|RF|Read_DataA[2]~25_combout ))))

	.dataa(\inst|inst7|Q [8]),
	.datab(\inst|RF|reg5 [2]),
	.datac(\inst|RF|Read_DataA[2]~25_combout ),
	.datad(\inst|RF|reg7 [2]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[2]~26 .lut_mask = 16'hF858;
defparam \inst|RF|Read_DataA[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
cycloneii_lcell_comb \inst|RF|Read_DataA[2]~29 (
// Equation(s):
// \inst|RF|Read_DataA[2]~29_combout  = (\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[2]~26_combout ))) # (!\inst|inst7|Q [6] & (\inst|RF|Read_DataA[2]~28_combout ))

	.dataa(\inst|RF|Read_DataA[2]~28_combout ),
	.datab(\inst|RF|Read_DataA[2]~26_combout ),
	.datac(vcc),
	.datad(\inst|inst7|Q [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[2]~29 .lut_mask = 16'hCCAA;
defparam \inst|RF|Read_DataA[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
cycloneii_lcell_comb \inst|ALU|neg_a[3]~6 (
// Equation(s):
// \inst|ALU|neg_a[3]~6_combout  = (\inst3|A_SEL [1] & ((\inst|RF|Read_DataA[3]~24_combout  & ((\inst|ALU|neg_a[2]~5 ) # (GND))) # (!\inst|RF|Read_DataA[3]~24_combout  & (!\inst|ALU|neg_a[2]~5 )))) # (!\inst3|A_SEL [1] & (((!\inst|ALU|neg_a[2]~5 ))))
// \inst|ALU|neg_a[3]~7  = CARRY(((\inst3|A_SEL [1] & \inst|RF|Read_DataA[3]~24_combout )) # (!\inst|ALU|neg_a[2]~5 ))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|RF|Read_DataA[3]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_a[2]~5 ),
	.combout(\inst|ALU|neg_a[3]~6_combout ),
	.cout(\inst|ALU|neg_a[3]~7 ));
// synopsys translate_off
defparam \inst|ALU|neg_a[3]~6 .lut_mask = 16'h878F;
defparam \inst|ALU|neg_a[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
cycloneii_lcell_comb \inst|ALU|neg_a[4]~8 (
// Equation(s):
// \inst|ALU|neg_a[4]~8_combout  = (\inst|ALU|neg_a[3]~7  & (((!\inst|RF|Read_DataA[4]~19_combout ) # (!\inst3|A_SEL [1])))) # (!\inst|ALU|neg_a[3]~7  & ((((!\inst|RF|Read_DataA[4]~19_combout ) # (!\inst3|A_SEL [1])))))
// \inst|ALU|neg_a[4]~9  = CARRY((!\inst|ALU|neg_a[3]~7  & ((!\inst|RF|Read_DataA[4]~19_combout ) # (!\inst3|A_SEL [1]))))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|RF|Read_DataA[4]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|ALU|neg_a[3]~7 ),
	.combout(\inst|ALU|neg_a[4]~8_combout ),
	.cout(\inst|ALU|neg_a[4]~9 ));
// synopsys translate_off
defparam \inst|ALU|neg_a[4]~8 .lut_mask = 16'h7807;
defparam \inst|ALU|neg_a[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N30
cycloneii_lcell_comb \inst|ALU|Mux11~6 (
// Equation(s):
// \inst|ALU|Mux11~6_combout  = \inst|ALU|Mux11~5_combout  $ (((!\inst|ALU|neg_a[4]~8_combout  & (!\inst3|OAP [0] & \inst3|OAP [1]))))

	.dataa(\inst|ALU|Mux11~5_combout ),
	.datab(\inst|ALU|neg_a[4]~8_combout ),
	.datac(\inst3|OAP [0]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux11~6 .lut_mask = 16'hA9AA;
defparam \inst|ALU|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N16
cycloneii_lcell_comb \inst|REG_A|Q~4 (
// Equation(s):
// \inst|REG_A|Q~4_combout  = (\inst3|RST~regout  & ((\inst3|OAP [2] & (\inst|ALU|Mux11~8_combout )) # (!\inst3|OAP [2] & ((\inst|ALU|Mux11~6_combout )))))

	.dataa(\inst3|RST~regout ),
	.datab(\inst|ALU|Mux11~8_combout ),
	.datac(\inst|ALU|Mux11~6_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|REG_A|Q~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~4 .lut_mask = 16'h88A0;
defparam \inst|REG_A|Q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y22_N17
cycloneii_lcell_ff \inst|REG_A|Q[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [4]));

// Location: LCCOMB_X39_Y21_N22
cycloneii_lcell_comb \inst|RF|reg2~36 (
// Equation(s):
// \inst|RF|reg2~36_combout  = (\inst|RF|Decoder0~4_combout  & (\inst|REG_A|Q [4] & \inst3|D_SEL [0]))

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~4_combout ),
	.datac(\inst|REG_A|Q [4]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg2~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~36 .lut_mask = 16'hC000;
defparam \inst|RF|reg2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N23
cycloneii_lcell_ff \inst|RF|reg2[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [4]));

// Location: LCCOMB_X40_Y21_N20
cycloneii_lcell_comb \inst|RF|reg0~36 (
// Equation(s):
// \inst|RF|reg0~36_combout  = (\inst|RF|Decoder0~6_combout  & (\inst|REG_A|Q [4] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~6_combout ),
	.datab(vcc),
	.datac(\inst|REG_A|Q [4]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg0~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~36 .lut_mask = 16'hA000;
defparam \inst|RF|reg0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N21
cycloneii_lcell_ff \inst|RF|reg0[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [4]));

// Location: LCCOMB_X39_Y22_N4
cycloneii_lcell_comb \inst|RF|Read_DataA[4]~17 (
// Equation(s):
// \inst|RF|Read_DataA[4]~17_combout  = (\inst|inst7|Q [8] & ((\inst|RF|reg4 [4]) # ((\inst|inst7|Q [7])))) # (!\inst|inst7|Q [8] & (((\inst|RF|reg0 [4] & !\inst|inst7|Q [7]))))

	.dataa(\inst|RF|reg4 [4]),
	.datab(\inst|RF|reg0 [4]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[4]~17 .lut_mask = 16'hF0AC;
defparam \inst|RF|Read_DataA[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
cycloneii_lcell_comb \inst|RF|Read_DataA[4]~18 (
// Equation(s):
// \inst|RF|Read_DataA[4]~18_combout  = (\inst|RF|Read_DataA[4]~17_combout  & ((\inst|RF|reg6 [4]) # ((!\inst|inst7|Q [7])))) # (!\inst|RF|Read_DataA[4]~17_combout  & (((\inst|RF|reg2 [4] & \inst|inst7|Q [7]))))

	.dataa(\inst|RF|reg6 [4]),
	.datab(\inst|RF|reg2 [4]),
	.datac(\inst|RF|Read_DataA[4]~17_combout ),
	.datad(\inst|inst7|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[4]~18 .lut_mask = 16'hACF0;
defparam \inst|RF|Read_DataA[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N28
cycloneii_lcell_comb \inst|RF|reg5~36 (
// Equation(s):
// \inst|RF|reg5~36_combout  = (\inst|REG_A|Q [4] & (\inst3|D_SEL [0] & \inst|RF|Decoder0~0_combout ))

	.dataa(\inst|REG_A|Q [4]),
	.datab(\inst3|D_SEL [0]),
	.datac(\inst|RF|Decoder0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg5~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~36 .lut_mask = 16'h8080;
defparam \inst|RF|reg5~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N29
cycloneii_lcell_ff \inst|RF|reg5[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [4]));

// Location: LCCOMB_X41_Y22_N22
cycloneii_lcell_comb \inst|RF|reg7~36 (
// Equation(s):
// \inst|RF|reg7~36_combout  = (\inst|RF|Decoder0~3_combout  & (\inst|REG_A|Q [4] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~3_combout ),
	.datab(vcc),
	.datac(\inst|REG_A|Q [4]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg7~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~36 .lut_mask = 16'hA000;
defparam \inst|RF|reg7~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N23
cycloneii_lcell_ff \inst|RF|reg7[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [4]));

// Location: LCCOMB_X39_Y22_N26
cycloneii_lcell_comb \inst|RF|Read_DataA[4]~16 (
// Equation(s):
// \inst|RF|Read_DataA[4]~16_combout  = (\inst|RF|Read_DataA[4]~15_combout  & (((\inst|RF|reg7 [4]) # (!\inst|inst7|Q [8])))) # (!\inst|RF|Read_DataA[4]~15_combout  & (\inst|RF|reg5 [4] & (\inst|inst7|Q [8])))

	.dataa(\inst|RF|Read_DataA[4]~15_combout ),
	.datab(\inst|RF|reg5 [4]),
	.datac(\inst|inst7|Q [8]),
	.datad(\inst|RF|reg7 [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[4]~16 .lut_mask = 16'hEA4A;
defparam \inst|RF|Read_DataA[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
cycloneii_lcell_comb \inst|RF|Read_DataA[4]~19 (
// Equation(s):
// \inst|RF|Read_DataA[4]~19_combout  = (\inst|inst7|Q [6] & ((\inst|RF|Read_DataA[4]~16_combout ))) # (!\inst|inst7|Q [6] & (\inst|RF|Read_DataA[4]~18_combout ))

	.dataa(vcc),
	.datab(\inst|RF|Read_DataA[4]~18_combout ),
	.datac(\inst|inst7|Q [6]),
	.datad(\inst|RF|Read_DataA[4]~16_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataA[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataA[4]~19 .lut_mask = 16'hFC0C;
defparam \inst|RF|Read_DataA[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[3]));
// synopsys translate_off
defparam \INST_MEM_OUT[3]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[3]~I .input_power_up = "low";
defparam \INST_MEM_OUT[3]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[3]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[3]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[3]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[3]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[3]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[3]~I .operation_mode = "input";
defparam \INST_MEM_OUT[3]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[3]~I .output_power_up = "low";
defparam \INST_MEM_OUT[3]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
cycloneii_lcell_comb \inst|inst7|Q~13 (
// Equation(s):
// \inst|inst7|Q~13_combout  = (\INST_MEM_OUT~combout [3] & \inst3|RST~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\INST_MEM_OUT~combout [3]),
	.datad(\inst3|RST~regout ),
	.cin(gnd),
	.combout(\inst|inst7|Q~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~13 .lut_mask = 16'hF000;
defparam \inst|inst7|Q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y20_N21
cycloneii_lcell_ff \inst|inst7|Q[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [3]));

// Location: LCCOMB_X43_Y22_N30
cycloneii_lcell_comb \inst|ALU|Mux4~3 (
// Equation(s):
// \inst|ALU|Mux4~3_combout  = (\inst3|A_SEL [1] & (\inst|ALU|neg_a[3]~6_combout  & (\inst|inst7|Q [3] & \inst3|OAP [1])))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|ALU|neg_a[3]~6_combout ),
	.datac(\inst|inst7|Q [3]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux4~3 .lut_mask = 16'h8000;
defparam \inst|ALU|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N2
cycloneii_lcell_comb \inst|ALU|Mux5~1 (
// Equation(s):
// \inst|ALU|Mux5~1_combout  = (\inst3|OAP [1] & (((\inst|ALU|neg_a[2]~4_combout )))) # (!\inst3|OAP [1] & (\inst3|A_SEL [1] & (\inst|RF|Read_DataA[2]~29_combout )))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|RF|Read_DataA[2]~29_combout ),
	.datac(\inst|ALU|neg_a[2]~4_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux5~1 .lut_mask = 16'hF088;
defparam \inst|ALU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N20
cycloneii_lcell_comb \inst|ALU|Mux5~2 (
// Equation(s):
// \inst|ALU|Mux5~2_combout  = (\inst|ALU|Mux5~0_combout  & ((\inst|ALU|Mux5~1_combout ) # (\inst|ALU|carry [1]))) # (!\inst|ALU|Mux5~0_combout  & (\inst|ALU|Mux5~1_combout  & \inst|ALU|carry [1]))

	.dataa(\inst|ALU|Mux5~0_combout ),
	.datab(\inst|ALU|Mux5~1_combout ),
	.datac(\inst|ALU|carry [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|ALU|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux5~2 .lut_mask = 16'hE8E8;
defparam \inst|ALU|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N20
cycloneii_lcell_comb \inst|ALU|carry[2] (
// Equation(s):
// \inst|ALU|carry [2] = (GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & ((\inst|ALU|carry [2]))) # (!GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & (\inst|ALU|Mux5~2_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|Mux5~2_combout ),
	.datac(\inst|ALU|carry [2]),
	.datad(\inst|ALU|Mux1~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|ALU|carry [2]),
	.cout());
// synopsys translate_off
defparam \inst|ALU|carry[2] .lut_mask = 16'hF0CC;
defparam \inst|ALU|carry[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N22
cycloneii_lcell_comb \inst|ALU|Mux4~5 (
// Equation(s):
// \inst|ALU|Mux4~5_combout  = (\inst3|A_SEL [1] & (\inst|inst7|Q [3] $ (((!\inst|ALU|Add1~0_combout  & \inst3|OAP [0])))))

	.dataa(\inst|ALU|Add1~0_combout ),
	.datab(\inst|inst7|Q [3]),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux4~5 .lut_mask = 16'h90C0;
defparam \inst|ALU|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N28
cycloneii_lcell_comb \inst|ALU|Mux4~2 (
// Equation(s):
// \inst|ALU|Mux4~2_combout  = (\inst|RF|Read_DataA[3]~24_combout  & (\inst|ALU|Mux4~5_combout  & (\inst3|A_SEL [1] & !\inst3|OAP [1])))

	.dataa(\inst|RF|Read_DataA[3]~24_combout ),
	.datab(\inst|ALU|Mux4~5_combout ),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux4~2 .lut_mask = 16'h0080;
defparam \inst|ALU|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N24
cycloneii_lcell_comb \inst|ALU|Mux4~4 (
// Equation(s):
// \inst|ALU|Mux4~4_combout  = (\inst|ALU|Mux4~3_combout ) # ((\inst|ALU|Mux4~2_combout ) # ((\inst|ALU|Mux4~7_combout  & \inst|ALU|carry [2])))

	.dataa(\inst|ALU|Mux4~7_combout ),
	.datab(\inst|ALU|Mux4~3_combout ),
	.datac(\inst|ALU|carry [2]),
	.datad(\inst|ALU|Mux4~2_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux4~4 .lut_mask = 16'hFFEC;
defparam \inst|ALU|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N22
cycloneii_lcell_comb \inst|ALU|carry[3] (
// Equation(s):
// \inst|ALU|carry [3] = (GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & ((\inst|ALU|carry [3]))) # (!GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & (\inst|ALU|Mux4~4_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|Mux4~4_combout ),
	.datac(\inst|ALU|Mux1~0clkctrl_outclk ),
	.datad(\inst|ALU|carry [3]),
	.cin(gnd),
	.combout(\inst|ALU|carry [3]),
	.cout());
// synopsys translate_off
defparam \inst|ALU|carry[3] .lut_mask = 16'hFC0C;
defparam \inst|ALU|carry[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N20
cycloneii_lcell_comb \inst|ALU|Mux3~1 (
// Equation(s):
// \inst|ALU|Mux3~1_combout  = (\inst3|A_SEL [1] & ((\inst|inst7|Q [4]) # (!\inst3|OAP [1])))

	.dataa(\inst3|A_SEL [1]),
	.datab(vcc),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux3~1 .lut_mask = 16'hA0AA;
defparam \inst|ALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N18
cycloneii_lcell_comb \inst|MUX_B|Mux3~0 (
// Equation(s):
// \inst|MUX_B|Mux3~0_combout  = (\inst3|A_SEL [1] & \inst|inst7|Q [4])

	.dataa(\inst3|A_SEL [1]),
	.datab(vcc),
	.datac(\inst|inst7|Q [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux3~0 .lut_mask = 16'hA0A0;
defparam \inst|MUX_B|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N26
cycloneii_lcell_comb \inst|ALU|Mux3~0 (
// Equation(s):
// \inst|ALU|Mux3~0_combout  = (\inst3|OAP [0] & ((\inst3|OAP [1] & ((\inst|MUX_B|Mux3~0_combout ))) # (!\inst3|OAP [1] & (\inst|ALU|Add1~4_combout )))) # (!\inst3|OAP [0] & (((\inst|MUX_B|Mux3~0_combout ))))

	.dataa(\inst|ALU|Add1~4_combout ),
	.datab(\inst|MUX_B|Mux3~0_combout ),
	.datac(\inst3|OAP [0]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux3~0 .lut_mask = 16'hCCAC;
defparam \inst|ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N14
cycloneii_lcell_comb \inst|ALU|Mux3~2 (
// Equation(s):
// \inst|ALU|Mux3~2_combout  = (\inst|ALU|carry [3] & ((!\inst|ALU|Mux3~0_combout ))) # (!\inst|ALU|carry [3] & (\inst|ALU|Mux3~1_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|carry [3]),
	.datac(\inst|ALU|Mux3~1_combout ),
	.datad(\inst|ALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux3~2 .lut_mask = 16'h30FC;
defparam \inst|ALU|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N10
cycloneii_lcell_comb \inst|ALU|Mux3~4 (
// Equation(s):
// \inst|ALU|Mux3~4_combout  = (\inst|ALU|Mux3~2_combout  & ((\inst3|OAP [1] & ((\inst|ALU|neg_a[4]~8_combout ))) # (!\inst3|OAP [1] & (\inst|ALU|Mux3~3_combout )))) # (!\inst|ALU|Mux3~2_combout  & (\inst|ALU|Mux3~3_combout ))

	.dataa(\inst|ALU|Mux3~3_combout ),
	.datab(\inst|ALU|Mux3~2_combout ),
	.datac(\inst|ALU|neg_a[4]~8_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux3~4 .lut_mask = 16'hE2AA;
defparam \inst|ALU|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N22
cycloneii_lcell_comb \inst|ALU|carry[4] (
// Equation(s):
// \inst|ALU|carry [4] = (GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & ((\inst|ALU|carry [4]))) # (!GLOBAL(\inst|ALU|Mux1~0clkctrl_outclk ) & (\inst|ALU|Mux3~4_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|Mux3~4_combout ),
	.datac(\inst|ALU|Mux1~0clkctrl_outclk ),
	.datad(\inst|ALU|carry [4]),
	.cin(gnd),
	.combout(\inst|ALU|carry [4]),
	.cout());
// synopsys translate_off
defparam \inst|ALU|carry[4] .lut_mask = 16'hFC0C;
defparam \inst|ALU|carry[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N8
cycloneii_lcell_comb \inst|ALU|Add1~1 (
// Equation(s):
// \inst|ALU|Add1~1_combout  = ((\inst|inst7|Q [4]) # (\inst|inst7|Q [3])) # (!\inst|ALU|Add1~0_combout )

	.dataa(\inst|ALU|Add1~0_combout ),
	.datab(\inst|inst7|Q [4]),
	.datac(\inst|inst7|Q [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|ALU|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Add1~1 .lut_mask = 16'hFDFD;
defparam \inst|ALU|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
cycloneii_lcell_comb \inst|ALU|Add1~3 (
// Equation(s):
// \inst|ALU|Add1~3_combout  = (\inst3|A_SEL [1] & (\inst|ALU|Add1~1_combout  $ (\inst|inst7|Q [5])))

	.dataa(vcc),
	.datab(\inst|ALU|Add1~1_combout ),
	.datac(\inst|inst7|Q [5]),
	.datad(\inst3|A_SEL [1]),
	.cin(gnd),
	.combout(\inst|ALU|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Add1~3 .lut_mask = 16'h3C00;
defparam \inst|ALU|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
cycloneii_lcell_comb \inst|ALU|Mux10~5 (
// Equation(s):
// \inst|ALU|Mux10~5_combout  = \inst|ALU|carry [4] $ (((\inst3|OAP [0] & ((\inst|ALU|Add1~3_combout ))) # (!\inst3|OAP [0] & (\inst|MUX_B|Mux0~0_combout ))))

	.dataa(\inst|MUX_B|Mux0~0_combout ),
	.datab(\inst|ALU|carry [4]),
	.datac(\inst|ALU|Add1~3_combout ),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux10~5 .lut_mask = 16'h3C66;
defparam \inst|ALU|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N26
cycloneii_lcell_comb \inst|ALU|Mux10~6 (
// Equation(s):
// \inst|ALU|Mux10~6_combout  = \inst|ALU|Mux10~5_combout  $ (((\inst|ALU|neg_a[5]~10_combout  & \inst3|OAP [1])))

	.dataa(vcc),
	.datab(\inst|ALU|neg_a[5]~10_combout ),
	.datac(\inst|ALU|Mux10~5_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux10~6 .lut_mask = 16'h3CF0;
defparam \inst|ALU|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
cycloneii_lcell_comb \inst|ALU|Mux10~7 (
// Equation(s):
// \inst|ALU|Mux10~7_combout  = (\inst3|OAP [1] & ((\inst3|OAP [0] & (\inst|ALU|Mux10~4_combout )) # (!\inst3|OAP [0] & ((\inst|ALU|Mux10~6_combout ))))) # (!\inst3|OAP [1] & (\inst|ALU|Mux10~4_combout  $ ((\inst|ALU|Mux10~6_combout ))))

	.dataa(\inst|ALU|Mux10~4_combout ),
	.datab(\inst|ALU|Mux10~6_combout ),
	.datac(\inst3|OAP [1]),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux10~7 .lut_mask = 16'hA6C6;
defparam \inst|ALU|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N8
cycloneii_lcell_comb \inst|REG_A|Q~3 (
// Equation(s):
// \inst|REG_A|Q~3_combout  = (\inst3|RST~regout  & ((\inst|ALU|Mux10~3_combout ) # ((\inst|ALU|Mux10~7_combout  & !\inst3|OAP [2]))))

	.dataa(\inst3|RST~regout ),
	.datab(\inst|ALU|Mux10~3_combout ),
	.datac(\inst|ALU|Mux10~7_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|REG_A|Q~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~3 .lut_mask = 16'h88A8;
defparam \inst|REG_A|Q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N9
cycloneii_lcell_ff \inst|REG_A|Q[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [5]));

// Location: LCCOMB_X43_Y22_N26
cycloneii_lcell_comb \inst|ALU|temp~6 (
// Equation(s):
// \inst|ALU|temp~6_combout  = \inst|ALU|carry [2] $ (\inst|ALU|neg_a[3]~6_combout  $ (((\inst3|A_SEL [1] & \inst|inst7|Q [3]))))

	.dataa(\inst|ALU|carry [2]),
	.datab(\inst|ALU|neg_a[3]~6_combout ),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|ALU|temp~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|temp~6 .lut_mask = 16'h9666;
defparam \inst|ALU|temp~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N16
cycloneii_lcell_comb \inst|ALU|temp~5 (
// Equation(s):
// \inst|ALU|temp~5_combout  = (\inst3|A_SEL [1] & ((\inst|RF|Read_DataA[3]~24_combout ) # (\inst|inst7|Q [3])))

	.dataa(\inst|RF|Read_DataA[3]~24_combout ),
	.datab(\inst|inst7|Q [3]),
	.datac(\inst3|A_SEL [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|ALU|temp~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|temp~5 .lut_mask = 16'hE0E0;
defparam \inst|ALU|temp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y22_N18
cycloneii_lcell_comb \inst|ALU|Mux12~4 (
// Equation(s):
// \inst|ALU|Mux12~4_combout  = (\inst|ALU|Mux12~3_combout  & (((\inst|ALU|temp~5_combout ) # (!\inst3|OAP [1])))) # (!\inst|ALU|Mux12~3_combout  & (\inst|ALU|temp~6_combout  & ((\inst3|OAP [1]))))

	.dataa(\inst|ALU|Mux12~3_combout ),
	.datab(\inst|ALU|temp~6_combout ),
	.datac(\inst|ALU|temp~5_combout ),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux12~4 .lut_mask = 16'hE4AA;
defparam \inst|ALU|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
cycloneii_lcell_comb \inst|ALU|Mux12~2 (
// Equation(s):
// \inst|ALU|Mux12~2_combout  = (\inst3|A_SEL [1] & (\inst|RF|Read_DataA[3]~24_combout  $ (((\inst3|OAP [0]))))) # (!\inst3|A_SEL [1] & (((\inst3|OAP [1] & \inst3|OAP [0]))))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|RF|Read_DataA[3]~24_combout ),
	.datac(\inst3|OAP [1]),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux12~2 .lut_mask = 16'h7288;
defparam \inst|ALU|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
cycloneii_lcell_comb \inst|ALU|Mux12~6 (
// Equation(s):
// \inst|ALU|Mux12~6_combout  = (\inst3|OAP [1] & (\inst|ALU|Mux12~2_combout  $ (((\inst3|A_SEL [1] & \inst|inst7|Q [3]))))) # (!\inst3|OAP [1] & (((\inst|ALU|Mux12~2_combout  & \inst|inst7|Q [3]))))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|ALU|Mux12~2_combout ),
	.datac(\inst3|OAP [1]),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|ALU|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux12~6 .lut_mask = 16'h6CC0;
defparam \inst|ALU|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N2
cycloneii_lcell_comb \inst|REG_A|Q~5 (
// Equation(s):
// \inst|REG_A|Q~5_combout  = (\inst3|RST~regout  & ((\inst3|OAP [2] & ((\inst|ALU|Mux12~6_combout ))) # (!\inst3|OAP [2] & (\inst|ALU|Mux12~4_combout ))))

	.dataa(\inst3|RST~regout ),
	.datab(\inst|ALU|Mux12~4_combout ),
	.datac(\inst|ALU|Mux12~6_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|REG_A|Q~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_A|Q~5 .lut_mask = 16'hA088;
defparam \inst|REG_A|Q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N3
cycloneii_lcell_ff \inst|REG_A|Q[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_A|Q~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|REG_A|Q[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_A|Q [3]));

// Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INST_MEM_OUT[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INST_MEM_OUT~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INST_MEM_OUT[14]));
// synopsys translate_off
defparam \INST_MEM_OUT[14]~I .input_async_reset = "none";
defparam \INST_MEM_OUT[14]~I .input_power_up = "low";
defparam \INST_MEM_OUT[14]~I .input_register_mode = "none";
defparam \INST_MEM_OUT[14]~I .input_sync_reset = "none";
defparam \INST_MEM_OUT[14]~I .oe_async_reset = "none";
defparam \INST_MEM_OUT[14]~I .oe_power_up = "low";
defparam \INST_MEM_OUT[14]~I .oe_register_mode = "none";
defparam \INST_MEM_OUT[14]~I .oe_sync_reset = "none";
defparam \INST_MEM_OUT[14]~I .operation_mode = "input";
defparam \INST_MEM_OUT[14]~I .output_async_reset = "none";
defparam \INST_MEM_OUT[14]~I .output_power_up = "low";
defparam \INST_MEM_OUT[14]~I .output_register_mode = "none";
defparam \INST_MEM_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N10
cycloneii_lcell_comb \inst|inst7|Q~2 (
// Equation(s):
// \inst|inst7|Q~2_combout  = (\inst3|RST~regout  & \INST_MEM_OUT~combout [14])

	.dataa(\inst3|RST~regout ),
	.datab(vcc),
	.datac(\INST_MEM_OUT~combout [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst7|Q~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst7|Q~2 .lut_mask = 16'hA0A0;
defparam \inst|inst7|Q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y20_N11
cycloneii_lcell_ff \inst|inst7|Q[14] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|inst7|Q~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst7|Q[13]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst7|Q [14]));

// Location: LCCOMB_X42_Y20_N12
cycloneii_lcell_comb \inst|ALU|Mux8~2 (
// Equation(s):
// \inst|ALU|Mux8~2_combout  = (\inst|inst7|Q [5] & (\inst3|A_SEL [1] & !\inst3|OAP [1]))

	.dataa(\inst|inst7|Q [5]),
	.datab(vcc),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux8~2 .lut_mask = 16'h00A0;
defparam \inst|ALU|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N30
cycloneii_lcell_comb \inst|ALU|Mux8~3 (
// Equation(s):
// \inst|ALU|Mux8~3_combout  = (\inst|ALU|Mux8~2_combout  & ((\inst|RF|Read_DataA[7]~4_combout  & ((!\inst3|A_SEL [1]) # (!\inst3|OAP [0]))) # (!\inst|RF|Read_DataA[7]~4_combout  & (\inst3|OAP [0]))))

	.dataa(\inst|RF|Read_DataA[7]~4_combout ),
	.datab(\inst3|OAP [0]),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst|ALU|Mux8~2_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux8~3 .lut_mask = 16'h6E00;
defparam \inst|ALU|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N24
cycloneii_lcell_comb \inst|ALU|Mux8~10 (
// Equation(s):
// \inst|ALU|Mux8~10_combout  = \inst3|OAP [0] $ (((\inst3|A_SEL [1] & (\inst|inst7|Q [5] $ (\inst|RF|Read_DataA[7]~4_combout )))))

	.dataa(\inst|inst7|Q [5]),
	.datab(\inst3|A_SEL [1]),
	.datac(\inst|RF|Read_DataA[7]~4_combout ),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux8~10 .lut_mask = 16'hB748;
defparam \inst|ALU|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N16
cycloneii_lcell_comb \inst|ALU|Mux8~4 (
// Equation(s):
// \inst|ALU|Mux8~4_combout  = (\inst3|OAP [2] & ((\inst|ALU|Mux8~3_combout ) # ((\inst3|OAP [1] & \inst|ALU|Mux8~10_combout ))))

	.dataa(\inst3|OAP [1]),
	.datab(\inst|ALU|Mux8~3_combout ),
	.datac(\inst|ALU|Mux8~10_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux8~4 .lut_mask = 16'hEC00;
defparam \inst|ALU|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N26
cycloneii_lcell_comb \inst|ALU|Mux8~9 (
// Equation(s):
// \inst|ALU|Mux8~9_combout  = (\inst|ALU|Mux8~4_combout ) # ((\inst|ALU|Mux8~8_combout  & !\inst3|OAP [2]))

	.dataa(vcc),
	.datab(\inst|ALU|Mux8~8_combout ),
	.datac(\inst|ALU|Mux8~4_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux8~9 .lut_mask = 16'hF0FC;
defparam \inst|ALU|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N18
cycloneii_lcell_comb \inst|ALU|Mux9~9 (
// Equation(s):
// \inst|ALU|Mux9~9_combout  = \inst3|OAP [0] $ (((\inst3|A_SEL [1] & (\inst|inst7|Q [5] $ (\inst|RF|Read_DataA[6]~9_combout )))))

	.dataa(\inst|inst7|Q [5]),
	.datab(\inst|RF|Read_DataA[6]~9_combout ),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux9~9 .lut_mask = 16'h9F60;
defparam \inst|ALU|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N4
cycloneii_lcell_comb \inst|ALU|Mux9~2 (
// Equation(s):
// \inst|ALU|Mux9~2_combout  = (\inst|ALU|Mux8~2_combout  & ((\inst|RF|Read_DataA[6]~9_combout  & ((!\inst3|OAP [0]) # (!\inst3|A_SEL [1]))) # (!\inst|RF|Read_DataA[6]~9_combout  & ((\inst3|OAP [0])))))

	.dataa(\inst|ALU|Mux8~2_combout ),
	.datab(\inst|RF|Read_DataA[6]~9_combout ),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst3|OAP [0]),
	.cin(gnd),
	.combout(\inst|ALU|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux9~2 .lut_mask = 16'h2A88;
defparam \inst|ALU|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N6
cycloneii_lcell_comb \inst|ALU|Mux9~3 (
// Equation(s):
// \inst|ALU|Mux9~3_combout  = (\inst3|OAP [2] & ((\inst|ALU|Mux9~2_combout ) # ((\inst3|OAP [1] & \inst|ALU|Mux9~9_combout ))))

	.dataa(\inst3|OAP [1]),
	.datab(\inst|ALU|Mux9~9_combout ),
	.datac(\inst|ALU|Mux9~2_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux9~3 .lut_mask = 16'hF800;
defparam \inst|ALU|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N8
cycloneii_lcell_comb \inst|ALU|Mux9~8 (
// Equation(s):
// \inst|ALU|Mux9~8_combout  = (\inst|ALU|Mux9~3_combout ) # ((\inst|ALU|Mux9~7_combout  & !\inst3|OAP [2]))

	.dataa(\inst|ALU|Mux9~3_combout ),
	.datab(vcc),
	.datac(\inst|ALU|Mux9~7_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux9~8 .lut_mask = 16'hAAFA;
defparam \inst|ALU|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N12
cycloneii_lcell_comb \inst|ALU|Mux10~8 (
// Equation(s):
// \inst|ALU|Mux10~8_combout  = (\inst|ALU|Mux10~3_combout ) # ((\inst|ALU|Mux10~7_combout  & !\inst3|OAP [2]))

	.dataa(vcc),
	.datab(\inst|ALU|Mux10~3_combout ),
	.datac(\inst|ALU|Mux10~7_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux10~8 .lut_mask = 16'hCCFC;
defparam \inst|ALU|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y22_N0
cycloneii_lcell_comb \inst|ALU|Mux11~7 (
// Equation(s):
// \inst|ALU|Mux11~7_combout  = (\inst3|OAP [2] & (\inst|ALU|Mux11~8_combout )) # (!\inst3|OAP [2] & ((\inst|ALU|Mux11~6_combout )))

	.dataa(vcc),
	.datab(\inst|ALU|Mux11~8_combout ),
	.datac(\inst|ALU|Mux11~6_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux11~7 .lut_mask = 16'hCCF0;
defparam \inst|ALU|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N30
cycloneii_lcell_comb \inst|ALU|Mux12~5 (
// Equation(s):
// \inst|ALU|Mux12~5_combout  = (\inst3|OAP [2] & ((\inst|ALU|Mux12~6_combout ))) # (!\inst3|OAP [2] & (\inst|ALU|Mux12~4_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|Mux12~4_combout ),
	.datac(\inst|ALU|Mux12~6_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux12~5 .lut_mask = 16'hF0CC;
defparam \inst|ALU|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y22_N12
cycloneii_lcell_comb \inst|ALU|Mux13~7 (
// Equation(s):
// \inst|ALU|Mux13~7_combout  = (\inst3|OAP [2] & ((\inst|ALU|Mux13~8_combout ))) # (!\inst3|OAP [2] & (\inst|ALU|Mux13~6_combout ))

	.dataa(vcc),
	.datab(\inst|ALU|Mux13~6_combout ),
	.datac(\inst3|OAP [2]),
	.datad(\inst|ALU|Mux13~8_combout ),
	.cin(gnd),
	.combout(\inst|ALU|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux13~7 .lut_mask = 16'hFC0C;
defparam \inst|ALU|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N18
cycloneii_lcell_comb \inst|MUX_B|Mux6~0 (
// Equation(s):
// \inst|MUX_B|Mux6~0_combout  = (\inst3|A_SEL [1] & \inst|inst7|Q [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst3|A_SEL [1]),
	.datad(\inst|inst7|Q [1]),
	.cin(gnd),
	.combout(\inst|MUX_B|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_B|Mux6~0 .lut_mask = 16'hF000;
defparam \inst|MUX_B|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N26
cycloneii_lcell_comb \inst|ALU|Mux14~12 (
// Equation(s):
// \inst|ALU|Mux14~12_combout  = (\inst3|OAP [1] & (\inst|MUX_A|Mux6~0_combout  $ (\inst|MUX_B|Mux6~0_combout  $ (\inst3|OAP [0]))))

	.dataa(\inst|MUX_A|Mux6~0_combout ),
	.datab(\inst|MUX_B|Mux6~0_combout ),
	.datac(\inst3|OAP [0]),
	.datad(\inst3|OAP [1]),
	.cin(gnd),
	.combout(\inst|ALU|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux14~12 .lut_mask = 16'h9600;
defparam \inst|ALU|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y20_N0
cycloneii_lcell_comb \inst|ALU|Mux14~15 (
// Equation(s):
// \inst|ALU|Mux14~15_combout  = (\inst3|OAP [2] & ((\inst|ALU|Mux14~12_combout ) # ((\inst|ALU|Mux14~14_combout )))) # (!\inst3|OAP [2] & (((\inst|ALU|Mux14~11_combout ))))

	.dataa(\inst|ALU|Mux14~12_combout ),
	.datab(\inst|ALU|Mux14~11_combout ),
	.datac(\inst|ALU|Mux14~14_combout ),
	.datad(\inst3|OAP [2]),
	.cin(gnd),
	.combout(\inst|ALU|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|ALU|Mux14~15 .lut_mask = 16'hFACC;
defparam \inst|ALU|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
cycloneii_lcell_comb \inst|RF|Read_DataB[7]~2 (
// Equation(s):
// \inst|RF|Read_DataB[7]~2_combout  = (\inst|inst7|Q [5] & (((\inst|RF|reg4 [7]) # (\inst|inst7|Q [4])))) # (!\inst|inst7|Q [5] & (\inst|RF|reg0 [7] & ((!\inst|inst7|Q [4]))))

	.dataa(\inst|RF|reg0 [7]),
	.datab(\inst|RF|reg4 [7]),
	.datac(\inst|inst7|Q [5]),
	.datad(\inst|inst7|Q [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[7]~2 .lut_mask = 16'hF0CA;
defparam \inst|RF|Read_DataB[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N6
cycloneii_lcell_comb \inst|RF|Read_DataB[7]~3 (
// Equation(s):
// \inst|RF|Read_DataB[7]~3_combout  = (\inst|inst7|Q [4] & ((\inst|RF|Read_DataB[7]~2_combout  & (\inst|RF|reg6 [7])) # (!\inst|RF|Read_DataB[7]~2_combout  & ((\inst|RF|reg2 [7]))))) # (!\inst|inst7|Q [4] & (((\inst|RF|Read_DataB[7]~2_combout ))))

	.dataa(\inst|RF|reg6 [7]),
	.datab(\inst|inst7|Q [4]),
	.datac(\inst|RF|reg2 [7]),
	.datad(\inst|RF|Read_DataB[7]~2_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[7]~3 .lut_mask = 16'hBBC0;
defparam \inst|RF|Read_DataB[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cycloneii_lcell_comb \inst|RF|reg3~33 (
// Equation(s):
// \inst|RF|reg3~33_combout  = (\inst|RF|Decoder0~1_combout  & (\inst3|D_SEL [0] & \inst|REG_A|Q [7]))

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~1_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(\inst|REG_A|Q [7]),
	.cin(gnd),
	.combout(\inst|RF|reg3~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~33 .lut_mask = 16'hC000;
defparam \inst|RF|reg3~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N17
cycloneii_lcell_ff \inst|RF|reg3[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [7]));

// Location: LCCOMB_X41_Y21_N26
cycloneii_lcell_comb \inst|RF|Read_DataB[7]~1 (
// Equation(s):
// \inst|RF|Read_DataB[7]~1_combout  = (\inst|RF|Read_DataB[7]~0_combout  & (((\inst|RF|reg7 [7])) # (!\inst|inst7|Q [4]))) # (!\inst|RF|Read_DataB[7]~0_combout  & (\inst|inst7|Q [4] & (\inst|RF|reg3 [7])))

	.dataa(\inst|RF|Read_DataB[7]~0_combout ),
	.datab(\inst|inst7|Q [4]),
	.datac(\inst|RF|reg3 [7]),
	.datad(\inst|RF|reg7 [7]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[7]~1 .lut_mask = 16'hEA62;
defparam \inst|RF|Read_DataB[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
cycloneii_lcell_comb \inst|RF|Read_DataB[7]~4 (
// Equation(s):
// \inst|RF|Read_DataB[7]~4_combout  = (\inst|inst7|Q [3] & ((\inst|RF|Read_DataB[7]~1_combout ))) # (!\inst|inst7|Q [3] & (\inst|RF|Read_DataB[7]~3_combout ))

	.dataa(\inst|RF|Read_DataB[7]~3_combout ),
	.datab(vcc),
	.datac(\inst|inst7|Q [3]),
	.datad(\inst|RF|Read_DataB[7]~1_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[7]~4 .lut_mask = 16'hFA0A;
defparam \inst|RF|Read_DataB[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
cycloneii_lcell_comb \inst|RF|Read_DataB[6]~7 (
// Equation(s):
// \inst|RF|Read_DataB[6]~7_combout  = (\inst|inst7|Q [5] & (((\inst|RF|reg4 [6]) # (\inst|inst7|Q [4])))) # (!\inst|inst7|Q [5] & (\inst|RF|reg0 [6] & ((!\inst|inst7|Q [4]))))

	.dataa(\inst|RF|reg0 [6]),
	.datab(\inst|RF|reg4 [6]),
	.datac(\inst|inst7|Q [5]),
	.datad(\inst|inst7|Q [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[6]~7 .lut_mask = 16'hF0CA;
defparam \inst|RF|Read_DataB[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
cycloneii_lcell_comb \inst|RF|Read_DataB[6]~8 (
// Equation(s):
// \inst|RF|Read_DataB[6]~8_combout  = (\inst|inst7|Q [4] & ((\inst|RF|Read_DataB[6]~7_combout  & (\inst|RF|reg6 [6])) # (!\inst|RF|Read_DataB[6]~7_combout  & ((\inst|RF|reg2 [6]))))) # (!\inst|inst7|Q [4] & (((\inst|RF|Read_DataB[6]~7_combout ))))

	.dataa(\inst|RF|reg6 [6]),
	.datab(\inst|inst7|Q [4]),
	.datac(\inst|RF|reg2 [6]),
	.datad(\inst|RF|Read_DataB[6]~7_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[6]~8 .lut_mask = 16'hBBC0;
defparam \inst|RF|Read_DataB[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
cycloneii_lcell_comb \inst|RF|Read_DataB[6]~5 (
// Equation(s):
// \inst|RF|Read_DataB[6]~5_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [5])))) # (!\inst|inst7|Q [4] & ((\inst|inst7|Q [5] & (\inst|RF|reg5 [6])) # (!\inst|inst7|Q [5] & ((\inst|RF|reg1 [6])))))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|reg5 [6]),
	.datac(\inst|inst7|Q [5]),
	.datad(\inst|RF|reg1 [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[6]~5 .lut_mask = 16'hE5E0;
defparam \inst|RF|Read_DataB[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
cycloneii_lcell_comb \inst|RF|Read_DataB[6]~6 (
// Equation(s):
// \inst|RF|Read_DataB[6]~6_combout  = (\inst|inst7|Q [4] & ((\inst|RF|Read_DataB[6]~5_combout  & ((\inst|RF|reg7 [6]))) # (!\inst|RF|Read_DataB[6]~5_combout  & (\inst|RF|reg3 [6])))) # (!\inst|inst7|Q [4] & (\inst|RF|Read_DataB[6]~5_combout ))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|Read_DataB[6]~5_combout ),
	.datac(\inst|RF|reg3 [6]),
	.datad(\inst|RF|reg7 [6]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[6]~6 .lut_mask = 16'hEC64;
defparam \inst|RF|Read_DataB[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
cycloneii_lcell_comb \inst|RF|Read_DataB[6]~9 (
// Equation(s):
// \inst|RF|Read_DataB[6]~9_combout  = (\inst|inst7|Q [3] & ((\inst|RF|Read_DataB[6]~6_combout ))) # (!\inst|inst7|Q [3] & (\inst|RF|Read_DataB[6]~8_combout ))

	.dataa(\inst|RF|Read_DataB[6]~8_combout ),
	.datab(\inst|RF|Read_DataB[6]~6_combout ),
	.datac(\inst|inst7|Q [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[6]~9 .lut_mask = 16'hCACA;
defparam \inst|RF|Read_DataB[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N4
cycloneii_lcell_comb \inst|RF|reg2~35 (
// Equation(s):
// \inst|RF|reg2~35_combout  = (\inst|RF|Decoder0~4_combout  & (\inst|REG_A|Q [5] & \inst3|D_SEL [0]))

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~4_combout ),
	.datac(\inst|REG_A|Q [5]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg2~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~35 .lut_mask = 16'hC000;
defparam \inst|RF|reg2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N5
cycloneii_lcell_ff \inst|RF|reg2[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [5]));

// Location: LCCOMB_X40_Y19_N6
cycloneii_lcell_comb \inst|RF|Read_DataB[5]~13 (
// Equation(s):
// \inst|RF|Read_DataB[5]~13_combout  = (\inst|RF|Read_DataB[5]~12_combout  & ((\inst|RF|reg6 [5]) # ((!\inst|inst7|Q [4])))) # (!\inst|RF|Read_DataB[5]~12_combout  & (((\inst|RF|reg2 [5] & \inst|inst7|Q [4]))))

	.dataa(\inst|RF|Read_DataB[5]~12_combout ),
	.datab(\inst|RF|reg6 [5]),
	.datac(\inst|RF|reg2 [5]),
	.datad(\inst|inst7|Q [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[5]~13 .lut_mask = 16'hD8AA;
defparam \inst|RF|Read_DataB[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N16
cycloneii_lcell_comb \inst|RF|Read_DataB[5]~10 (
// Equation(s):
// \inst|RF|Read_DataB[5]~10_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [5])))) # (!\inst|inst7|Q [4] & ((\inst|inst7|Q [5] & (\inst|RF|reg5 [5])) # (!\inst|inst7|Q [5] & ((\inst|RF|reg1 [5])))))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|reg5 [5]),
	.datac(\inst|RF|reg1 [5]),
	.datad(\inst|inst7|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[5]~10 .lut_mask = 16'hEE50;
defparam \inst|RF|Read_DataB[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N18
cycloneii_lcell_comb \inst|RF|Read_DataB[5]~11 (
// Equation(s):
// \inst|RF|Read_DataB[5]~11_combout  = (\inst|inst7|Q [4] & ((\inst|RF|Read_DataB[5]~10_combout  & ((\inst|RF|reg7 [5]))) # (!\inst|RF|Read_DataB[5]~10_combout  & (\inst|RF|reg3 [5])))) # (!\inst|inst7|Q [4] & (((\inst|RF|Read_DataB[5]~10_combout ))))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|reg3 [5]),
	.datac(\inst|RF|Read_DataB[5]~10_combout ),
	.datad(\inst|RF|reg7 [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[5]~11 .lut_mask = 16'hF858;
defparam \inst|RF|Read_DataB[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N0
cycloneii_lcell_comb \inst|RF|Read_DataB[5]~14 (
// Equation(s):
// \inst|RF|Read_DataB[5]~14_combout  = (\inst|inst7|Q [3] & ((\inst|RF|Read_DataB[5]~11_combout ))) # (!\inst|inst7|Q [3] & (\inst|RF|Read_DataB[5]~13_combout ))

	.dataa(\inst|RF|Read_DataB[5]~13_combout ),
	.datab(\inst|RF|Read_DataB[5]~11_combout ),
	.datac(vcc),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[5]~14 .lut_mask = 16'hCCAA;
defparam \inst|RF|Read_DataB[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
cycloneii_lcell_comb \inst|RF|reg3~36 (
// Equation(s):
// \inst|RF|reg3~36_combout  = (\inst3|D_SEL [0] & (\inst|RF|Decoder0~1_combout  & \inst|REG_A|Q [4]))

	.dataa(\inst3|D_SEL [0]),
	.datab(\inst|RF|Decoder0~1_combout ),
	.datac(vcc),
	.datad(\inst|REG_A|Q [4]),
	.cin(gnd),
	.combout(\inst|RF|reg3~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~36 .lut_mask = 16'h8800;
defparam \inst|RF|reg3~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N31
cycloneii_lcell_ff \inst|RF|reg3[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [4]));

// Location: LCCOMB_X39_Y22_N10
cycloneii_lcell_comb \inst|RF|Read_DataB[4]~16 (
// Equation(s):
// \inst|RF|Read_DataB[4]~16_combout  = (\inst|RF|Read_DataB[4]~15_combout  & (((\inst|RF|reg7 [4]) # (!\inst|inst7|Q [4])))) # (!\inst|RF|Read_DataB[4]~15_combout  & (\inst|RF|reg3 [4] & (\inst|inst7|Q [4])))

	.dataa(\inst|RF|Read_DataB[4]~15_combout ),
	.datab(\inst|RF|reg3 [4]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|RF|reg7 [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[4]~16 .lut_mask = 16'hEA4A;
defparam \inst|RF|Read_DataB[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N6
cycloneii_lcell_comb \inst|RF|reg6~36 (
// Equation(s):
// \inst|RF|reg6~36_combout  = (\inst|RF|Decoder0~7_combout  & (\inst|REG_A|Q [4] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~7_combout ),
	.datab(vcc),
	.datac(\inst|REG_A|Q [4]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg6~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~36 .lut_mask = 16'hA000;
defparam \inst|RF|reg6~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N7
cycloneii_lcell_ff \inst|RF|reg6[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [4]));

// Location: LCCOMB_X39_Y22_N14
cycloneii_lcell_comb \inst|RF|Read_DataB[4]~18 (
// Equation(s):
// \inst|RF|Read_DataB[4]~18_combout  = (\inst|RF|Read_DataB[4]~17_combout  & (((\inst|RF|reg6 [4]) # (!\inst|inst7|Q [4])))) # (!\inst|RF|Read_DataB[4]~17_combout  & (\inst|RF|reg2 [4] & (\inst|inst7|Q [4])))

	.dataa(\inst|RF|Read_DataB[4]~17_combout ),
	.datab(\inst|RF|reg2 [4]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|RF|reg6 [4]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[4]~18 .lut_mask = 16'hEA4A;
defparam \inst|RF|Read_DataB[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
cycloneii_lcell_comb \inst|RF|Read_DataB[4]~19 (
// Equation(s):
// \inst|RF|Read_DataB[4]~19_combout  = (\inst|inst7|Q [3] & (\inst|RF|Read_DataB[4]~16_combout )) # (!\inst|inst7|Q [3] & ((\inst|RF|Read_DataB[4]~18_combout )))

	.dataa(\inst|RF|Read_DataB[4]~16_combout ),
	.datab(\inst|inst7|Q [3]),
	.datac(\inst|RF|Read_DataB[4]~18_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[4]~19 .lut_mask = 16'hB8B8;
defparam \inst|RF|Read_DataB[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N24
cycloneii_lcell_comb \inst|RF|reg5~37 (
// Equation(s):
// \inst|RF|reg5~37_combout  = (\inst|REG_A|Q [3] & (\inst3|D_SEL [0] & \inst|RF|Decoder0~0_combout ))

	.dataa(vcc),
	.datab(\inst|REG_A|Q [3]),
	.datac(\inst3|D_SEL [0]),
	.datad(\inst|RF|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\inst|RF|reg5~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~37 .lut_mask = 16'hC000;
defparam \inst|RF|reg5~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N25
cycloneii_lcell_ff \inst|RF|reg5[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [3]));

// Location: LCCOMB_X39_Y22_N18
cycloneii_lcell_comb \inst|RF|Read_DataB[3]~20 (
// Equation(s):
// \inst|RF|Read_DataB[3]~20_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [5])))) # (!\inst|inst7|Q [4] & ((\inst|inst7|Q [5] & ((\inst|RF|reg5 [3]))) # (!\inst|inst7|Q [5] & (\inst|RF|reg1 [3]))))

	.dataa(\inst|RF|reg1 [3]),
	.datab(\inst|inst7|Q [4]),
	.datac(\inst|RF|reg5 [3]),
	.datad(\inst|inst7|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[3]~20 .lut_mask = 16'hFC22;
defparam \inst|RF|Read_DataB[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
cycloneii_lcell_comb \inst|RF|Read_DataB[3]~21 (
// Equation(s):
// \inst|RF|Read_DataB[3]~21_combout  = (\inst|inst7|Q [4] & ((\inst|RF|Read_DataB[3]~20_combout  & ((\inst|RF|reg7 [3]))) # (!\inst|RF|Read_DataB[3]~20_combout  & (\inst|RF|reg3 [3])))) # (!\inst|inst7|Q [4] & (((\inst|RF|Read_DataB[3]~20_combout ))))

	.dataa(\inst|RF|reg3 [3]),
	.datab(\inst|RF|reg7 [3]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|RF|Read_DataB[3]~20_combout ),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[3]~21 .lut_mask = 16'hCFA0;
defparam \inst|RF|Read_DataB[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N0
cycloneii_lcell_comb \inst|RF|reg0~37 (
// Equation(s):
// \inst|RF|reg0~37_combout  = (\inst|RF|Decoder0~6_combout  & (\inst|REG_A|Q [3] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~6_combout ),
	.datab(\inst|REG_A|Q [3]),
	.datac(vcc),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg0~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~37 .lut_mask = 16'h8800;
defparam \inst|RF|reg0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N1
cycloneii_lcell_ff \inst|RF|reg0[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [3]));

// Location: LCCOMB_X39_Y20_N30
cycloneii_lcell_comb \inst|RF|Read_DataB[3]~22 (
// Equation(s):
// \inst|RF|Read_DataB[3]~22_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [5])))) # (!\inst|inst7|Q [4] & ((\inst|inst7|Q [5] & (\inst|RF|reg4 [3])) # (!\inst|inst7|Q [5] & ((\inst|RF|reg0 [3])))))

	.dataa(\inst|RF|reg4 [3]),
	.datab(\inst|RF|reg0 [3]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|inst7|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[3]~22 .lut_mask = 16'hFA0C;
defparam \inst|RF|Read_DataB[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N14
cycloneii_lcell_comb \inst|RF|Decoder0~7 (
// Equation(s):
// \inst|RF|Decoder0~7_combout  = (!\inst|inst7|Q [9] & (\inst|inst7|Q [10] & \inst|inst7|Q [11]))

	.dataa(\inst|inst7|Q [9]),
	.datab(vcc),
	.datac(\inst|inst7|Q [10]),
	.datad(\inst|inst7|Q [11]),
	.cin(gnd),
	.combout(\inst|RF|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Decoder0~7 .lut_mask = 16'h5000;
defparam \inst|RF|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
cycloneii_lcell_comb \inst|RF|reg6~37 (
// Equation(s):
// \inst|RF|reg6~37_combout  = (\inst|REG_A|Q [3] & (\inst|RF|Decoder0~7_combout  & \inst3|D_SEL [0]))

	.dataa(\inst|REG_A|Q [3]),
	.datab(\inst|RF|Decoder0~7_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg6~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg6~37 .lut_mask = 16'h8080;
defparam \inst|RF|reg6~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N19
cycloneii_lcell_ff \inst|RF|reg6[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg6~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg6[5]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg6 [3]));

// Location: LCCOMB_X39_Y20_N8
cycloneii_lcell_comb \inst|RF|Read_DataB[3]~23 (
// Equation(s):
// \inst|RF|Read_DataB[3]~23_combout  = (\inst|RF|Read_DataB[3]~22_combout  & (((\inst|RF|reg6 [3]) # (!\inst|inst7|Q [4])))) # (!\inst|RF|Read_DataB[3]~22_combout  & (\inst|RF|reg2 [3] & (\inst|inst7|Q [4])))

	.dataa(\inst|RF|reg2 [3]),
	.datab(\inst|RF|Read_DataB[3]~22_combout ),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|RF|reg6 [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[3]~23 .lut_mask = 16'hEC2C;
defparam \inst|RF|Read_DataB[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
cycloneii_lcell_comb \inst|RF|Read_DataB[3]~24 (
// Equation(s):
// \inst|RF|Read_DataB[3]~24_combout  = (\inst|inst7|Q [3] & (\inst|RF|Read_DataB[3]~21_combout )) # (!\inst|inst7|Q [3] & ((\inst|RF|Read_DataB[3]~23_combout )))

	.dataa(vcc),
	.datab(\inst|RF|Read_DataB[3]~21_combout ),
	.datac(\inst|RF|Read_DataB[3]~23_combout ),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[3]~24 .lut_mask = 16'hCCF0;
defparam \inst|RF|Read_DataB[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
cycloneii_lcell_comb \inst|RF|Read_DataB[2]~26 (
// Equation(s):
// \inst|RF|Read_DataB[2]~26_combout  = (\inst|RF|Read_DataB[2]~25_combout  & ((\inst|RF|reg7 [2]) # ((!\inst|inst7|Q [4])))) # (!\inst|RF|Read_DataB[2]~25_combout  & (((\inst|inst7|Q [4] & \inst|RF|reg3 [2]))))

	.dataa(\inst|RF|Read_DataB[2]~25_combout ),
	.datab(\inst|RF|reg7 [2]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|RF|reg3 [2]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[2]~26 .lut_mask = 16'hDA8A;
defparam \inst|RF|Read_DataB[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N18
cycloneii_lcell_comb \inst|RF|reg2~38 (
// Equation(s):
// \inst|RF|reg2~38_combout  = (\inst|REG_A|Q [2] & (\inst|RF|Decoder0~4_combout  & \inst3|D_SEL [0]))

	.dataa(\inst|REG_A|Q [2]),
	.datab(\inst|RF|Decoder0~4_combout ),
	.datac(vcc),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg2~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~38 .lut_mask = 16'h8800;
defparam \inst|RF|reg2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N19
cycloneii_lcell_ff \inst|RF|reg2[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [2]));

// Location: LCCOMB_X39_Y20_N0
cycloneii_lcell_comb \inst|RF|Read_DataB[2]~27 (
// Equation(s):
// \inst|RF|Read_DataB[2]~27_combout  = (\inst|inst7|Q [4] & (((\inst|RF|reg2 [2]) # (\inst|inst7|Q [5])))) # (!\inst|inst7|Q [4] & (\inst|RF|reg0 [2] & ((!\inst|inst7|Q [5]))))

	.dataa(\inst|RF|reg0 [2]),
	.datab(\inst|RF|reg2 [2]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|inst7|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[2]~27 .lut_mask = 16'hF0CA;
defparam \inst|RF|Read_DataB[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N6
cycloneii_lcell_comb \inst|RF|reg4~38 (
// Equation(s):
// \inst|RF|reg4~38_combout  = (\inst|RF|Decoder0~5_combout  & (\inst3|D_SEL [0] & \inst|REG_A|Q [2]))

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~5_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(\inst|REG_A|Q [2]),
	.cin(gnd),
	.combout(\inst|RF|reg4~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~38 .lut_mask = 16'hC000;
defparam \inst|RF|reg4~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N7
cycloneii_lcell_ff \inst|RF|reg4[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [2]));

// Location: LCCOMB_X39_Y20_N18
cycloneii_lcell_comb \inst|RF|Read_DataB[2]~28 (
// Equation(s):
// \inst|RF|Read_DataB[2]~28_combout  = (\inst|RF|Read_DataB[2]~27_combout  & ((\inst|RF|reg6 [2]) # ((!\inst|inst7|Q [5])))) # (!\inst|RF|Read_DataB[2]~27_combout  & (((\inst|RF|reg4 [2] & \inst|inst7|Q [5]))))

	.dataa(\inst|RF|reg6 [2]),
	.datab(\inst|RF|Read_DataB[2]~27_combout ),
	.datac(\inst|RF|reg4 [2]),
	.datad(\inst|inst7|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[2]~28 .lut_mask = 16'hB8CC;
defparam \inst|RF|Read_DataB[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
cycloneii_lcell_comb \inst|RF|Read_DataB[2]~29 (
// Equation(s):
// \inst|RF|Read_DataB[2]~29_combout  = (\inst|inst7|Q [3] & (\inst|RF|Read_DataB[2]~26_combout )) # (!\inst|inst7|Q [3] & ((\inst|RF|Read_DataB[2]~28_combout )))

	.dataa(\inst|RF|Read_DataB[2]~26_combout ),
	.datab(\inst|RF|Read_DataB[2]~28_combout ),
	.datac(vcc),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[2]~29 .lut_mask = 16'hAACC;
defparam \inst|RF|Read_DataB[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N20
cycloneii_lcell_comb \inst|RF|reg1~39 (
// Equation(s):
// \inst|RF|reg1~39_combout  = (\inst|RF|Decoder0~2_combout  & (\inst|REG_A|Q [1] & \inst3|D_SEL [0]))

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~2_combout ),
	.datac(\inst|REG_A|Q [1]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg1~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~39 .lut_mask = 16'hC000;
defparam \inst|RF|reg1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N21
cycloneii_lcell_ff \inst|RF|reg1[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [1]));

// Location: LCCOMB_X40_Y20_N4
cycloneii_lcell_comb \inst|RF|Read_DataB[1]~30 (
// Equation(s):
// \inst|RF|Read_DataB[1]~30_combout  = (\inst|inst7|Q [5] & ((\inst|RF|reg5 [1]) # ((\inst|inst7|Q [4])))) # (!\inst|inst7|Q [5] & (((!\inst|inst7|Q [4] & \inst|RF|reg1 [1]))))

	.dataa(\inst|RF|reg5 [1]),
	.datab(\inst|inst7|Q [5]),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|RF|reg1 [1]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[1]~30 .lut_mask = 16'hCBC8;
defparam \inst|RF|Read_DataB[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N6
cycloneii_lcell_comb \inst|RF|Read_DataB[1]~31 (
// Equation(s):
// \inst|RF|Read_DataB[1]~31_combout  = (\inst|RF|Read_DataB[1]~30_combout  & (((\inst|RF|reg7 [1]) # (!\inst|inst7|Q [4])))) # (!\inst|RF|Read_DataB[1]~30_combout  & (\inst|RF|reg3 [1] & (\inst|inst7|Q [4])))

	.dataa(\inst|RF|reg3 [1]),
	.datab(\inst|RF|Read_DataB[1]~30_combout ),
	.datac(\inst|inst7|Q [4]),
	.datad(\inst|RF|reg7 [1]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[1]~31 .lut_mask = 16'hEC2C;
defparam \inst|RF|Read_DataB[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N12
cycloneii_lcell_comb \inst|RF|reg0~39 (
// Equation(s):
// \inst|RF|reg0~39_combout  = (\inst|RF|Decoder0~6_combout  & (\inst|REG_A|Q [1] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~6_combout ),
	.datab(vcc),
	.datac(\inst|REG_A|Q [1]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg0~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~39 .lut_mask = 16'hA000;
defparam \inst|RF|reg0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N13
cycloneii_lcell_ff \inst|RF|reg0[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [1]));

// Location: LCCOMB_X39_Y21_N20
cycloneii_lcell_comb \inst|RF|reg2~39 (
// Equation(s):
// \inst|RF|reg2~39_combout  = (\inst|RF|Decoder0~4_combout  & (\inst|REG_A|Q [1] & \inst3|D_SEL [0]))

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~4_combout ),
	.datac(\inst|REG_A|Q [1]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg2~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg2~39 .lut_mask = 16'hC000;
defparam \inst|RF|reg2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y21_N21
cycloneii_lcell_ff \inst|RF|reg2[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg2~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg2[2]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg2 [1]));

// Location: LCCOMB_X40_Y20_N8
cycloneii_lcell_comb \inst|RF|Read_DataB[1]~32 (
// Equation(s):
// \inst|RF|Read_DataB[1]~32_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [5]) # (\inst|RF|reg2 [1])))) # (!\inst|inst7|Q [4] & (\inst|RF|reg0 [1] & (!\inst|inst7|Q [5])))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|reg0 [1]),
	.datac(\inst|inst7|Q [5]),
	.datad(\inst|RF|reg2 [1]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[1]~32 .lut_mask = 16'hAEA4;
defparam \inst|RF|Read_DataB[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N26
cycloneii_lcell_comb \inst|RF|reg4~39 (
// Equation(s):
// \inst|RF|reg4~39_combout  = (\inst|REG_A|Q [1] & (\inst|RF|Decoder0~5_combout  & \inst3|D_SEL [0]))

	.dataa(\inst|REG_A|Q [1]),
	.datab(\inst|RF|Decoder0~5_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg4~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg4~39 .lut_mask = 16'h8080;
defparam \inst|RF|reg4~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N27
cycloneii_lcell_ff \inst|RF|reg4[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg4~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg4[1]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg4 [1]));

// Location: LCCOMB_X40_Y20_N26
cycloneii_lcell_comb \inst|RF|Read_DataB[1]~33 (
// Equation(s):
// \inst|RF|Read_DataB[1]~33_combout  = (\inst|RF|Read_DataB[1]~32_combout  & ((\inst|RF|reg6 [1]) # ((!\inst|inst7|Q [5])))) # (!\inst|RF|Read_DataB[1]~32_combout  & (((\inst|inst7|Q [5] & \inst|RF|reg4 [1]))))

	.dataa(\inst|RF|reg6 [1]),
	.datab(\inst|RF|Read_DataB[1]~32_combout ),
	.datac(\inst|inst7|Q [5]),
	.datad(\inst|RF|reg4 [1]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[1]~33 .lut_mask = 16'hBC8C;
defparam \inst|RF|Read_DataB[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N28
cycloneii_lcell_comb \inst|RF|Read_DataB[1]~34 (
// Equation(s):
// \inst|RF|Read_DataB[1]~34_combout  = (\inst|inst7|Q [3] & (\inst|RF|Read_DataB[1]~31_combout )) # (!\inst|inst7|Q [3] & ((\inst|RF|Read_DataB[1]~33_combout )))

	.dataa(\inst|RF|Read_DataB[1]~31_combout ),
	.datab(\inst|RF|Read_DataB[1]~33_combout ),
	.datac(vcc),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[1]~34 .lut_mask = 16'hAACC;
defparam \inst|RF|Read_DataB[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N30
cycloneii_lcell_comb \inst|RF|reg1~40 (
// Equation(s):
// \inst|RF|reg1~40_combout  = (\inst|RF|Decoder0~2_combout  & (\inst|REG_A|Q [0] & \inst3|D_SEL [0]))

	.dataa(vcc),
	.datab(\inst|RF|Decoder0~2_combout ),
	.datac(\inst|REG_A|Q [0]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg1~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg1~40 .lut_mask = 16'hC000;
defparam \inst|RF|reg1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N31
cycloneii_lcell_ff \inst|RF|reg1[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg1~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg1[4]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg1 [0]));

// Location: LCCOMB_X40_Y22_N6
cycloneii_lcell_comb \inst|RF|reg5~40 (
// Equation(s):
// \inst|RF|reg5~40_combout  = (\inst|REG_A|Q [0] & (\inst|RF|Decoder0~0_combout  & \inst3|D_SEL [0]))

	.dataa(\inst|REG_A|Q [0]),
	.datab(\inst|RF|Decoder0~0_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg5~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg5~40 .lut_mask = 16'h8080;
defparam \inst|RF|reg5~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N7
cycloneii_lcell_ff \inst|RF|reg5[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg5~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg5[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg5 [0]));

// Location: LCCOMB_X40_Y22_N22
cycloneii_lcell_comb \inst|RF|Read_DataB[0]~35 (
// Equation(s):
// \inst|RF|Read_DataB[0]~35_combout  = (\inst|inst7|Q [4] & (((\inst|inst7|Q [5])))) # (!\inst|inst7|Q [4] & ((\inst|inst7|Q [5] & ((\inst|RF|reg5 [0]))) # (!\inst|inst7|Q [5] & (\inst|RF|reg1 [0]))))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|reg1 [0]),
	.datac(\inst|inst7|Q [5]),
	.datad(\inst|RF|reg5 [0]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[0]~35 .lut_mask = 16'hF4A4;
defparam \inst|RF|Read_DataB[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y22_N0
cycloneii_lcell_comb \inst|RF|reg7~40 (
// Equation(s):
// \inst|RF|reg7~40_combout  = (\inst|RF|Decoder0~3_combout  & (\inst|REG_A|Q [0] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~3_combout ),
	.datab(vcc),
	.datac(\inst|REG_A|Q [0]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg7~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg7~40 .lut_mask = 16'hA000;
defparam \inst|RF|reg7~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y22_N1
cycloneii_lcell_ff \inst|RF|reg7[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg7~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg7[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg7 [0]));

// Location: LCCOMB_X40_Y22_N0
cycloneii_lcell_comb \inst|RF|reg3~40 (
// Equation(s):
// \inst|RF|reg3~40_combout  = (\inst|REG_A|Q [0] & (\inst|RF|Decoder0~1_combout  & \inst3|D_SEL [0]))

	.dataa(\inst|REG_A|Q [0]),
	.datab(\inst|RF|Decoder0~1_combout ),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|RF|reg3~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg3~40 .lut_mask = 16'h8080;
defparam \inst|RF|reg3~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N1
cycloneii_lcell_ff \inst|RF|reg3[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg3~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg3[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg3 [0]));

// Location: LCCOMB_X40_Y22_N8
cycloneii_lcell_comb \inst|RF|Read_DataB[0]~36 (
// Equation(s):
// \inst|RF|Read_DataB[0]~36_combout  = (\inst|inst7|Q [4] & ((\inst|RF|Read_DataB[0]~35_combout  & (\inst|RF|reg7 [0])) # (!\inst|RF|Read_DataB[0]~35_combout  & ((\inst|RF|reg3 [0]))))) # (!\inst|inst7|Q [4] & (\inst|RF|Read_DataB[0]~35_combout ))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|Read_DataB[0]~35_combout ),
	.datac(\inst|RF|reg7 [0]),
	.datad(\inst|RF|reg3 [0]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[0]~36_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[0]~36 .lut_mask = 16'hE6C4;
defparam \inst|RF|Read_DataB[0]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N14
cycloneii_lcell_comb \inst|RF|reg0~40 (
// Equation(s):
// \inst|RF|reg0~40_combout  = (\inst|RF|Decoder0~6_combout  & (\inst|REG_A|Q [0] & \inst3|D_SEL [0]))

	.dataa(\inst|RF|Decoder0~6_combout ),
	.datab(vcc),
	.datac(\inst|REG_A|Q [0]),
	.datad(\inst3|D_SEL [0]),
	.cin(gnd),
	.combout(\inst|RF|reg0~40_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|reg0~40 .lut_mask = 16'hA000;
defparam \inst|RF|reg0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N15
cycloneii_lcell_ff \inst|RF|reg0[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|RF|reg0~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|RF|reg0[7]~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|RF|reg0 [0]));

// Location: LCCOMB_X40_Y19_N2
cycloneii_lcell_comb \inst|RF|Read_DataB[0]~37 (
// Equation(s):
// \inst|RF|Read_DataB[0]~37_combout  = (\inst|inst7|Q [4] & ((\inst|RF|reg2 [0]) # ((\inst|inst7|Q [5])))) # (!\inst|inst7|Q [4] & (((\inst|RF|reg0 [0] & !\inst|inst7|Q [5]))))

	.dataa(\inst|inst7|Q [4]),
	.datab(\inst|RF|reg2 [0]),
	.datac(\inst|RF|reg0 [0]),
	.datad(\inst|inst7|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[0]~37_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[0]~37 .lut_mask = 16'hAAD8;
defparam \inst|RF|Read_DataB[0]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N20
cycloneii_lcell_comb \inst|RF|Read_DataB[0]~38 (
// Equation(s):
// \inst|RF|Read_DataB[0]~38_combout  = (\inst|RF|Read_DataB[0]~37_combout  & (((\inst|RF|reg6 [0]) # (!\inst|inst7|Q [5])))) # (!\inst|RF|Read_DataB[0]~37_combout  & (\inst|RF|reg4 [0] & ((\inst|inst7|Q [5]))))

	.dataa(\inst|RF|reg4 [0]),
	.datab(\inst|RF|Read_DataB[0]~37_combout ),
	.datac(\inst|RF|reg6 [0]),
	.datad(\inst|inst7|Q [5]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[0]~38_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[0]~38 .lut_mask = 16'hE2CC;
defparam \inst|RF|Read_DataB[0]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N22
cycloneii_lcell_comb \inst|RF|Read_DataB[0]~39 (
// Equation(s):
// \inst|RF|Read_DataB[0]~39_combout  = (\inst|inst7|Q [3] & (\inst|RF|Read_DataB[0]~36_combout )) # (!\inst|inst7|Q [3] & ((\inst|RF|Read_DataB[0]~38_combout )))

	.dataa(vcc),
	.datab(\inst|RF|Read_DataB[0]~36_combout ),
	.datac(\inst|RF|Read_DataB[0]~38_combout ),
	.datad(\inst|inst7|Q [3]),
	.cin(gnd),
	.combout(\inst|RF|Read_DataB[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \inst|RF|Read_DataB[0]~39 .lut_mask = 16'hCCF0;
defparam \inst|RF|Read_DataB[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y23_N4
cycloneii_lcell_comb \inst|MUX_D|Mux0~0 (
// Equation(s):
// \inst|MUX_D|Mux0~0_combout  = (\inst|REG_A|Q [7] & \inst3|D_SEL [0])

	.dataa(vcc),
	.datab(\inst|REG_A|Q [7]),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|MUX_D|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_D|Mux0~0 .lut_mask = 16'hC0C0;
defparam \inst|MUX_D|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneii_lcell_comb \inst|MUX_D|Mux1~0 (
// Equation(s):
// \inst|MUX_D|Mux1~0_combout  = (\inst3|D_SEL [0] & \inst|REG_A|Q [6])

	.dataa(\inst3|D_SEL [0]),
	.datab(vcc),
	.datac(\inst|REG_A|Q [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|MUX_D|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_D|Mux1~0 .lut_mask = 16'hA0A0;
defparam \inst|MUX_D|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cycloneii_lcell_comb \inst|MUX_D|Mux2~0 (
// Equation(s):
// \inst|MUX_D|Mux2~0_combout  = (\inst|REG_A|Q [5] & \inst3|D_SEL [0])

	.dataa(vcc),
	.datab(\inst|REG_A|Q [5]),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|MUX_D|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_D|Mux2~0 .lut_mask = 16'hC0C0;
defparam \inst|MUX_D|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N4
cycloneii_lcell_comb \inst|MUX_D|Mux3~0 (
// Equation(s):
// \inst|MUX_D|Mux3~0_combout  = (\inst3|D_SEL [0] & \inst|REG_A|Q [4])

	.dataa(vcc),
	.datab(\inst3|D_SEL [0]),
	.datac(\inst|REG_A|Q [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|MUX_D|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_D|Mux3~0 .lut_mask = 16'hC0C0;
defparam \inst|MUX_D|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneii_lcell_comb \inst|MUX_D|Mux4~0 (
// Equation(s):
// \inst|MUX_D|Mux4~0_combout  = (\inst|REG_A|Q [3] & \inst3|D_SEL [0])

	.dataa(vcc),
	.datab(\inst|REG_A|Q [3]),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|MUX_D|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_D|Mux4~0 .lut_mask = 16'hC0C0;
defparam \inst|MUX_D|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneii_lcell_comb \inst|MUX_D|Mux5~0 (
// Equation(s):
// \inst|MUX_D|Mux5~0_combout  = (\inst|REG_A|Q [2] & \inst3|D_SEL [0])

	.dataa(vcc),
	.datab(\inst|REG_A|Q [2]),
	.datac(\inst3|D_SEL [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|MUX_D|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_D|Mux5~0 .lut_mask = 16'hC0C0;
defparam \inst|MUX_D|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N22
cycloneii_lcell_comb \inst|MUX_D|Mux6~0 (
// Equation(s):
// \inst|MUX_D|Mux6~0_combout  = (\inst3|D_SEL [0] & \inst|REG_A|Q [1])

	.dataa(vcc),
	.datab(\inst3|D_SEL [0]),
	.datac(\inst|REG_A|Q [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|MUX_D|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_D|Mux6~0 .lut_mask = 16'hC0C0;
defparam \inst|MUX_D|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneii_lcell_comb \inst|MUX_D|Mux7~0 (
// Equation(s):
// \inst|MUX_D|Mux7~0_combout  = (\inst3|D_SEL [0] & \inst|REG_A|Q [0])

	.dataa(\inst3|D_SEL [0]),
	.datab(vcc),
	.datac(\inst|REG_A|Q [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|MUX_D|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|MUX_D|Mux7~0 .lut_mask = 16'hA0A0;
defparam \inst|MUX_D|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: JTAG_X1_Y26_N0
cycloneii_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X49_Y28_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]));

// Location: LCCOMB_X49_Y28_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]));

// Location: LCCOMB_X49_Y28_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .lut_mask = 16'h3CF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]));

// Location: LCCOMB_X49_Y28_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]));

// Location: CLKCTRL_G14
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]));

// Location: LCCOMB_X50_Y28_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]));

// Location: LCCOMB_X50_Y28_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .lut_mask = 16'hFEFE;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]));

// Location: LCFF_X51_Y28_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]));

// Location: LCFF_X51_Y28_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]));

// Location: LCCOMB_X51_Y28_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]));

// Location: LCFF_X51_Y28_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]));

// Location: LCCOMB_X51_Y28_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]));

// Location: LCCOMB_X51_Y28_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]));

// Location: LCFF_X51_Y28_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]));

// Location: LCCOMB_X51_Y28_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]));

// Location: LCCOMB_X51_Y28_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]));

// Location: LCCOMB_X51_Y28_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .lut_mask = 16'h0400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hC8C8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ));

// Location: LCFF_X50_Y28_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]));

// Location: LCCOMB_X50_Y28_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .lut_mask = 16'hC8C8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]));

// Location: LCCOMB_X50_Y28_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]));

// Location: LCCOMB_X50_Y28_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .lut_mask = 16'hCCC8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]));

// Location: LCCOMB_X50_Y28_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .lut_mask = 16'h3300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]));

// Location: LCCOMB_X49_Y28_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .lut_mask = 16'hCCC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]));

// Location: LCCOMB_X50_Y28_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]));

// Location: LCCOMB_X50_Y28_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .lut_mask = 16'hC0C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]));

// Location: LCCOMB_X50_Y28_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]));

// Location: LCCOMB_X48_Y30_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .lut_mask = 16'h4040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N16
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\~GND~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\~GND~combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 .lut_mask = 16'hA080;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~9_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 .lut_mask = 16'hFFEA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .lut_mask = 16'hA0A0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ));

// Location: CLKCTRL_G10
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X48_Y30_N15
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]));

// Location: LCCOMB_X48_Y30_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]));

// Location: LCCOMB_X39_Y29_N4
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .lut_mask = 16'h33CC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .lut_mask = 16'h33CC;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .lut_mask = 16'h3C3F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .lut_mask = 16'hC30C;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .lut_mask = 16'h3C3F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .lut_mask = 16'hC30C;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N14
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .lut_mask = 16'h3C3F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .lut_mask = 16'hA50A;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .lut_mask = 16'h5A5F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .lut_mask = 16'hA50A;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .lut_mask = 16'h5A5A;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 .lut_mask = 16'h0400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .lut_mask = 16'hA1E0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .lut_mask = 16'hBCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N21
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]));

// Location: LCCOMB_X50_Y30_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .lut_mask = 16'hACAC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .lut_mask = 16'h00F0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .lut_mask = 16'h070F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .lut_mask = 16'h0700;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ));

// Location: LCCOMB_X50_Y30_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .lut_mask = 16'h05FA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .lut_mask = 16'h0800;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .lut_mask = 16'h0040;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 .lut_mask = 16'hC4C0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N25
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ));

// Location: CLKCTRL_G4
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ));

// Location: LCCOMB_X50_Y30_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~9_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ));

// Location: LCCOMB_X49_Y28_N8
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFCFC;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G15
cycloneii_clkctrl \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .clock_type = "global clock";
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = 16'h1055;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .lut_mask = 16'h4000;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N27
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~2_combout ),
	.sdata(gnd),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ));

// Location: LCCOMB_X49_Y28_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = 16'h7808;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .lut_mask = 16'hFEEC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ));

// Location: LCCOMB_X54_Y27_N0
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h4000;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N5
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]));

// Location: LCCOMB_X48_Y30_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 .lut_mask = 16'hFCFC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 .lut_mask = 16'hCCFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N24
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 .lut_mask = 16'hC840;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~13_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]));

// Location: LCCOMB_X50_Y30_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ));

// Location: LCCOMB_X50_Y30_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .lut_mask = 16'hFA50;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~8_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ));

// Location: LCCOMB_X54_Y27_N26
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0080;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N10
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = 16'h55AA;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N12
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~1 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~3 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .lut_mask = 16'h3C3F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N0
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .lut_mask = 16'h3A10;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X53_Y27_N1
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X53_Y27_N24
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .lut_mask = 16'hDD55;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N30
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .lut_mask = 16'h1155;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N2
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .lut_mask = 16'hF222;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N3
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]));

// Location: LCCOMB_X53_Y27_N18
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .lut_mask = 16'hC3C3;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N8
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~8_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .lut_mask = 16'hF444;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N9
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]));

// Location: LCCOMB_X53_Y27_N6
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .lut_mask = 16'hD5C0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N7
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X53_Y27_N28
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h0800;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .lut_mask = 16'hFC30;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ));

// Location: LCCOMB_X50_Y30_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .lut_mask = 16'hD8D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~6_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ));

// Location: LCCOMB_X52_Y27_N22
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = 16'h3030;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12 .lut_mask = 16'hFF80;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13 .lut_mask = 16'hFF40;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N23
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]));

// Location: LCFF_X54_Y27_N21
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]));

// Location: LCFF_X54_Y27_N19
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]));

// Location: LCFF_X54_Y27_N17
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]));

// Location: LCFF_X54_Y27_N15
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]));

// Location: LCFF_X54_Y27_N13
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X54_Y27_N11
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCFF_X54_Y27_N9
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCFF_X54_Y27_N7
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCFF_X54_Y27_N5
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCCOMB_X54_Y30_N8
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N9
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]));

// Location: LCCOMB_X48_Y30_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .lut_mask = 16'hBB88;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]));

// Location: LCCOMB_X48_Y28_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = 16'h0C00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 .lut_mask = 16'h50D8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]));

// Location: LCCOMB_X48_Y30_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 .lut_mask = 16'hF0CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N6
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .lut_mask = 16'h3C3F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N8
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~15 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .lut_mask = 16'hC30C;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .lut_mask = 16'h0F00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .lut_mask = 16'hFAFB;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~4_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .lut_mask = 16'h1033;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ));

// Location: LCCOMB_X39_Y29_N28
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = 16'h0080;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N28
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .lut_mask = 16'hB8B8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .lut_mask = 16'h1333;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .lut_mask = 16'h1300;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N29
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~11_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ));

// Location: LCCOMB_X47_Y30_N10
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~11_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~3_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 .lut_mask = 16'hF400;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N11
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~14_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ));

// Location: LCCOMB_X47_Y30_N2
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .lut_mask = 16'hFC0C;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N3
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ));

// Location: LCCOMB_X47_Y30_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N1
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ));

// Location: LCCOMB_X39_Y29_N30
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .lut_mask = 16'hA800;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~6_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .lut_mask = 16'h2230;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~12_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ));

// Location: LCCOMB_X47_Y30_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N13
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~15_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ));

// Location: CLKCTRL_G8
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X38_Y29_N5
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3]~3_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]));

// Location: LCCOMB_X38_Y29_N30
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~4_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .lut_mask = 16'h2230;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y29_N31
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~4_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]));

// Location: LCCOMB_X38_Y29_N12
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = 16'h4000;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = 16'hCC00;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .lut_mask = 16'h2230;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y29_N9
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~5_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]));

// Location: LCCOMB_X38_Y29_N18
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Add1~2_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 .lut_mask = 16'h4C50;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y29_N19
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]));

// Location: LCCOMB_X39_Y29_N26
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~12 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~12 .lut_mask = 16'hFF80;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N24
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]~regout ),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~12_combout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13 .lut_mask = 16'hFF20;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y29_N9
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]));

// Location: LCCOMB_X39_Y29_N10
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~17 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .lut_mask = 16'h3C3F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N12
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~19 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .lut_mask = 16'hC30C;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N14
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 (
	.dataa(vcc),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~21 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .lut_mask = 16'h3C3F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N16
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~23 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .lut_mask = 16'hA50A;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N18
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~25 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .lut_mask = 16'h5A5F;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N20
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~27 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.cout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .lut_mask = 16'hA50A;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N22
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~29 ),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .lut_mask = 16'h5A5A;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y29_N23
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~30_combout ),
	.sdata(\altera_internal_jtag~TDIUTAP ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]));

// Location: LCFF_X39_Y29_N21
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]));

// Location: LCFF_X39_Y29_N19
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]));

// Location: LCFF_X39_Y29_N17
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]));

// Location: LCFF_X39_Y29_N15
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]));

// Location: LCFF_X39_Y29_N13
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]));

// Location: LCFF_X39_Y29_N11
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]));

// Location: LCCOMB_X39_Y30_N22
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N20
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = 16'hFFCC;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .clock_type = "global clock";
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N0
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = 16'h0080;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y30_N23
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCFF_X54_Y30_N7
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.aclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]));

// Location: LCCOMB_X48_Y30_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 .lut_mask = 16'hA280;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~14_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 .lut_mask = 16'hFAD8;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N5
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]));

// Location: LCCOMB_X47_Y30_N16
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .lut_mask = 16'hAFA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N17
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~13_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ));

// Location: LCCOMB_X47_Y30_N6
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 .lut_mask = 16'hF0AA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N7
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~16_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ));

// Location: LCCOMB_X47_Y31_N8
cycloneii_lcell_comb \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datab(vcc),
	.datac(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]~regout ),
	.cin(gnd),
	.combout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .lut_mask = 16'hAAFA;
defparam \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y31_N9
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ));

// Location: LCCOMB_X48_Y30_N18
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N19
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~3_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]));

// Location: LCCOMB_X47_Y30_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .lut_mask = 16'hCFC0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ));

// Location: LCCOMB_X47_Y30_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 .lut_mask = 16'hF0CC;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N23
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg~10_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout ));

// Location: CLKCTRL_G11
cycloneii_clkctrl \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl .clock_type = "global clock";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X39_Y29_N5
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]));

// Location: LCFF_X39_Y29_N7
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14_combout ),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]));

// Location: LCFF_X39_Y30_N19
cycloneii_lcell_ff \inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.aclr(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~0clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]));

// Location: LCCOMB_X48_Y30_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datab(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~2_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .lut_mask = 16'hCCAA;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7_combout ),
	.sdata(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]));

// Location: LCCOMB_X48_Y28_N20
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = 16'h0010;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N22
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = 16'hF888;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 (
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N31
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ));

// Location: LCCOMB_X48_Y28_N26
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = 16'hCE00;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N14
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .lut_mask = 16'h000E;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = 16'hECCC;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = 16'h0080;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N4
cycloneii_lcell_comb \inst|REG_PC|Address[0]~10 (
// Equation(s):
// \inst|REG_PC|Address[0]~10_combout  = (\inst3|A_SEL [1] & (\inst|REG_PC|Address [0] & VCC)) # (!\inst3|A_SEL [1] & (\inst|REG_PC|Address [0] $ (VCC)))
// \inst|REG_PC|Address[0]~11  = CARRY((!\inst3|A_SEL [1] & \inst|REG_PC|Address [0]))

	.dataa(\inst3|A_SEL [1]),
	.datab(\inst|REG_PC|Address [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|REG_PC|Address[0]~10_combout ),
	.cout(\inst|REG_PC|Address[0]~11 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[0]~10 .lut_mask = 16'h9944;
defparam \inst|REG_PC|Address[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N5
cycloneii_lcell_ff \inst|REG_PC|Address[0] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[0]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [0]));

// Location: LCCOMB_X54_Y26_N6
cycloneii_lcell_comb \inst|REG_PC|Address[1]~12 (
// Equation(s):
// \inst|REG_PC|Address[1]~12_combout  = (\inst|REG_PC|Address [1] & (!\inst|REG_PC|Address[0]~11 )) # (!\inst|REG_PC|Address [1] & ((\inst|REG_PC|Address[0]~11 ) # (GND)))
// \inst|REG_PC|Address[1]~13  = CARRY((!\inst|REG_PC|Address[0]~11 ) # (!\inst|REG_PC|Address [1]))

	.dataa(\inst|REG_PC|Address [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[0]~11 ),
	.combout(\inst|REG_PC|Address[1]~12_combout ),
	.cout(\inst|REG_PC|Address[1]~13 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[1]~12 .lut_mask = 16'h5A5F;
defparam \inst|REG_PC|Address[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X54_Y26_N7
cycloneii_lcell_ff \inst|REG_PC|Address[1] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[1]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [1]));

// Location: LCCOMB_X54_Y26_N8
cycloneii_lcell_comb \inst|REG_PC|Address[2]~14 (
// Equation(s):
// \inst|REG_PC|Address[2]~14_combout  = (\inst|REG_PC|Address [2] & (\inst|REG_PC|Address[1]~13  $ (GND))) # (!\inst|REG_PC|Address [2] & (!\inst|REG_PC|Address[1]~13  & VCC))
// \inst|REG_PC|Address[2]~15  = CARRY((\inst|REG_PC|Address [2] & !\inst|REG_PC|Address[1]~13 ))

	.dataa(vcc),
	.datab(\inst|REG_PC|Address [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[1]~13 ),
	.combout(\inst|REG_PC|Address[2]~14_combout ),
	.cout(\inst|REG_PC|Address[2]~15 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[2]~14 .lut_mask = 16'hC30C;
defparam \inst|REG_PC|Address[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X54_Y26_N9
cycloneii_lcell_ff \inst|REG_PC|Address[2] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[2]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [2]));

// Location: LCCOMB_X54_Y26_N10
cycloneii_lcell_comb \inst|REG_PC|Address[3]~16 (
// Equation(s):
// \inst|REG_PC|Address[3]~16_combout  = (\inst|REG_PC|Address [3] & (!\inst|REG_PC|Address[2]~15 )) # (!\inst|REG_PC|Address [3] & ((\inst|REG_PC|Address[2]~15 ) # (GND)))
// \inst|REG_PC|Address[3]~17  = CARRY((!\inst|REG_PC|Address[2]~15 ) # (!\inst|REG_PC|Address [3]))

	.dataa(\inst|REG_PC|Address [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[2]~15 ),
	.combout(\inst|REG_PC|Address[3]~16_combout ),
	.cout(\inst|REG_PC|Address[3]~17 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[3]~16 .lut_mask = 16'h5A5F;
defparam \inst|REG_PC|Address[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X54_Y26_N11
cycloneii_lcell_ff \inst|REG_PC|Address[3] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[3]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [3]));

// Location: LCCOMB_X54_Y26_N12
cycloneii_lcell_comb \inst|REG_PC|Address[4]~18 (
// Equation(s):
// \inst|REG_PC|Address[4]~18_combout  = (\inst|REG_PC|Address [4] & (\inst|REG_PC|Address[3]~17  $ (GND))) # (!\inst|REG_PC|Address [4] & (!\inst|REG_PC|Address[3]~17  & VCC))
// \inst|REG_PC|Address[4]~19  = CARRY((\inst|REG_PC|Address [4] & !\inst|REG_PC|Address[3]~17 ))

	.dataa(\inst|REG_PC|Address [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[3]~17 ),
	.combout(\inst|REG_PC|Address[4]~18_combout ),
	.cout(\inst|REG_PC|Address[4]~19 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[4]~18 .lut_mask = 16'hA50A;
defparam \inst|REG_PC|Address[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X54_Y26_N13
cycloneii_lcell_ff \inst|REG_PC|Address[4] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[4]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [4]));

// Location: LCCOMB_X54_Y26_N14
cycloneii_lcell_comb \inst|REG_PC|Address[5]~20 (
// Equation(s):
// \inst|REG_PC|Address[5]~20_combout  = (\inst|REG_PC|Address [5] & (!\inst|REG_PC|Address[4]~19 )) # (!\inst|REG_PC|Address [5] & ((\inst|REG_PC|Address[4]~19 ) # (GND)))
// \inst|REG_PC|Address[5]~21  = CARRY((!\inst|REG_PC|Address[4]~19 ) # (!\inst|REG_PC|Address [5]))

	.dataa(vcc),
	.datab(\inst|REG_PC|Address [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[4]~19 ),
	.combout(\inst|REG_PC|Address[5]~20_combout ),
	.cout(\inst|REG_PC|Address[5]~21 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[5]~20 .lut_mask = 16'h3C3F;
defparam \inst|REG_PC|Address[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X54_Y26_N15
cycloneii_lcell_ff \inst|REG_PC|Address[5] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[5]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [5]));

// Location: LCCOMB_X54_Y26_N16
cycloneii_lcell_comb \inst|REG_PC|Address[6]~22 (
// Equation(s):
// \inst|REG_PC|Address[6]~22_combout  = (\inst|REG_PC|Address [6] & (\inst|REG_PC|Address[5]~21  $ (GND))) # (!\inst|REG_PC|Address [6] & (!\inst|REG_PC|Address[5]~21  & VCC))
// \inst|REG_PC|Address[6]~23  = CARRY((\inst|REG_PC|Address [6] & !\inst|REG_PC|Address[5]~21 ))

	.dataa(\inst|REG_PC|Address [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[5]~21 ),
	.combout(\inst|REG_PC|Address[6]~22_combout ),
	.cout(\inst|REG_PC|Address[6]~23 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[6]~22 .lut_mask = 16'hA50A;
defparam \inst|REG_PC|Address[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X54_Y26_N17
cycloneii_lcell_ff \inst|REG_PC|Address[6] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[6]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [6]));

// Location: LCCOMB_X54_Y26_N18
cycloneii_lcell_comb \inst|REG_PC|Address[7]~24 (
// Equation(s):
// \inst|REG_PC|Address[7]~24_combout  = (\inst|REG_PC|Address [7] & (!\inst|REG_PC|Address[6]~23 )) # (!\inst|REG_PC|Address [7] & ((\inst|REG_PC|Address[6]~23 ) # (GND)))
// \inst|REG_PC|Address[7]~25  = CARRY((!\inst|REG_PC|Address[6]~23 ) # (!\inst|REG_PC|Address [7]))

	.dataa(vcc),
	.datab(\inst|REG_PC|Address [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[6]~23 ),
	.combout(\inst|REG_PC|Address[7]~24_combout ),
	.cout(\inst|REG_PC|Address[7]~25 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[7]~24 .lut_mask = 16'h3C3F;
defparam \inst|REG_PC|Address[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X54_Y26_N19
cycloneii_lcell_ff \inst|REG_PC|Address[7] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[7]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [7]));

// Location: LCCOMB_X54_Y26_N20
cycloneii_lcell_comb \inst|REG_PC|Address[8]~26 (
// Equation(s):
// \inst|REG_PC|Address[8]~26_combout  = (\inst|REG_PC|Address [8] & (\inst|REG_PC|Address[7]~25  $ (GND))) # (!\inst|REG_PC|Address [8] & (!\inst|REG_PC|Address[7]~25  & VCC))
// \inst|REG_PC|Address[8]~27  = CARRY((\inst|REG_PC|Address [8] & !\inst|REG_PC|Address[7]~25 ))

	.dataa(\inst|REG_PC|Address [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|REG_PC|Address[7]~25 ),
	.combout(\inst|REG_PC|Address[8]~26_combout ),
	.cout(\inst|REG_PC|Address[8]~27 ));
// synopsys translate_off
defparam \inst|REG_PC|Address[8]~26 .lut_mask = 16'hA50A;
defparam \inst|REG_PC|Address[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X54_Y26_N21
cycloneii_lcell_ff \inst|REG_PC|Address[8] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[8]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [8]));

// Location: LCCOMB_X54_Y26_N22
cycloneii_lcell_comb \inst|REG_PC|Address[9]~28 (
// Equation(s):
// \inst|REG_PC|Address[9]~28_combout  = \inst|REG_PC|Address[8]~27  $ (\inst|REG_PC|Address [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|REG_PC|Address [9]),
	.cin(\inst|REG_PC|Address[8]~27 ),
	.combout(\inst|REG_PC|Address[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst|REG_PC|Address[9]~28 .lut_mask = 16'h0FF0;
defparam \inst|REG_PC|Address[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X54_Y26_N23
cycloneii_lcell_ff \inst|REG_PC|Address[9] (
	.clk(\inst2|CLK~clkctrl_outclk ),
	.datain(\inst|REG_PC|Address[9]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\inst3|RST~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|REG_PC|Address [9]));

// Location: LCCOMB_X54_Y28_N14
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .lut_mask = 16'hB8B8;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .lut_mask = 16'hC800;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1 .lut_mask = 16'hFFF0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N15
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]));

// Location: LCCOMB_X54_Y28_N20
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .lut_mask = 16'hFC30;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N21
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]));

// Location: LCCOMB_X54_Y28_N26
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .lut_mask = 16'hFC30;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N27
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]));

// Location: LCCOMB_X54_Y28_N24
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .lut_mask = 16'hF3C0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N25
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]));

// Location: M4K_X55_Y28
cycloneii_ram_block \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.portbaddrstall(gnd),
	.clk0(\inst2|CLK~clkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc}),
	.portaaddr({\inst|REG_PC|Address [9],\inst|REG_PC|Address [8],\inst|REG_PC|Address [7],\inst|REG_PC|Address [6],\inst|REG_PC|Address [5],\inst|REG_PC|Address [4],\inst|REG_PC|Address [3],\inst|REG_PC|Address [2],\inst|REG_PC|Address [1],\inst|REG_PC|Address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],
\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "Datapath:inst|INSTMEM:inst4|altsyncram:altsyncram_component|altsyncram_ima1:auto_generated|altsyncram_51a2:altsyncram1|ALTSYNCRAM";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 10;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_byte_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 4;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 1023;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 1024;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clear = "none";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M4K";
defparam \inst|inst4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .lut_mask = 16'hFC30;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N31
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]));

// Location: LCCOMB_X54_Y28_N28
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .lut_mask = 16'hFC30;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N29
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]));

// Location: LCCOMB_X54_Y28_N18
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .lut_mask = 16'hFC30;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N19
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]));

// Location: LCCOMB_X54_Y28_N0
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .lut_mask = 16'hF3C0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N1
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]));

// Location: LCCOMB_X54_Y28_N22
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .lut_mask = 16'hF3C0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N23
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]));

// Location: LCCOMB_X54_Y28_N4
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .lut_mask = 16'hBB88;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N5
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]));

// Location: LCCOMB_X54_Y28_N10
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .lut_mask = 16'hFC30;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N11
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]));

// Location: LCCOMB_X56_Y27_N16
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .lut_mask = 16'hFC30;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N17
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]));

// Location: LCCOMB_X56_Y27_N22
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .lut_mask = 16'hB8B8;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N23
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]));

// Location: LCCOMB_X56_Y27_N4
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .lut_mask = 16'hF3C0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N5
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]));

// Location: LCCOMB_X56_Y27_N26
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .lut_mask = 16'hCCF0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N27
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]));

// Location: LCCOMB_X56_Y27_N24
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .lut_mask = 16'hFC30;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N25
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]));

// Location: LCCOMB_X52_Y27_N12
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .lut_mask = 16'hFC30;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N13
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ));

// Location: LCCOMB_X52_Y27_N30
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = 16'hF1E0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N2
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .lut_mask = 16'h33CC;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N4
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .lut_mask = 16'h3C3F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N6
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .lut_mask = 16'hA50A;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N8
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.cout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ));
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .lut_mask = 16'h3C3F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .lut_mask = 16'hC0C0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N14
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~16 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~16 .lut_mask = 16'hD2F0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N9
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]));

// Location: LCCOMB_X51_Y27_N10
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .lut_mask = 16'hF00F;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y27_N11
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]));

// Location: LCCOMB_X51_Y27_N30
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~15_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 .lut_mask = 16'hD5C0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N3
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]));

// Location: LCFF_X51_Y27_N5
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]));

// Location: LCFF_X51_Y27_N7
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~19_combout ),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]));

// Location: LCCOMB_X51_Y27_N0
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .lut_mask = 16'h3000;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N26
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .lut_mask = 16'hE4AA;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N28
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .lut_mask = 16'h1180;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N6
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .lut_mask = 16'h8B88;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 (
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 .lut_mask = 16'h3F00;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~8 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~8 .lut_mask = 16'h1EF0;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N19
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]));

// Location: LCCOMB_X51_Y27_N18
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [1]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [3]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .lut_mask = 16'hEC20;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3_combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [0]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .lut_mask = 16'h36C2;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(vcc),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .lut_mask = 16'hDDCC;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14_combout ),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13_combout ),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .lut_mask = 16'h5104;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N29
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]));

// Location: LCCOMB_X52_Y27_N26
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [2]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .lut_mask = 16'h0E02;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N27
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]));

// Location: LCCOMB_X52_Y27_N10
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 (
	.dataa(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6_combout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [1]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .lut_mask = 16'h5410;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N11
cycloneii_lcell_ff \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]));

// Location: LCCOMB_X52_Y27_N16
cycloneii_lcell_comb \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.dataa(vcc),
	.datab(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = 16'hFC0C;
defparam \inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 (
	.dataa(\inst|inst5|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [6]),
	.datad(\inst|inst4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .lut_mask = 16'hACA0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N8
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 (
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~5_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .lut_mask = 16'h0203;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = 16'hFFF0;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N9
cycloneii_lcell_ff \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.datain(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout ),
	.sdata(gnd),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ));

// Location: LCCOMB_X48_Y28_N12
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y18_N0
cycloneii_lcell_comb \auto_hub|~GND (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N0
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneii_lcell_comb \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[7]~I (
	.datain(\inst|REG_A|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[7]));
// synopsys translate_off
defparam \A_REG[7]~I .input_async_reset = "none";
defparam \A_REG[7]~I .input_power_up = "low";
defparam \A_REG[7]~I .input_register_mode = "none";
defparam \A_REG[7]~I .input_sync_reset = "none";
defparam \A_REG[7]~I .oe_async_reset = "none";
defparam \A_REG[7]~I .oe_power_up = "low";
defparam \A_REG[7]~I .oe_register_mode = "none";
defparam \A_REG[7]~I .oe_sync_reset = "none";
defparam \A_REG[7]~I .operation_mode = "output";
defparam \A_REG[7]~I .output_async_reset = "none";
defparam \A_REG[7]~I .output_power_up = "low";
defparam \A_REG[7]~I .output_register_mode = "none";
defparam \A_REG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[6]~I (
	.datain(\inst|REG_A|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[6]));
// synopsys translate_off
defparam \A_REG[6]~I .input_async_reset = "none";
defparam \A_REG[6]~I .input_power_up = "low";
defparam \A_REG[6]~I .input_register_mode = "none";
defparam \A_REG[6]~I .input_sync_reset = "none";
defparam \A_REG[6]~I .oe_async_reset = "none";
defparam \A_REG[6]~I .oe_power_up = "low";
defparam \A_REG[6]~I .oe_register_mode = "none";
defparam \A_REG[6]~I .oe_sync_reset = "none";
defparam \A_REG[6]~I .operation_mode = "output";
defparam \A_REG[6]~I .output_async_reset = "none";
defparam \A_REG[6]~I .output_power_up = "low";
defparam \A_REG[6]~I .output_register_mode = "none";
defparam \A_REG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[5]~I (
	.datain(\inst|REG_A|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[5]));
// synopsys translate_off
defparam \A_REG[5]~I .input_async_reset = "none";
defparam \A_REG[5]~I .input_power_up = "low";
defparam \A_REG[5]~I .input_register_mode = "none";
defparam \A_REG[5]~I .input_sync_reset = "none";
defparam \A_REG[5]~I .oe_async_reset = "none";
defparam \A_REG[5]~I .oe_power_up = "low";
defparam \A_REG[5]~I .oe_register_mode = "none";
defparam \A_REG[5]~I .oe_sync_reset = "none";
defparam \A_REG[5]~I .operation_mode = "output";
defparam \A_REG[5]~I .output_async_reset = "none";
defparam \A_REG[5]~I .output_power_up = "low";
defparam \A_REG[5]~I .output_register_mode = "none";
defparam \A_REG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[4]~I (
	.datain(\inst|REG_A|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[4]));
// synopsys translate_off
defparam \A_REG[4]~I .input_async_reset = "none";
defparam \A_REG[4]~I .input_power_up = "low";
defparam \A_REG[4]~I .input_register_mode = "none";
defparam \A_REG[4]~I .input_sync_reset = "none";
defparam \A_REG[4]~I .oe_async_reset = "none";
defparam \A_REG[4]~I .oe_power_up = "low";
defparam \A_REG[4]~I .oe_register_mode = "none";
defparam \A_REG[4]~I .oe_sync_reset = "none";
defparam \A_REG[4]~I .operation_mode = "output";
defparam \A_REG[4]~I .output_async_reset = "none";
defparam \A_REG[4]~I .output_power_up = "low";
defparam \A_REG[4]~I .output_register_mode = "none";
defparam \A_REG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[3]~I (
	.datain(\inst|REG_A|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[3]));
// synopsys translate_off
defparam \A_REG[3]~I .input_async_reset = "none";
defparam \A_REG[3]~I .input_power_up = "low";
defparam \A_REG[3]~I .input_register_mode = "none";
defparam \A_REG[3]~I .input_sync_reset = "none";
defparam \A_REG[3]~I .oe_async_reset = "none";
defparam \A_REG[3]~I .oe_power_up = "low";
defparam \A_REG[3]~I .oe_register_mode = "none";
defparam \A_REG[3]~I .oe_sync_reset = "none";
defparam \A_REG[3]~I .operation_mode = "output";
defparam \A_REG[3]~I .output_async_reset = "none";
defparam \A_REG[3]~I .output_power_up = "low";
defparam \A_REG[3]~I .output_register_mode = "none";
defparam \A_REG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[2]~I (
	.datain(\inst|REG_A|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[2]));
// synopsys translate_off
defparam \A_REG[2]~I .input_async_reset = "none";
defparam \A_REG[2]~I .input_power_up = "low";
defparam \A_REG[2]~I .input_register_mode = "none";
defparam \A_REG[2]~I .input_sync_reset = "none";
defparam \A_REG[2]~I .oe_async_reset = "none";
defparam \A_REG[2]~I .oe_power_up = "low";
defparam \A_REG[2]~I .oe_register_mode = "none";
defparam \A_REG[2]~I .oe_sync_reset = "none";
defparam \A_REG[2]~I .operation_mode = "output";
defparam \A_REG[2]~I .output_async_reset = "none";
defparam \A_REG[2]~I .output_power_up = "low";
defparam \A_REG[2]~I .output_register_mode = "none";
defparam \A_REG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[1]~I (
	.datain(\inst|REG_A|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[1]));
// synopsys translate_off
defparam \A_REG[1]~I .input_async_reset = "none";
defparam \A_REG[1]~I .input_power_up = "low";
defparam \A_REG[1]~I .input_register_mode = "none";
defparam \A_REG[1]~I .input_sync_reset = "none";
defparam \A_REG[1]~I .oe_async_reset = "none";
defparam \A_REG[1]~I .oe_power_up = "low";
defparam \A_REG[1]~I .oe_register_mode = "none";
defparam \A_REG[1]~I .oe_sync_reset = "none";
defparam \A_REG[1]~I .operation_mode = "output";
defparam \A_REG[1]~I .output_async_reset = "none";
defparam \A_REG[1]~I .output_power_up = "low";
defparam \A_REG[1]~I .output_register_mode = "none";
defparam \A_REG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \A_REG[0]~I (
	.datain(\inst|REG_A|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A_REG[0]));
// synopsys translate_off
defparam \A_REG[0]~I .input_async_reset = "none";
defparam \A_REG[0]~I .input_power_up = "low";
defparam \A_REG[0]~I .input_register_mode = "none";
defparam \A_REG[0]~I .input_sync_reset = "none";
defparam \A_REG[0]~I .oe_async_reset = "none";
defparam \A_REG[0]~I .oe_power_up = "low";
defparam \A_REG[0]~I .oe_register_mode = "none";
defparam \A_REG[0]~I .oe_sync_reset = "none";
defparam \A_REG[0]~I .operation_mode = "output";
defparam \A_REG[0]~I .output_async_reset = "none";
defparam \A_REG[0]~I .output_power_up = "low";
defparam \A_REG[0]~I .output_register_mode = "none";
defparam \A_REG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[15]));
// synopsys translate_off
defparam \DATA_MEM_OUT[15]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[15]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[15]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[15]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[15]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[15]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[15]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[15]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[15]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[15]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[15]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[15]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[14]));
// synopsys translate_off
defparam \DATA_MEM_OUT[14]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[14]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[14]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[14]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[14]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[14]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[14]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[14]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[14]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[14]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[14]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[14]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[13]));
// synopsys translate_off
defparam \DATA_MEM_OUT[13]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[13]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[13]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[13]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[13]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[13]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[13]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[13]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[13]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[13]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[13]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[13]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[12]));
// synopsys translate_off
defparam \DATA_MEM_OUT[12]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[12]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[12]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[12]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[12]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[12]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[12]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[12]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[12]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[12]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[12]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[12]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[11]));
// synopsys translate_off
defparam \DATA_MEM_OUT[11]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[11]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[11]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[11]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[11]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[11]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[11]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[11]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[11]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[11]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[11]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[11]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[10]));
// synopsys translate_off
defparam \DATA_MEM_OUT[10]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[10]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[10]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[10]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[10]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[10]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[10]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[10]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[10]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[10]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[10]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[10]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[9]));
// synopsys translate_off
defparam \DATA_MEM_OUT[9]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[9]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[9]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[9]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[9]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[9]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[9]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[9]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[9]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[9]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[9]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[9]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[8]));
// synopsys translate_off
defparam \DATA_MEM_OUT[8]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[8]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[8]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[8]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[8]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[8]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[8]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[8]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[8]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[8]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[8]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[8]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[7]));
// synopsys translate_off
defparam \DATA_MEM_OUT[7]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[7]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[7]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[7]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[7]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[7]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[7]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[7]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[7]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[7]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[7]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[7]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[6]));
// synopsys translate_off
defparam \DATA_MEM_OUT[6]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[6]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[6]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[6]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[6]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[6]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[6]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[6]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[6]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[6]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[6]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[6]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[5]));
// synopsys translate_off
defparam \DATA_MEM_OUT[5]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[5]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[5]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[5]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[5]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[5]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[5]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[5]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[5]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[5]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[5]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[5]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[4]));
// synopsys translate_off
defparam \DATA_MEM_OUT[4]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[4]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[4]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[4]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[4]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[4]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[4]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[4]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[4]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[4]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[4]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[4]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[3]));
// synopsys translate_off
defparam \DATA_MEM_OUT[3]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[3]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[3]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[3]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[3]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[3]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[3]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[3]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[3]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[3]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[3]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[3]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[2]));
// synopsys translate_off
defparam \DATA_MEM_OUT[2]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[2]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[2]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[2]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[2]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[2]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[2]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[2]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[2]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[2]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[2]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[2]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[1]));
// synopsys translate_off
defparam \DATA_MEM_OUT[1]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[1]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[1]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[1]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[1]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[1]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[1]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[1]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[1]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[1]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[1]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[1]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DATA_MEM_OUT[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DATA_MEM_OUT[0]));
// synopsys translate_off
defparam \DATA_MEM_OUT[0]~I .input_async_reset = "none";
defparam \DATA_MEM_OUT[0]~I .input_power_up = "low";
defparam \DATA_MEM_OUT[0]~I .input_register_mode = "none";
defparam \DATA_MEM_OUT[0]~I .input_sync_reset = "none";
defparam \DATA_MEM_OUT[0]~I .oe_async_reset = "none";
defparam \DATA_MEM_OUT[0]~I .oe_power_up = "low";
defparam \DATA_MEM_OUT[0]~I .oe_register_mode = "none";
defparam \DATA_MEM_OUT[0]~I .oe_sync_reset = "none";
defparam \DATA_MEM_OUT[0]~I .operation_mode = "input";
defparam \DATA_MEM_OUT[0]~I .output_async_reset = "none";
defparam \DATA_MEM_OUT[0]~I .output_power_up = "low";
defparam \DATA_MEM_OUT[0]~I .output_register_mode = "none";
defparam \DATA_MEM_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[15]~I (
	.datain(\inst|inst7|Q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[15]));
// synopsys translate_off
defparam \ABC[15]~I .input_async_reset = "none";
defparam \ABC[15]~I .input_power_up = "low";
defparam \ABC[15]~I .input_register_mode = "none";
defparam \ABC[15]~I .input_sync_reset = "none";
defparam \ABC[15]~I .oe_async_reset = "none";
defparam \ABC[15]~I .oe_power_up = "low";
defparam \ABC[15]~I .oe_register_mode = "none";
defparam \ABC[15]~I .oe_sync_reset = "none";
defparam \ABC[15]~I .operation_mode = "output";
defparam \ABC[15]~I .output_async_reset = "none";
defparam \ABC[15]~I .output_power_up = "low";
defparam \ABC[15]~I .output_register_mode = "none";
defparam \ABC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[14]~I (
	.datain(\inst|inst7|Q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[14]));
// synopsys translate_off
defparam \ABC[14]~I .input_async_reset = "none";
defparam \ABC[14]~I .input_power_up = "low";
defparam \ABC[14]~I .input_register_mode = "none";
defparam \ABC[14]~I .input_sync_reset = "none";
defparam \ABC[14]~I .oe_async_reset = "none";
defparam \ABC[14]~I .oe_power_up = "low";
defparam \ABC[14]~I .oe_register_mode = "none";
defparam \ABC[14]~I .oe_sync_reset = "none";
defparam \ABC[14]~I .operation_mode = "output";
defparam \ABC[14]~I .output_async_reset = "none";
defparam \ABC[14]~I .output_power_up = "low";
defparam \ABC[14]~I .output_register_mode = "none";
defparam \ABC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[13]~I (
	.datain(\inst|inst7|Q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[13]));
// synopsys translate_off
defparam \ABC[13]~I .input_async_reset = "none";
defparam \ABC[13]~I .input_power_up = "low";
defparam \ABC[13]~I .input_register_mode = "none";
defparam \ABC[13]~I .input_sync_reset = "none";
defparam \ABC[13]~I .oe_async_reset = "none";
defparam \ABC[13]~I .oe_power_up = "low";
defparam \ABC[13]~I .oe_register_mode = "none";
defparam \ABC[13]~I .oe_sync_reset = "none";
defparam \ABC[13]~I .operation_mode = "output";
defparam \ABC[13]~I .output_async_reset = "none";
defparam \ABC[13]~I .output_power_up = "low";
defparam \ABC[13]~I .output_register_mode = "none";
defparam \ABC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[12]~I (
	.datain(\inst|inst7|Q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[12]));
// synopsys translate_off
defparam \ABC[12]~I .input_async_reset = "none";
defparam \ABC[12]~I .input_power_up = "low";
defparam \ABC[12]~I .input_register_mode = "none";
defparam \ABC[12]~I .input_sync_reset = "none";
defparam \ABC[12]~I .oe_async_reset = "none";
defparam \ABC[12]~I .oe_power_up = "low";
defparam \ABC[12]~I .oe_register_mode = "none";
defparam \ABC[12]~I .oe_sync_reset = "none";
defparam \ABC[12]~I .operation_mode = "output";
defparam \ABC[12]~I .output_async_reset = "none";
defparam \ABC[12]~I .output_power_up = "low";
defparam \ABC[12]~I .output_register_mode = "none";
defparam \ABC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[11]~I (
	.datain(\inst|inst7|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[11]));
// synopsys translate_off
defparam \ABC[11]~I .input_async_reset = "none";
defparam \ABC[11]~I .input_power_up = "low";
defparam \ABC[11]~I .input_register_mode = "none";
defparam \ABC[11]~I .input_sync_reset = "none";
defparam \ABC[11]~I .oe_async_reset = "none";
defparam \ABC[11]~I .oe_power_up = "low";
defparam \ABC[11]~I .oe_register_mode = "none";
defparam \ABC[11]~I .oe_sync_reset = "none";
defparam \ABC[11]~I .operation_mode = "output";
defparam \ABC[11]~I .output_async_reset = "none";
defparam \ABC[11]~I .output_power_up = "low";
defparam \ABC[11]~I .output_register_mode = "none";
defparam \ABC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[10]~I (
	.datain(\inst|inst7|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[10]));
// synopsys translate_off
defparam \ABC[10]~I .input_async_reset = "none";
defparam \ABC[10]~I .input_power_up = "low";
defparam \ABC[10]~I .input_register_mode = "none";
defparam \ABC[10]~I .input_sync_reset = "none";
defparam \ABC[10]~I .oe_async_reset = "none";
defparam \ABC[10]~I .oe_power_up = "low";
defparam \ABC[10]~I .oe_register_mode = "none";
defparam \ABC[10]~I .oe_sync_reset = "none";
defparam \ABC[10]~I .operation_mode = "output";
defparam \ABC[10]~I .output_async_reset = "none";
defparam \ABC[10]~I .output_power_up = "low";
defparam \ABC[10]~I .output_register_mode = "none";
defparam \ABC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[9]~I (
	.datain(\inst|inst7|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[9]));
// synopsys translate_off
defparam \ABC[9]~I .input_async_reset = "none";
defparam \ABC[9]~I .input_power_up = "low";
defparam \ABC[9]~I .input_register_mode = "none";
defparam \ABC[9]~I .input_sync_reset = "none";
defparam \ABC[9]~I .oe_async_reset = "none";
defparam \ABC[9]~I .oe_power_up = "low";
defparam \ABC[9]~I .oe_register_mode = "none";
defparam \ABC[9]~I .oe_sync_reset = "none";
defparam \ABC[9]~I .operation_mode = "output";
defparam \ABC[9]~I .output_async_reset = "none";
defparam \ABC[9]~I .output_power_up = "low";
defparam \ABC[9]~I .output_register_mode = "none";
defparam \ABC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[8]~I (
	.datain(\inst|inst7|Q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[8]));
// synopsys translate_off
defparam \ABC[8]~I .input_async_reset = "none";
defparam \ABC[8]~I .input_power_up = "low";
defparam \ABC[8]~I .input_register_mode = "none";
defparam \ABC[8]~I .input_sync_reset = "none";
defparam \ABC[8]~I .oe_async_reset = "none";
defparam \ABC[8]~I .oe_power_up = "low";
defparam \ABC[8]~I .oe_register_mode = "none";
defparam \ABC[8]~I .oe_sync_reset = "none";
defparam \ABC[8]~I .operation_mode = "output";
defparam \ABC[8]~I .output_async_reset = "none";
defparam \ABC[8]~I .output_power_up = "low";
defparam \ABC[8]~I .output_register_mode = "none";
defparam \ABC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[7]~I (
	.datain(\inst|inst7|Q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[7]));
// synopsys translate_off
defparam \ABC[7]~I .input_async_reset = "none";
defparam \ABC[7]~I .input_power_up = "low";
defparam \ABC[7]~I .input_register_mode = "none";
defparam \ABC[7]~I .input_sync_reset = "none";
defparam \ABC[7]~I .oe_async_reset = "none";
defparam \ABC[7]~I .oe_power_up = "low";
defparam \ABC[7]~I .oe_register_mode = "none";
defparam \ABC[7]~I .oe_sync_reset = "none";
defparam \ABC[7]~I .operation_mode = "output";
defparam \ABC[7]~I .output_async_reset = "none";
defparam \ABC[7]~I .output_power_up = "low";
defparam \ABC[7]~I .output_register_mode = "none";
defparam \ABC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[6]~I (
	.datain(\inst|inst7|Q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[6]));
// synopsys translate_off
defparam \ABC[6]~I .input_async_reset = "none";
defparam \ABC[6]~I .input_power_up = "low";
defparam \ABC[6]~I .input_register_mode = "none";
defparam \ABC[6]~I .input_sync_reset = "none";
defparam \ABC[6]~I .oe_async_reset = "none";
defparam \ABC[6]~I .oe_power_up = "low";
defparam \ABC[6]~I .oe_register_mode = "none";
defparam \ABC[6]~I .oe_sync_reset = "none";
defparam \ABC[6]~I .operation_mode = "output";
defparam \ABC[6]~I .output_async_reset = "none";
defparam \ABC[6]~I .output_power_up = "low";
defparam \ABC[6]~I .output_register_mode = "none";
defparam \ABC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[5]~I (
	.datain(\inst|inst7|Q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[5]));
// synopsys translate_off
defparam \ABC[5]~I .input_async_reset = "none";
defparam \ABC[5]~I .input_power_up = "low";
defparam \ABC[5]~I .input_register_mode = "none";
defparam \ABC[5]~I .input_sync_reset = "none";
defparam \ABC[5]~I .oe_async_reset = "none";
defparam \ABC[5]~I .oe_power_up = "low";
defparam \ABC[5]~I .oe_register_mode = "none";
defparam \ABC[5]~I .oe_sync_reset = "none";
defparam \ABC[5]~I .operation_mode = "output";
defparam \ABC[5]~I .output_async_reset = "none";
defparam \ABC[5]~I .output_power_up = "low";
defparam \ABC[5]~I .output_register_mode = "none";
defparam \ABC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[4]~I (
	.datain(\inst|inst7|Q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[4]));
// synopsys translate_off
defparam \ABC[4]~I .input_async_reset = "none";
defparam \ABC[4]~I .input_power_up = "low";
defparam \ABC[4]~I .input_register_mode = "none";
defparam \ABC[4]~I .input_sync_reset = "none";
defparam \ABC[4]~I .oe_async_reset = "none";
defparam \ABC[4]~I .oe_power_up = "low";
defparam \ABC[4]~I .oe_register_mode = "none";
defparam \ABC[4]~I .oe_sync_reset = "none";
defparam \ABC[4]~I .operation_mode = "output";
defparam \ABC[4]~I .output_async_reset = "none";
defparam \ABC[4]~I .output_power_up = "low";
defparam \ABC[4]~I .output_register_mode = "none";
defparam \ABC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[3]~I (
	.datain(\inst|inst7|Q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[3]));
// synopsys translate_off
defparam \ABC[3]~I .input_async_reset = "none";
defparam \ABC[3]~I .input_power_up = "low";
defparam \ABC[3]~I .input_register_mode = "none";
defparam \ABC[3]~I .input_sync_reset = "none";
defparam \ABC[3]~I .oe_async_reset = "none";
defparam \ABC[3]~I .oe_power_up = "low";
defparam \ABC[3]~I .oe_register_mode = "none";
defparam \ABC[3]~I .oe_sync_reset = "none";
defparam \ABC[3]~I .operation_mode = "output";
defparam \ABC[3]~I .output_async_reset = "none";
defparam \ABC[3]~I .output_power_up = "low";
defparam \ABC[3]~I .output_register_mode = "none";
defparam \ABC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[2]~I (
	.datain(\inst|inst7|Q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[2]));
// synopsys translate_off
defparam \ABC[2]~I .input_async_reset = "none";
defparam \ABC[2]~I .input_power_up = "low";
defparam \ABC[2]~I .input_register_mode = "none";
defparam \ABC[2]~I .input_sync_reset = "none";
defparam \ABC[2]~I .oe_async_reset = "none";
defparam \ABC[2]~I .oe_power_up = "low";
defparam \ABC[2]~I .oe_register_mode = "none";
defparam \ABC[2]~I .oe_sync_reset = "none";
defparam \ABC[2]~I .operation_mode = "output";
defparam \ABC[2]~I .output_async_reset = "none";
defparam \ABC[2]~I .output_power_up = "low";
defparam \ABC[2]~I .output_register_mode = "none";
defparam \ABC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[1]~I (
	.datain(\inst|inst7|Q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[1]));
// synopsys translate_off
defparam \ABC[1]~I .input_async_reset = "none";
defparam \ABC[1]~I .input_power_up = "low";
defparam \ABC[1]~I .input_register_mode = "none";
defparam \ABC[1]~I .input_sync_reset = "none";
defparam \ABC[1]~I .oe_async_reset = "none";
defparam \ABC[1]~I .oe_power_up = "low";
defparam \ABC[1]~I .oe_register_mode = "none";
defparam \ABC[1]~I .oe_sync_reset = "none";
defparam \ABC[1]~I .operation_mode = "output";
defparam \ABC[1]~I .output_async_reset = "none";
defparam \ABC[1]~I .output_power_up = "low";
defparam \ABC[1]~I .output_register_mode = "none";
defparam \ABC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ABC[0]~I (
	.datain(\inst|inst7|Q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ABC[0]));
// synopsys translate_off
defparam \ABC[0]~I .input_async_reset = "none";
defparam \ABC[0]~I .input_power_up = "low";
defparam \ABC[0]~I .input_register_mode = "none";
defparam \ABC[0]~I .input_sync_reset = "none";
defparam \ABC[0]~I .oe_async_reset = "none";
defparam \ABC[0]~I .oe_power_up = "low";
defparam \ABC[0]~I .oe_register_mode = "none";
defparam \ABC[0]~I .oe_sync_reset = "none";
defparam \ABC[0]~I .operation_mode = "output";
defparam \ABC[0]~I .output_async_reset = "none";
defparam \ABC[0]~I .output_power_up = "low";
defparam \ABC[0]~I .output_register_mode = "none";
defparam \ABC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[7]~I (
	.datain(\inst|ALU|Mux8~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[7]));
// synopsys translate_off
defparam \ALU_OUT[7]~I .input_async_reset = "none";
defparam \ALU_OUT[7]~I .input_power_up = "low";
defparam \ALU_OUT[7]~I .input_register_mode = "none";
defparam \ALU_OUT[7]~I .input_sync_reset = "none";
defparam \ALU_OUT[7]~I .oe_async_reset = "none";
defparam \ALU_OUT[7]~I .oe_power_up = "low";
defparam \ALU_OUT[7]~I .oe_register_mode = "none";
defparam \ALU_OUT[7]~I .oe_sync_reset = "none";
defparam \ALU_OUT[7]~I .operation_mode = "output";
defparam \ALU_OUT[7]~I .output_async_reset = "none";
defparam \ALU_OUT[7]~I .output_power_up = "low";
defparam \ALU_OUT[7]~I .output_register_mode = "none";
defparam \ALU_OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[6]~I (
	.datain(\inst|ALU|Mux9~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[6]));
// synopsys translate_off
defparam \ALU_OUT[6]~I .input_async_reset = "none";
defparam \ALU_OUT[6]~I .input_power_up = "low";
defparam \ALU_OUT[6]~I .input_register_mode = "none";
defparam \ALU_OUT[6]~I .input_sync_reset = "none";
defparam \ALU_OUT[6]~I .oe_async_reset = "none";
defparam \ALU_OUT[6]~I .oe_power_up = "low";
defparam \ALU_OUT[6]~I .oe_register_mode = "none";
defparam \ALU_OUT[6]~I .oe_sync_reset = "none";
defparam \ALU_OUT[6]~I .operation_mode = "output";
defparam \ALU_OUT[6]~I .output_async_reset = "none";
defparam \ALU_OUT[6]~I .output_power_up = "low";
defparam \ALU_OUT[6]~I .output_register_mode = "none";
defparam \ALU_OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[5]~I (
	.datain(\inst|ALU|Mux10~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[5]));
// synopsys translate_off
defparam \ALU_OUT[5]~I .input_async_reset = "none";
defparam \ALU_OUT[5]~I .input_power_up = "low";
defparam \ALU_OUT[5]~I .input_register_mode = "none";
defparam \ALU_OUT[5]~I .input_sync_reset = "none";
defparam \ALU_OUT[5]~I .oe_async_reset = "none";
defparam \ALU_OUT[5]~I .oe_power_up = "low";
defparam \ALU_OUT[5]~I .oe_register_mode = "none";
defparam \ALU_OUT[5]~I .oe_sync_reset = "none";
defparam \ALU_OUT[5]~I .operation_mode = "output";
defparam \ALU_OUT[5]~I .output_async_reset = "none";
defparam \ALU_OUT[5]~I .output_power_up = "low";
defparam \ALU_OUT[5]~I .output_register_mode = "none";
defparam \ALU_OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[4]~I (
	.datain(\inst|ALU|Mux11~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[4]));
// synopsys translate_off
defparam \ALU_OUT[4]~I .input_async_reset = "none";
defparam \ALU_OUT[4]~I .input_power_up = "low";
defparam \ALU_OUT[4]~I .input_register_mode = "none";
defparam \ALU_OUT[4]~I .input_sync_reset = "none";
defparam \ALU_OUT[4]~I .oe_async_reset = "none";
defparam \ALU_OUT[4]~I .oe_power_up = "low";
defparam \ALU_OUT[4]~I .oe_register_mode = "none";
defparam \ALU_OUT[4]~I .oe_sync_reset = "none";
defparam \ALU_OUT[4]~I .operation_mode = "output";
defparam \ALU_OUT[4]~I .output_async_reset = "none";
defparam \ALU_OUT[4]~I .output_power_up = "low";
defparam \ALU_OUT[4]~I .output_register_mode = "none";
defparam \ALU_OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[3]~I (
	.datain(\inst|ALU|Mux12~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[3]));
// synopsys translate_off
defparam \ALU_OUT[3]~I .input_async_reset = "none";
defparam \ALU_OUT[3]~I .input_power_up = "low";
defparam \ALU_OUT[3]~I .input_register_mode = "none";
defparam \ALU_OUT[3]~I .input_sync_reset = "none";
defparam \ALU_OUT[3]~I .oe_async_reset = "none";
defparam \ALU_OUT[3]~I .oe_power_up = "low";
defparam \ALU_OUT[3]~I .oe_register_mode = "none";
defparam \ALU_OUT[3]~I .oe_sync_reset = "none";
defparam \ALU_OUT[3]~I .operation_mode = "output";
defparam \ALU_OUT[3]~I .output_async_reset = "none";
defparam \ALU_OUT[3]~I .output_power_up = "low";
defparam \ALU_OUT[3]~I .output_register_mode = "none";
defparam \ALU_OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[2]~I (
	.datain(\inst|ALU|Mux13~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[2]));
// synopsys translate_off
defparam \ALU_OUT[2]~I .input_async_reset = "none";
defparam \ALU_OUT[2]~I .input_power_up = "low";
defparam \ALU_OUT[2]~I .input_register_mode = "none";
defparam \ALU_OUT[2]~I .input_sync_reset = "none";
defparam \ALU_OUT[2]~I .oe_async_reset = "none";
defparam \ALU_OUT[2]~I .oe_power_up = "low";
defparam \ALU_OUT[2]~I .oe_register_mode = "none";
defparam \ALU_OUT[2]~I .oe_sync_reset = "none";
defparam \ALU_OUT[2]~I .operation_mode = "output";
defparam \ALU_OUT[2]~I .output_async_reset = "none";
defparam \ALU_OUT[2]~I .output_power_up = "low";
defparam \ALU_OUT[2]~I .output_register_mode = "none";
defparam \ALU_OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[1]~I (
	.datain(\inst|ALU|Mux14~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[1]));
// synopsys translate_off
defparam \ALU_OUT[1]~I .input_async_reset = "none";
defparam \ALU_OUT[1]~I .input_power_up = "low";
defparam \ALU_OUT[1]~I .input_register_mode = "none";
defparam \ALU_OUT[1]~I .input_sync_reset = "none";
defparam \ALU_OUT[1]~I .oe_async_reset = "none";
defparam \ALU_OUT[1]~I .oe_power_up = "low";
defparam \ALU_OUT[1]~I .oe_register_mode = "none";
defparam \ALU_OUT[1]~I .oe_sync_reset = "none";
defparam \ALU_OUT[1]~I .operation_mode = "output";
defparam \ALU_OUT[1]~I .output_async_reset = "none";
defparam \ALU_OUT[1]~I .output_power_up = "low";
defparam \ALU_OUT[1]~I .output_register_mode = "none";
defparam \ALU_OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_OUT[0]~I (
	.datain(\inst|ALU|Mux15~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_OUT[0]));
// synopsys translate_off
defparam \ALU_OUT[0]~I .input_async_reset = "none";
defparam \ALU_OUT[0]~I .input_power_up = "low";
defparam \ALU_OUT[0]~I .input_register_mode = "none";
defparam \ALU_OUT[0]~I .input_sync_reset = "none";
defparam \ALU_OUT[0]~I .oe_async_reset = "none";
defparam \ALU_OUT[0]~I .oe_power_up = "low";
defparam \ALU_OUT[0]~I .oe_register_mode = "none";
defparam \ALU_OUT[0]~I .oe_sync_reset = "none";
defparam \ALU_OUT[0]~I .operation_mode = "output";
defparam \ALU_OUT[0]~I .output_async_reset = "none";
defparam \ALU_OUT[0]~I .output_power_up = "low";
defparam \ALU_OUT[0]~I .output_register_mode = "none";
defparam \ALU_OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[7]));
// synopsys translate_off
defparam \B_REG[7]~I .input_async_reset = "none";
defparam \B_REG[7]~I .input_power_up = "low";
defparam \B_REG[7]~I .input_register_mode = "none";
defparam \B_REG[7]~I .input_sync_reset = "none";
defparam \B_REG[7]~I .oe_async_reset = "none";
defparam \B_REG[7]~I .oe_power_up = "low";
defparam \B_REG[7]~I .oe_register_mode = "none";
defparam \B_REG[7]~I .oe_sync_reset = "none";
defparam \B_REG[7]~I .operation_mode = "output";
defparam \B_REG[7]~I .output_async_reset = "none";
defparam \B_REG[7]~I .output_power_up = "low";
defparam \B_REG[7]~I .output_register_mode = "none";
defparam \B_REG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[6]));
// synopsys translate_off
defparam \B_REG[6]~I .input_async_reset = "none";
defparam \B_REG[6]~I .input_power_up = "low";
defparam \B_REG[6]~I .input_register_mode = "none";
defparam \B_REG[6]~I .input_sync_reset = "none";
defparam \B_REG[6]~I .oe_async_reset = "none";
defparam \B_REG[6]~I .oe_power_up = "low";
defparam \B_REG[6]~I .oe_register_mode = "none";
defparam \B_REG[6]~I .oe_sync_reset = "none";
defparam \B_REG[6]~I .operation_mode = "output";
defparam \B_REG[6]~I .output_async_reset = "none";
defparam \B_REG[6]~I .output_power_up = "low";
defparam \B_REG[6]~I .output_register_mode = "none";
defparam \B_REG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[5]));
// synopsys translate_off
defparam \B_REG[5]~I .input_async_reset = "none";
defparam \B_REG[5]~I .input_power_up = "low";
defparam \B_REG[5]~I .input_register_mode = "none";
defparam \B_REG[5]~I .input_sync_reset = "none";
defparam \B_REG[5]~I .oe_async_reset = "none";
defparam \B_REG[5]~I .oe_power_up = "low";
defparam \B_REG[5]~I .oe_register_mode = "none";
defparam \B_REG[5]~I .oe_sync_reset = "none";
defparam \B_REG[5]~I .operation_mode = "output";
defparam \B_REG[5]~I .output_async_reset = "none";
defparam \B_REG[5]~I .output_power_up = "low";
defparam \B_REG[5]~I .output_register_mode = "none";
defparam \B_REG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[4]));
// synopsys translate_off
defparam \B_REG[4]~I .input_async_reset = "none";
defparam \B_REG[4]~I .input_power_up = "low";
defparam \B_REG[4]~I .input_register_mode = "none";
defparam \B_REG[4]~I .input_sync_reset = "none";
defparam \B_REG[4]~I .oe_async_reset = "none";
defparam \B_REG[4]~I .oe_power_up = "low";
defparam \B_REG[4]~I .oe_register_mode = "none";
defparam \B_REG[4]~I .oe_sync_reset = "none";
defparam \B_REG[4]~I .operation_mode = "output";
defparam \B_REG[4]~I .output_async_reset = "none";
defparam \B_REG[4]~I .output_power_up = "low";
defparam \B_REG[4]~I .output_register_mode = "none";
defparam \B_REG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[3]));
// synopsys translate_off
defparam \B_REG[3]~I .input_async_reset = "none";
defparam \B_REG[3]~I .input_power_up = "low";
defparam \B_REG[3]~I .input_register_mode = "none";
defparam \B_REG[3]~I .input_sync_reset = "none";
defparam \B_REG[3]~I .oe_async_reset = "none";
defparam \B_REG[3]~I .oe_power_up = "low";
defparam \B_REG[3]~I .oe_register_mode = "none";
defparam \B_REG[3]~I .oe_sync_reset = "none";
defparam \B_REG[3]~I .operation_mode = "output";
defparam \B_REG[3]~I .output_async_reset = "none";
defparam \B_REG[3]~I .output_power_up = "low";
defparam \B_REG[3]~I .output_register_mode = "none";
defparam \B_REG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[2]));
// synopsys translate_off
defparam \B_REG[2]~I .input_async_reset = "none";
defparam \B_REG[2]~I .input_power_up = "low";
defparam \B_REG[2]~I .input_register_mode = "none";
defparam \B_REG[2]~I .input_sync_reset = "none";
defparam \B_REG[2]~I .oe_async_reset = "none";
defparam \B_REG[2]~I .oe_power_up = "low";
defparam \B_REG[2]~I .oe_register_mode = "none";
defparam \B_REG[2]~I .oe_sync_reset = "none";
defparam \B_REG[2]~I .operation_mode = "output";
defparam \B_REG[2]~I .output_async_reset = "none";
defparam \B_REG[2]~I .output_power_up = "low";
defparam \B_REG[2]~I .output_register_mode = "none";
defparam \B_REG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[1]));
// synopsys translate_off
defparam \B_REG[1]~I .input_async_reset = "none";
defparam \B_REG[1]~I .input_power_up = "low";
defparam \B_REG[1]~I .input_register_mode = "none";
defparam \B_REG[1]~I .input_sync_reset = "none";
defparam \B_REG[1]~I .oe_async_reset = "none";
defparam \B_REG[1]~I .oe_power_up = "low";
defparam \B_REG[1]~I .oe_register_mode = "none";
defparam \B_REG[1]~I .oe_sync_reset = "none";
defparam \B_REG[1]~I .operation_mode = "output";
defparam \B_REG[1]~I .output_async_reset = "none";
defparam \B_REG[1]~I .output_power_up = "low";
defparam \B_REG[1]~I .output_register_mode = "none";
defparam \B_REG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \B_REG[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B_REG[0]));
// synopsys translate_off
defparam \B_REG[0]~I .input_async_reset = "none";
defparam \B_REG[0]~I .input_power_up = "low";
defparam \B_REG[0]~I .input_register_mode = "none";
defparam \B_REG[0]~I .input_sync_reset = "none";
defparam \B_REG[0]~I .oe_async_reset = "none";
defparam \B_REG[0]~I .oe_power_up = "low";
defparam \B_REG[0]~I .oe_register_mode = "none";
defparam \B_REG[0]~I .oe_sync_reset = "none";
defparam \B_REG[0]~I .operation_mode = "output";
defparam \B_REG[0]~I .output_async_reset = "none";
defparam \B_REG[0]~I .output_power_up = "low";
defparam \B_REG[0]~I .output_register_mode = "none";
defparam \B_REG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[7]~I (
	.datain(\inst|RF|Read_DataA[7]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[7]));
// synopsys translate_off
defparam \RF_A_READ_PORT[7]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[7]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[7]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[7]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[7]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[7]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[7]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[7]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[7]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[7]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[7]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[7]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[6]~I (
	.datain(\inst|RF|Read_DataA[6]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[6]));
// synopsys translate_off
defparam \RF_A_READ_PORT[6]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[6]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[6]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[6]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[6]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[6]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[6]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[6]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[6]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[6]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[6]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[6]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[5]~I (
	.datain(\inst|RF|Read_DataA[5]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[5]));
// synopsys translate_off
defparam \RF_A_READ_PORT[5]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[5]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[5]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[5]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[5]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[5]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[5]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[5]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[5]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[5]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[5]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[5]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[4]~I (
	.datain(\inst|RF|Read_DataA[4]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[4]));
// synopsys translate_off
defparam \RF_A_READ_PORT[4]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[4]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[4]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[4]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[4]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[4]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[4]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[4]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[4]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[4]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[4]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[4]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[3]~I (
	.datain(\inst|RF|Read_DataA[3]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[3]));
// synopsys translate_off
defparam \RF_A_READ_PORT[3]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[3]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[3]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[3]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[3]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[3]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[3]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[3]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[3]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[3]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[3]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[3]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[2]~I (
	.datain(\inst|RF|Read_DataA[2]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[2]));
// synopsys translate_off
defparam \RF_A_READ_PORT[2]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[2]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[2]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[2]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[2]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[2]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[2]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[2]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[2]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[2]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[2]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[2]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[1]~I (
	.datain(\inst|RF|Read_DataA[1]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[1]));
// synopsys translate_off
defparam \RF_A_READ_PORT[1]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[1]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[1]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[1]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[1]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[1]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[1]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[1]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[1]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[1]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[1]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[1]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_A_READ_PORT[0]~I (
	.datain(\inst|RF|Read_DataA[0]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_A_READ_PORT[0]));
// synopsys translate_off
defparam \RF_A_READ_PORT[0]~I .input_async_reset = "none";
defparam \RF_A_READ_PORT[0]~I .input_power_up = "low";
defparam \RF_A_READ_PORT[0]~I .input_register_mode = "none";
defparam \RF_A_READ_PORT[0]~I .input_sync_reset = "none";
defparam \RF_A_READ_PORT[0]~I .oe_async_reset = "none";
defparam \RF_A_READ_PORT[0]~I .oe_power_up = "low";
defparam \RF_A_READ_PORT[0]~I .oe_register_mode = "none";
defparam \RF_A_READ_PORT[0]~I .oe_sync_reset = "none";
defparam \RF_A_READ_PORT[0]~I .operation_mode = "output";
defparam \RF_A_READ_PORT[0]~I .output_async_reset = "none";
defparam \RF_A_READ_PORT[0]~I .output_power_up = "low";
defparam \RF_A_READ_PORT[0]~I .output_register_mode = "none";
defparam \RF_A_READ_PORT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[7]~I (
	.datain(\inst|RF|Read_DataB[7]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[7]));
// synopsys translate_off
defparam \RF_B_READ_PORT[7]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[7]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[7]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[7]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[7]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[7]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[7]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[7]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[7]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[7]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[7]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[7]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[6]~I (
	.datain(\inst|RF|Read_DataB[6]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[6]));
// synopsys translate_off
defparam \RF_B_READ_PORT[6]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[6]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[6]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[6]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[6]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[6]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[6]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[6]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[6]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[6]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[6]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[6]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[5]~I (
	.datain(\inst|RF|Read_DataB[5]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[5]));
// synopsys translate_off
defparam \RF_B_READ_PORT[5]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[5]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[5]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[5]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[5]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[5]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[5]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[5]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[5]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[5]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[5]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[5]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[4]~I (
	.datain(\inst|RF|Read_DataB[4]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[4]));
// synopsys translate_off
defparam \RF_B_READ_PORT[4]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[4]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[4]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[4]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[4]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[4]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[4]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[4]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[4]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[4]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[4]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[4]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[3]~I (
	.datain(\inst|RF|Read_DataB[3]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[3]));
// synopsys translate_off
defparam \RF_B_READ_PORT[3]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[3]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[3]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[3]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[3]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[3]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[3]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[3]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[3]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[3]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[3]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[3]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[2]~I (
	.datain(\inst|RF|Read_DataB[2]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[2]));
// synopsys translate_off
defparam \RF_B_READ_PORT[2]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[2]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[2]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[2]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[2]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[2]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[2]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[2]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[2]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[2]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[2]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[2]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[1]~I (
	.datain(\inst|RF|Read_DataB[1]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[1]));
// synopsys translate_off
defparam \RF_B_READ_PORT[1]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[1]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[1]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[1]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[1]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[1]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[1]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[1]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[1]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[1]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[1]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[1]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_B_READ_PORT[0]~I (
	.datain(\inst|RF|Read_DataB[0]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_B_READ_PORT[0]));
// synopsys translate_off
defparam \RF_B_READ_PORT[0]~I .input_async_reset = "none";
defparam \RF_B_READ_PORT[0]~I .input_power_up = "low";
defparam \RF_B_READ_PORT[0]~I .input_register_mode = "none";
defparam \RF_B_READ_PORT[0]~I .input_sync_reset = "none";
defparam \RF_B_READ_PORT[0]~I .oe_async_reset = "none";
defparam \RF_B_READ_PORT[0]~I .oe_power_up = "low";
defparam \RF_B_READ_PORT[0]~I .oe_register_mode = "none";
defparam \RF_B_READ_PORT[0]~I .oe_sync_reset = "none";
defparam \RF_B_READ_PORT[0]~I .operation_mode = "output";
defparam \RF_B_READ_PORT[0]~I .output_async_reset = "none";
defparam \RF_B_READ_PORT[0]~I .output_power_up = "low";
defparam \RF_B_READ_PORT[0]~I .output_register_mode = "none";
defparam \RF_B_READ_PORT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_ADDR[2]~I (
	.datain(\inst|inst7|Q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_ADDR[2]));
// synopsys translate_off
defparam \RF_W_ADDR[2]~I .input_async_reset = "none";
defparam \RF_W_ADDR[2]~I .input_power_up = "low";
defparam \RF_W_ADDR[2]~I .input_register_mode = "none";
defparam \RF_W_ADDR[2]~I .input_sync_reset = "none";
defparam \RF_W_ADDR[2]~I .oe_async_reset = "none";
defparam \RF_W_ADDR[2]~I .oe_power_up = "low";
defparam \RF_W_ADDR[2]~I .oe_register_mode = "none";
defparam \RF_W_ADDR[2]~I .oe_sync_reset = "none";
defparam \RF_W_ADDR[2]~I .operation_mode = "output";
defparam \RF_W_ADDR[2]~I .output_async_reset = "none";
defparam \RF_W_ADDR[2]~I .output_power_up = "low";
defparam \RF_W_ADDR[2]~I .output_register_mode = "none";
defparam \RF_W_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_ADDR[1]~I (
	.datain(\inst|inst7|Q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_ADDR[1]));
// synopsys translate_off
defparam \RF_W_ADDR[1]~I .input_async_reset = "none";
defparam \RF_W_ADDR[1]~I .input_power_up = "low";
defparam \RF_W_ADDR[1]~I .input_register_mode = "none";
defparam \RF_W_ADDR[1]~I .input_sync_reset = "none";
defparam \RF_W_ADDR[1]~I .oe_async_reset = "none";
defparam \RF_W_ADDR[1]~I .oe_power_up = "low";
defparam \RF_W_ADDR[1]~I .oe_register_mode = "none";
defparam \RF_W_ADDR[1]~I .oe_sync_reset = "none";
defparam \RF_W_ADDR[1]~I .operation_mode = "output";
defparam \RF_W_ADDR[1]~I .output_async_reset = "none";
defparam \RF_W_ADDR[1]~I .output_power_up = "low";
defparam \RF_W_ADDR[1]~I .output_register_mode = "none";
defparam \RF_W_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_ADDR[0]~I (
	.datain(\inst|inst7|Q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_ADDR[0]));
// synopsys translate_off
defparam \RF_W_ADDR[0]~I .input_async_reset = "none";
defparam \RF_W_ADDR[0]~I .input_power_up = "low";
defparam \RF_W_ADDR[0]~I .input_register_mode = "none";
defparam \RF_W_ADDR[0]~I .input_sync_reset = "none";
defparam \RF_W_ADDR[0]~I .oe_async_reset = "none";
defparam \RF_W_ADDR[0]~I .oe_power_up = "low";
defparam \RF_W_ADDR[0]~I .oe_register_mode = "none";
defparam \RF_W_ADDR[0]~I .oe_sync_reset = "none";
defparam \RF_W_ADDR[0]~I .operation_mode = "output";
defparam \RF_W_ADDR[0]~I .output_async_reset = "none";
defparam \RF_W_ADDR[0]~I .output_power_up = "low";
defparam \RF_W_ADDR[0]~I .output_register_mode = "none";
defparam \RF_W_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[7]~I (
	.datain(\inst|MUX_D|Mux0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[7]));
// synopsys translate_off
defparam \RF_W_DATA[7]~I .input_async_reset = "none";
defparam \RF_W_DATA[7]~I .input_power_up = "low";
defparam \RF_W_DATA[7]~I .input_register_mode = "none";
defparam \RF_W_DATA[7]~I .input_sync_reset = "none";
defparam \RF_W_DATA[7]~I .oe_async_reset = "none";
defparam \RF_W_DATA[7]~I .oe_power_up = "low";
defparam \RF_W_DATA[7]~I .oe_register_mode = "none";
defparam \RF_W_DATA[7]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[7]~I .operation_mode = "output";
defparam \RF_W_DATA[7]~I .output_async_reset = "none";
defparam \RF_W_DATA[7]~I .output_power_up = "low";
defparam \RF_W_DATA[7]~I .output_register_mode = "none";
defparam \RF_W_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[6]~I (
	.datain(\inst|MUX_D|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[6]));
// synopsys translate_off
defparam \RF_W_DATA[6]~I .input_async_reset = "none";
defparam \RF_W_DATA[6]~I .input_power_up = "low";
defparam \RF_W_DATA[6]~I .input_register_mode = "none";
defparam \RF_W_DATA[6]~I .input_sync_reset = "none";
defparam \RF_W_DATA[6]~I .oe_async_reset = "none";
defparam \RF_W_DATA[6]~I .oe_power_up = "low";
defparam \RF_W_DATA[6]~I .oe_register_mode = "none";
defparam \RF_W_DATA[6]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[6]~I .operation_mode = "output";
defparam \RF_W_DATA[6]~I .output_async_reset = "none";
defparam \RF_W_DATA[6]~I .output_power_up = "low";
defparam \RF_W_DATA[6]~I .output_register_mode = "none";
defparam \RF_W_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[5]~I (
	.datain(\inst|MUX_D|Mux2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[5]));
// synopsys translate_off
defparam \RF_W_DATA[5]~I .input_async_reset = "none";
defparam \RF_W_DATA[5]~I .input_power_up = "low";
defparam \RF_W_DATA[5]~I .input_register_mode = "none";
defparam \RF_W_DATA[5]~I .input_sync_reset = "none";
defparam \RF_W_DATA[5]~I .oe_async_reset = "none";
defparam \RF_W_DATA[5]~I .oe_power_up = "low";
defparam \RF_W_DATA[5]~I .oe_register_mode = "none";
defparam \RF_W_DATA[5]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[5]~I .operation_mode = "output";
defparam \RF_W_DATA[5]~I .output_async_reset = "none";
defparam \RF_W_DATA[5]~I .output_power_up = "low";
defparam \RF_W_DATA[5]~I .output_register_mode = "none";
defparam \RF_W_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[4]~I (
	.datain(\inst|MUX_D|Mux3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[4]));
// synopsys translate_off
defparam \RF_W_DATA[4]~I .input_async_reset = "none";
defparam \RF_W_DATA[4]~I .input_power_up = "low";
defparam \RF_W_DATA[4]~I .input_register_mode = "none";
defparam \RF_W_DATA[4]~I .input_sync_reset = "none";
defparam \RF_W_DATA[4]~I .oe_async_reset = "none";
defparam \RF_W_DATA[4]~I .oe_power_up = "low";
defparam \RF_W_DATA[4]~I .oe_register_mode = "none";
defparam \RF_W_DATA[4]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[4]~I .operation_mode = "output";
defparam \RF_W_DATA[4]~I .output_async_reset = "none";
defparam \RF_W_DATA[4]~I .output_power_up = "low";
defparam \RF_W_DATA[4]~I .output_register_mode = "none";
defparam \RF_W_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[3]~I (
	.datain(\inst|MUX_D|Mux4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[3]));
// synopsys translate_off
defparam \RF_W_DATA[3]~I .input_async_reset = "none";
defparam \RF_W_DATA[3]~I .input_power_up = "low";
defparam \RF_W_DATA[3]~I .input_register_mode = "none";
defparam \RF_W_DATA[3]~I .input_sync_reset = "none";
defparam \RF_W_DATA[3]~I .oe_async_reset = "none";
defparam \RF_W_DATA[3]~I .oe_power_up = "low";
defparam \RF_W_DATA[3]~I .oe_register_mode = "none";
defparam \RF_W_DATA[3]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[3]~I .operation_mode = "output";
defparam \RF_W_DATA[3]~I .output_async_reset = "none";
defparam \RF_W_DATA[3]~I .output_power_up = "low";
defparam \RF_W_DATA[3]~I .output_register_mode = "none";
defparam \RF_W_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[2]~I (
	.datain(\inst|MUX_D|Mux5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[2]));
// synopsys translate_off
defparam \RF_W_DATA[2]~I .input_async_reset = "none";
defparam \RF_W_DATA[2]~I .input_power_up = "low";
defparam \RF_W_DATA[2]~I .input_register_mode = "none";
defparam \RF_W_DATA[2]~I .input_sync_reset = "none";
defparam \RF_W_DATA[2]~I .oe_async_reset = "none";
defparam \RF_W_DATA[2]~I .oe_power_up = "low";
defparam \RF_W_DATA[2]~I .oe_register_mode = "none";
defparam \RF_W_DATA[2]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[2]~I .operation_mode = "output";
defparam \RF_W_DATA[2]~I .output_async_reset = "none";
defparam \RF_W_DATA[2]~I .output_power_up = "low";
defparam \RF_W_DATA[2]~I .output_register_mode = "none";
defparam \RF_W_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[1]~I (
	.datain(\inst|MUX_D|Mux6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[1]));
// synopsys translate_off
defparam \RF_W_DATA[1]~I .input_async_reset = "none";
defparam \RF_W_DATA[1]~I .input_power_up = "low";
defparam \RF_W_DATA[1]~I .input_register_mode = "none";
defparam \RF_W_DATA[1]~I .input_sync_reset = "none";
defparam \RF_W_DATA[1]~I .oe_async_reset = "none";
defparam \RF_W_DATA[1]~I .oe_power_up = "low";
defparam \RF_W_DATA[1]~I .oe_register_mode = "none";
defparam \RF_W_DATA[1]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[1]~I .operation_mode = "output";
defparam \RF_W_DATA[1]~I .output_async_reset = "none";
defparam \RF_W_DATA[1]~I .output_power_up = "low";
defparam \RF_W_DATA[1]~I .output_register_mode = "none";
defparam \RF_W_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_DATA[0]~I (
	.datain(\inst|MUX_D|Mux7~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_DATA[0]));
// synopsys translate_off
defparam \RF_W_DATA[0]~I .input_async_reset = "none";
defparam \RF_W_DATA[0]~I .input_power_up = "low";
defparam \RF_W_DATA[0]~I .input_register_mode = "none";
defparam \RF_W_DATA[0]~I .input_sync_reset = "none";
defparam \RF_W_DATA[0]~I .oe_async_reset = "none";
defparam \RF_W_DATA[0]~I .oe_power_up = "low";
defparam \RF_W_DATA[0]~I .oe_register_mode = "none";
defparam \RF_W_DATA[0]~I .oe_sync_reset = "none";
defparam \RF_W_DATA[0]~I .operation_mode = "output";
defparam \RF_W_DATA[0]~I .output_async_reset = "none";
defparam \RF_W_DATA[0]~I .output_power_up = "low";
defparam \RF_W_DATA[0]~I .output_register_mode = "none";
defparam \RF_W_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
