OpenROAD 0b8b7ae255f8fbbbefa57d443949b84e73eed757 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /content/wrapped_hsv_mixer/runs/RUN_2022.06.08_16.33.07/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /content/wrapped_hsv_mixer/runs/RUN_2022.06.08_16.33.07/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /content/wrapped_hsv_mixer/runs/RUN_2022.06.08_16.33.07/tmp/routing/21-global.def
[INFO ODB-0128] Design: wrapped_hsv_mixer
[INFO ODB-0130]     Created 214 pins.
[INFO ODB-0131]     Created 15093 components and 69590 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 57516 connections.
[INFO ODB-0133]     Created 3531 nets and 11969 connections.
[INFO ODB-0134] Finished DEF file: /content/wrapped_hsv_mixer/runs/RUN_2022.06.08_16.33.07/tmp/routing/21-global.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   wrapped_hsv_mixer
Die area:                 ( 0 0 ) ( 331975 342695 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     15093
Number of terminals:      214
Number of snets:          2
Number of nets:           3531

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
[INFO DRT-0164] Number of unique instances = 372.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 143684.
[INFO DRT-0033] mcon shape region query size = 164330.
[INFO DRT-0033] met1 shape region query size = 33654.
[INFO DRT-0033] via shape region query size = 1180.
[INFO DRT-0033] met2 shape region query size = 816.
[INFO DRT-0033] via2 shape region query size = 944.
[INFO DRT-0033] met3 shape region query size = 812.
[INFO DRT-0033] via3 shape region query size = 944.
[INFO DRT-0033] met4 shape region query size = 244.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1399 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 364 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0084]   Complete 4298 groups.
#scanned instances     = 15093
#unique  instances     = 372
#stdCellGenAp          = 10520
#stdCellValidPlanarAp  = 50
#stdCellValidViaAp     = 8073
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11969
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:08, memory = 146.47 (MB), peak = 146.47 (MB)
[INFO DRT-0151] Reading guide.

Number of guides:     24291

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 48 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 49 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 9298.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 7277.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 3797.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 178.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 36.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 13131 vertical wires in 1 frboxes and 7455 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1362 vertical wires in 1 frboxes and 1831 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 193.84 (MB), peak = 193.84 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 193.84 (MB), peak = 193.84 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 344.55 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 521.27 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:09, memory = 625.69 (MB).
    Completing 40% with 142 violations.
    elapsed time = 00:00:13, memory = 626.20 (MB).
    Completing 50% with 142 violations.
    elapsed time = 00:00:18, memory = 628.01 (MB).
    Completing 60% with 312 violations.
    elapsed time = 00:00:24, memory = 628.01 (MB).
    Completing 70% with 312 violations.
    elapsed time = 00:00:26, memory = 628.01 (MB).
    Completing 80% with 312 violations.
    elapsed time = 00:00:31, memory = 628.01 (MB).
    Completing 90% with 469 violations.
    elapsed time = 00:00:42, memory = 628.01 (MB).
    Completing 100% with 683 violations.
    elapsed time = 00:00:47, memory = 628.01 (MB).
[INFO DRT-0199]   Number of violations = 1134.
[INFO DRT-0267] cpu time = 00:01:26, elapsed time = 00:00:47, memory = 628.01 (MB), peak = 628.01 (MB)
Total wire length = 112366 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 50835 um.
Total wire length on LAYER met2 = 52884 um.
Total wire length on LAYER met3 = 5112 um.
Total wire length on LAYER met4 = 3534 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 24270.
Up-via summary (total 24270):.

------------------------
 FR_MASTERSLICE        0
            li1    11924
           met1    12048
           met2      236
           met3       62
           met4        0
------------------------
                   24270


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1134 violations.
    elapsed time = 00:00:03, memory = 628.01 (MB).
    Completing 20% with 1134 violations.
    elapsed time = 00:00:08, memory = 628.01 (MB).
    Completing 30% with 935 violations.
    elapsed time = 00:00:10, memory = 637.80 (MB).
    Completing 40% with 935 violations.
    elapsed time = 00:00:14, memory = 649.15 (MB).
    Completing 50% with 935 violations.
    elapsed time = 00:00:18, memory = 649.15 (MB).
    Completing 60% with 723 violations.
    elapsed time = 00:00:24, memory = 649.15 (MB).
    Completing 70% with 723 violations.
    elapsed time = 00:00:28, memory = 649.15 (MB).
    Completing 80% with 456 violations.
    elapsed time = 00:00:32, memory = 649.15 (MB).
    Completing 90% with 456 violations.
    elapsed time = 00:00:38, memory = 661.01 (MB).
    Completing 100% with 260 violations.
    elapsed time = 00:00:40, memory = 661.01 (MB).
[INFO DRT-0199]   Number of violations = 260.
[INFO DRT-0267] cpu time = 00:01:15, elapsed time = 00:00:40, memory = 661.01 (MB), peak = 661.01 (MB)
Total wire length = 111311 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 50457 um.
Total wire length on LAYER met2 = 52151 um.
Total wire length on LAYER met3 = 5160 um.
Total wire length on LAYER met4 = 3542 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 24017.
Up-via summary (total 24017):.

------------------------
 FR_MASTERSLICE        0
            li1    11909
           met1    11804
           met2      241
           met3       63
           met4        0
------------------------
                   24017


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 260 violations.
    elapsed time = 00:00:00, memory = 661.01 (MB).
    Completing 20% with 260 violations.
    elapsed time = 00:00:05, memory = 661.01 (MB).
    Completing 30% with 219 violations.
    elapsed time = 00:00:07, memory = 661.01 (MB).
    Completing 40% with 219 violations.
    elapsed time = 00:00:10, memory = 661.01 (MB).
    Completing 50% with 219 violations.
    elapsed time = 00:00:13, memory = 661.01 (MB).
    Completing 60% with 210 violations.
    elapsed time = 00:00:20, memory = 661.01 (MB).
    Completing 70% with 210 violations.
    elapsed time = 00:00:22, memory = 661.01 (MB).
    Completing 80% with 198 violations.
    elapsed time = 00:00:27, memory = 661.01 (MB).
    Completing 90% with 198 violations.
    elapsed time = 00:00:31, memory = 661.01 (MB).
    Completing 100% with 160 violations.
    elapsed time = 00:00:33, memory = 661.01 (MB).
[INFO DRT-0199]   Number of violations = 160.
[INFO DRT-0267] cpu time = 00:01:02, elapsed time = 00:00:33, memory = 661.01 (MB), peak = 661.01 (MB)
Total wire length = 111021 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 50396 um.
Total wire length on LAYER met2 = 51912 um.
Total wire length on LAYER met3 = 5157 um.
Total wire length on LAYER met4 = 3555 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23970.
Up-via summary (total 23970):.

------------------------
 FR_MASTERSLICE        0
            li1    11908
           met1    11762
           met2      235
           met3       65
           met4        0
------------------------
                   23970


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 160 violations.
    elapsed time = 00:00:00, memory = 661.01 (MB).
    Completing 20% with 160 violations.
    elapsed time = 00:00:05, memory = 671.06 (MB).
    Completing 30% with 160 violations.
    elapsed time = 00:00:09, memory = 671.06 (MB).
    Completing 40% with 137 violations.
    elapsed time = 00:00:17, memory = 671.84 (MB).
    Completing 50% with 137 violations.
    elapsed time = 00:00:19, memory = 673.64 (MB).
    Completing 60% with 87 violations.
    elapsed time = 00:00:21, memory = 673.64 (MB).
    Completing 70% with 87 violations.
    elapsed time = 00:00:22, memory = 673.64 (MB).
    Completing 80% with 87 violations.
    elapsed time = 00:00:27, memory = 673.64 (MB).
    Completing 90% with 57 violations.
    elapsed time = 00:00:30, memory = 673.64 (MB).
    Completing 100% with 28 violations.
    elapsed time = 00:00:33, memory = 673.64 (MB).
[INFO DRT-0199]   Number of violations = 28.
[INFO DRT-0267] cpu time = 00:00:54, elapsed time = 00:00:33, memory = 673.64 (MB), peak = 673.64 (MB)
Total wire length = 110967 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 49886 um.
Total wire length on LAYER met2 = 51974 um.
Total wire length on LAYER met3 = 5551 um.
Total wire length on LAYER met4 = 3555 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 24074.
Up-via summary (total 24074):.

------------------------
 FR_MASTERSLICE        0
            li1    11908
           met1    11814
           met2      287
           met3       65
           met4        0
------------------------
                   24074


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 28 violations.
    elapsed time = 00:00:00, memory = 673.64 (MB).
    Completing 20% with 28 violations.
    elapsed time = 00:00:00, memory = 673.64 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:08, memory = 673.64 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:08, memory = 673.64 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:08, memory = 673.64 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:08, memory = 673.64 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:08, memory = 673.64 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:08, memory = 673.64 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:08, memory = 673.64 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:09, memory = 673.64 (MB).
[INFO DRT-0199]   Number of violations = 4.
[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:09, memory = 673.64 (MB), peak = 673.64 (MB)
Total wire length = 110969 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 49880 um.
Total wire length on LAYER met2 = 51978 um.
Total wire length on LAYER met3 = 5554 um.
Total wire length on LAYER met4 = 3555 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 24079.
Up-via summary (total 24079):.

------------------------
 FR_MASTERSLICE        0
            li1    11908
           met1    11821
           met2      285
           met3       65
           met4        0
------------------------
                   24079


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 673.64 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 673.64 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:03, memory = 673.64 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:03, memory = 673.64 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:03, memory = 673.64 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:03, memory = 673.64 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:03, memory = 673.64 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:03, memory = 673.64 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:03, memory = 673.64 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 673.64 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 673.64 (MB), peak = 673.64 (MB)
Total wire length = 110969 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 49872 um.
Total wire length on LAYER met2 = 51986 um.
Total wire length on LAYER met3 = 5554 um.
Total wire length on LAYER met4 = 3555 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 24079.
Up-via summary (total 24079):.

------------------------
 FR_MASTERSLICE        0
            li1    11908
           met1    11821
           met2      285
           met3       65
           met4        0
------------------------
                   24079


[INFO DRT-0198] Complete detail routing.
Total wire length = 110969 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 49872 um.
Total wire length on LAYER met2 = 51986 um.
Total wire length on LAYER met3 = 5554 um.
Total wire length on LAYER met4 = 3555 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 24079.
Up-via summary (total 24079):.

------------------------
 FR_MASTERSLICE        0
            li1    11908
           met1    11821
           met2      285
           met3       65
           met4        0
------------------------
                   24079


[INFO DRT-0267] cpu time = 00:04:53, elapsed time = 00:02:48, memory = 673.64 (MB), peak = 673.64 (MB)

[INFO DRT-0180] Post processing.
Saving to /content/wrapped_hsv_mixer/runs/RUN_2022.06.08_16.33.07/results/routing/wrapped_hsv_mixer.def
