// Seed: 1414983747
module module_0 (
    input uwire id_0,
    output uwire id_1,
    input supply0 id_2,
    input wire id_3,
    output wand id_4,
    input tri0 id_5,
    output wire id_6,
    input tri0 id_7,
    input wand id_8,
    output wand id_9,
    input tri0 id_10,
    input tri0 id_11,
    input supply1 id_12
    , id_19,
    input tri0 id_13,
    input tri0 id_14
    , id_20,
    input wor id_15,
    output wand id_16,
    output uwire id_17
);
  id_21(
      .id_0(1), .id_1(id_14), .id_2(id_14), .id_3(1), .id_4(1), .id_5(1 == id_8), .id_6(id_9 ^ 1)
  );
  assign id_17 = (id_5);
  wire id_22;
  wire id_23;
  assign id_17 = 1;
endmodule
module module_1 (
    input  wire id_0,
    output tri  id_1,
    output tri1 id_2
);
  wire id_4, id_5, id_6, id_7;
  module_0(
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2
  );
  wire id_8;
endmodule
