VCE_CGTT_OVERRIDE	,	V_22
ring	,	V_2
vce_v3_0_get_clockgating_state	,	F_57
vce_v3_0_emit_vm_flush	,	F_60
"VCE not responding, giving up!!!\n"	,	L_2
upper_32_bits	,	F_17
vce_v3_0_override_vce_clock_gating	,	F_10
VCE_UENC_DMA_DCLK_CTRL__WRDMCLK_FORCEON_MASK	,	V_30
"IH: VCE\n"	,	L_6
dev	,	V_120
VCE_RB_ARB_CTRL	,	V_21
state	,	V_124
src_data	,	V_133
asic_type	,	V_56
mmVCE_VCPU_CACHE_OFFSET2	,	V_104
srbm_soft_reset	,	V_114
AMDGPU_IRQ_STATE_ENABLE	,	V_126
mmVCE_VCPU_CACHE_OFFSET1	,	V_102
fence_drv	,	V_161
mmVCE_VCPU_CACHE_OFFSET0	,	V_100
mmVCE_RB_SIZE	,	V_46
AMD_IS_APU	,	V_67
size	,	V_88
AMD_CG_STATE_GATE	,	V_86
adev	,	V_4
VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK	,	V_127
vce_v3_0_get_harvest_config	,	F_21
amdgpu_vce_suspend	,	F_32
CHIP_STONEY	,	V_57
VCE_CMD_WAIT_GE	,	V_164
SRBM_SOFT_RESET	,	V_116
amdgpu_ring_init	,	F_30
VCE_SYS_INT_TRAP_INTERRUPT_EN	,	V_108
cg_flags	,	V_137
RREG32	,	F_5
mutex_unlock	,	F_6
amdgpu_interrupt_state	,	V_123
vce_v3_0_ring_emit_ib	,	F_58
VCE_V3_0_STACK_SIZE	,	V_80
WREG32_OR	,	F_43
RREG32_SMC	,	F_22
override	,	V_20
ixCURRENT_PG_STATUS	,	V_146
mmVCE_RB_RPTR2	,	V_13
mmVCE_RB_RPTR3	,	V_14
seq	,	V_160
amd_powergating_state	,	V_139
mmVCE_STATUS	,	V_36
VCE_CMD_UPDATE_PTB	,	V_157
i	,	V_33
uint32_t	,	T_3
irq	,	V_78
j	,	V_34
ENOENT	,	V_75
harvest_config	,	V_8
r	,	V_42
vce_v3_0_wait_for_idle	,	F_39
mmVCE_RB_SIZE2	,	V_50
vce_v3_0_hw_fini	,	F_38
v	,	V_5
mmVCE_LMI_VCPU_CACHE_40BIT_BAR	,	V_98
mutex_lock	,	F_2
mmVCE_RB_SIZE3	,	V_53
AMDGPU_VCE_FIRMWARE_OFFSET	,	V_99
AMD_PG_STATE_GATE	,	V_141
"VCE not responding, trying to reset the ECPU!!!\n"	,	L_1
vce_v3_0_irq_funcs	,	V_169
VCE_SYS_INT_STATUS	,	V_131
mdelay	,	F_14
SRBM_STATUS2__VCE0_BUSY_MASK	,	V_110
source	,	V_122
VCE_CMD_END	,	V_159
num_types	,	V_168
mmVCE_LMI_SWAP_CNTL1	,	V_93
vce_v3_0_suspend	,	F_41
vce_v3_0_set_interrupt_state	,	F_52
vce_v3_0_is_idle	,	F_44
ret	,	V_140
CHIP_POLARIS10	,	V_63
amdgpu_vce_sw_init	,	F_28
CHIP_POLARIS11	,	V_64
CHIP_POLARIS12	,	V_65
"Cannot get clockgating state when VCE is powergated.\n"	,	L_8
ECPU_SOFT_RESET	,	V_39
ETIMEDOUT	,	V_40
mmGRBM_GFX_INDEX	,	V_10
DRM_ERROR	,	F_15
name	,	V_84
CURRENT_PG_STATUS__VCE_PG_STATUS_MASK	,	V_147
idx	,	V_41
WREG32	,	F_3
gpu_addr	,	V_44
ixVCE_HARVEST_FUSE_MACRO__ADDRESS	,	V_68
vce_v3_0_emit_pipeline_sync	,	F_61
VCE_SYS_INT_EN	,	V_107
VCE_STATUS	,	V_54
vce_v3_0_firmware_loaded	,	F_13
SRBM_STATUS2__VCE1_BUSY_MASK	,	V_111
mmVCE_CLOCK_GATING_A	,	V_89
mmVCE_CLOCK_GATING_B	,	V_25
mask	,	V_109
mmVCE_LMI_VM_CTRL	,	V_94
mmVCE_UENC_CLOCK_GATING_2	,	V_27
WREG32_FIELD	,	F_11
mmVCE_UENC_DMA_DCLK_CTRL	,	V_29
VCE_HARVEST_FUSE_MACRO__SHIFT	,	V_70
amdgpu_ring_write	,	F_59
"VCE enabled in physical mode\n"	,	L_10
vce_v3_0_ring_set_wptr	,	F_8
vce_v3_0_mc_resume	,	F_18
sync_seq	,	V_162
DRM_DEBUG	,	F_54
"vce%d"	,	L_3
mmVCE_UENC_REG_CLOCK_GATING	,	V_28
uint64_t	,	T_1
VCE_SYS_INT_TRAP_INTERRUPT_INT	,	V_132
dev_info	,	F_48
VCE_UENC_DMA_DCLK_CTRL__RDDMCLK_FORCEON_MASK	,	V_31
vm_id	,	V_152
mmSRBM_STATUS2	,	V_112
tmp	,	V_61
enable	,	V_136
VCE_SOFT_RESET	,	V_38
amdgpu_asic_set_vce_clocks	,	F_35
ib	,	V_151
vce_v3_0_early_init	,	F_23
wptr	,	V_19
gated	,	V_23
vce_v3_0_pre_soft_reset	,	F_50
val	,	V_125
VCE_HARVEST_FUSE_MACRO__MASK	,	V_69
mmVCE_RB_WPTR	,	V_16
vce_v3_0_hw_init	,	F_34
VCE_VCPU_CNTL	,	V_59
vce_v3_0_set_clockgating_state	,	F_40
handle	,	V_74
ctx_switch	,	V_153
mmVCE_LMI_VCPU_CACHE_40BIT_BAR0	,	V_95
amdgpu_irq_add_id	,	F_27
ixCURRENT_PG_STATUS_APU	,	V_145
vce_v3_0_ring_vm_funcs	,	V_166
mmVCE_LMI_VCPU_CACHE_40BIT_BAR1	,	V_96
mmVCE_LMI_VCPU_CACHE_40BIT_BAR2	,	V_97
status	,	V_35
DRM_INFO	,	F_37
usec_timeout	,	V_113
ring_size	,	V_47
JOB_BUSY	,	V_55
flags	,	V_66
mutex	,	V_144
vce_v3_0_set_ring_funcs	,	F_24
vce_v3_0_stop	,	F_20
out	,	V_142
amdgpu_ring_test_ring	,	F_36
amdgpu_iv_entry	,	V_129
GET_VCE_INSTANCE	,	F_4
mmVCE_UENC_CLOCK_GATING	,	V_26
CC_HARVEST_FUSES__VCE_DISABLE_MASK	,	V_72
vce	,	V_7
amd_clockgating_state	,	V_135
"Unhandled interrupt: %d %d\n"	,	L_7
SOFT_RESET_VCE1	,	V_118
VCE_CMD_FLUSH_TLB	,	V_158
mmVCE_RB_BASE_LO	,	V_43
mmVCE_VCPU_CNTL	,	V_58
SOFT_RESET_VCE0	,	V_117
ixCC_HARVEST_FUSES	,	V_71
FW_52_8_3	,	V_83
length_dw	,	V_155
vce_v3_0_sw_init	,	F_26
vce_v3_0_ring_phys_funcs	,	V_167
udelay	,	F_49
vce_v3_0_soft_reset	,	F_47
mmVCE_LMI_SWAP_CNTL	,	V_92
VCE_V3_0_DATA_SIZE	,	V_81
mmVCE_RB_RPTR	,	V_12
AMDGPU_VCE_STATUS_BUSY_MASK	,	V_115
VCE_CMD_IB_VM	,	V_154
vce_v3_0_ring_get_wptr	,	F_7
data	,	V_24
mmVCE_VCPU_CACHE_SIZE0	,	V_101
mmVCE_VCPU_CACHE_SIZE1	,	V_103
mmVCE_VCPU_CACHE_SIZE2	,	V_105
amdgpu_ring	,	V_1
grbm_idx_mutex	,	V_6
mmVCE_RB_BASE_LO2	,	V_48
mmVCE_RB_WPTR2	,	V_17
mmVCE_RB_BASE_LO3	,	V_51
GRBM_GFX_INDEX	,	V_148
vce_v3_0_process_interrupt	,	F_53
mmVCE_RB_WPTR3	,	V_18
lower_32_bits	,	F_9
vce_v3_0_check_soft_reset	,	F_45
vce_v3_0_post_soft_reset	,	F_51
u32	,	T_2
CHIP_FIJI	,	V_62
AMD_CG_SUPPORT_VCE_MGCG	,	V_138
pd_addr	,	V_156
REG_SET_FIELD	,	F_46
vce_v3_0_start	,	F_16
CLK_EN	,	V_60
offset	,	V_87
amdgpu_ib	,	V_150
num_rings	,	V_76
VCE_V3_0_FW_SIZE	,	V_79
WREG32_P	,	F_19
"VCE initialized successfully.\n"	,	L_4
vce_v3_0_ring_get_rptr	,	F_1
amdgpu_vce_resume	,	F_29
entry	,	V_130
mmVCE_LMI_CACHE_CTRL	,	V_91
AMDGPU_VCE_HARVEST_VCE0	,	V_11
AMDGPU_VCE_HARVEST_VCE1	,	V_9
mmVCE_LMI_CTRL2	,	V_106
VCE_INSTANCE	,	V_149
mmVCE_RB_BASE_HI2	,	V_49
mmVCE_RB_BASE_HI3	,	V_52
"SRBM_SOFT_RESET=0x%08X\n"	,	L_5
amdgpu_irq_src	,	V_121
vce_v3_0_set_powergating_state	,	F_56
mmSRBM_SOFT_RESET	,	V_119
VCE_STATUS_VCPU_REPORT_FW_LOADED_MASK	,	V_37
CC_HARVEST_FUSES__VCE_DISABLE__SHIFT	,	V_73
ready	,	V_85
mmVCE_SYS_INT_EN	,	V_128
vce_v3_0_sw_fini	,	F_31
vce_v3_0_resume	,	F_42
addr	,	V_163
mmVCE_LMI_CTRL	,	V_90
mmVCE_RB_BASE_HI	,	V_45
"VCE enabled in VM mode\n"	,	L_9
amdgpu_device	,	V_3
AMDGPU_IH_CLIENTID_LEGACY	,	V_77
src_id	,	V_134
VCE_UENC_DMA_DCLK_CTRL__REGCLK_FORCEON_MASK	,	V_32
vce_v3_0_set_vce_sw_clock_gating	,	F_12
vce_v3_0_set_irq_funcs	,	F_25
mmGRBM_GFX_INDEX_DEFAULT	,	V_15
funcs	,	V_165
amdgpu_vce_sw_fini	,	F_33
fw_version	,	V_82
amdgpu_fence_process	,	F_55
pm	,	V_143
