// Seed: 1491732045
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_2 = 0;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    output tri0 id_3,
    input wand id_4,
    output tri0 id_5,
    input tri id_6,
    input wire id_7,
    output wire id_8,
    output wand id_9,
    input wire id_10,
    input tri0 id_11,
    output tri0 id_12,
    input supply0 id_13,
    output uwire id_14,
    output wire id_15,
    input wor id_16
);
  wire id_18;
  wire id_19;
  assign id_15 = id_6 - -1'h0;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19
  );
  assign id_12 = id_11;
  assign id_12 = id_18;
endmodule
