INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_coupler.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_coupler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0_formatter.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3_formatter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.ip_user_files/ipstatic/v_vid_in_axi4s_v4_0_3/hdl/verilog/v_vid_in_axi4s_v4_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/edit_video_in_ip_v1_0.srcs/sources_1/ip/v_vid_in_axi4s_0/sim/v_vid_in_axi4s_0.v" into library v_vid_in_axi4s_v4_0_3
INFO: [VRFC 10-311] analyzing module v_vid_in_axi4s_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_OV7670_RGB565_VGA_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_OV7670_RGB565_VGA_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/I2C_AV_Config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I2C_AV_Config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/capture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module capture
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov7670_top
INFO: [VRFC 10-2458] undeclared symbol config_finished, assumed default net type wire [C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/src/ov7670_top.v:81]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/hdl/video_in_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sources_1/ip/video_in_ip_0/sim/video_in_ip_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_in_ip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jon/ECE532/video_in_ip/test/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
