

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Wed Mar 31 15:03:59 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.982 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      300|      300| 2.095 us | 2.095 us |  300|  300|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       23|       23|         9|          1|          1|    16|    yes   |
        |- Loop 2  |       13|       13|        10|          1|          1|     5|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9
  * Pipeline-1: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 2
  Pipeline-0 : II = 1, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
  Pipeline-1 : II = 1, D = 10, States = { 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 13 
13 --> 14 
14 --> 24 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 14 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 25 [2/2] (1.00ns)   --->   "%vector_rows_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %vector_rows)"   --->   Operation 25 'read' 'vector_rows_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_local_V = alloca i256, align 8" [firmware/myproject_axi.cpp:18]   --->   Operation 26 'alloca' 'in_local_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%out_local_0 = alloca i16, align 2"   --->   Operation 27 'alloca' 'out_local_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%out_local_1 = alloca i16, align 2"   --->   Operation 28 'alloca' 'out_local_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%out_local_2 = alloca i16, align 2"   --->   Operation 29 'alloca' 'out_local_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%out_local_3 = alloca i16, align 2"   --->   Operation 30 'alloca' 'out_local_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%out_local_4 = alloca i16, align 2"   --->   Operation 31 'alloca' 'out_local_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.17>
ST_2 : Operation 32 [1/2] (1.00ns)   --->   "%vector_rows_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %vector_rows)"   --->   Operation 32 'read' 'vector_rows_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %in_data), !map !203"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_last_V), !map !209"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %out_data), !map !213"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_last_V), !map !219"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %vector_rows), !map !223"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @myproject_axi_str) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %in_data, i1* %in_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [firmware/myproject_axi.cpp:8]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %out_data, i1* %out_last_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str110, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [firmware/myproject_axi.cpp:9]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %vector_rows, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:10]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:11]   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%row_count_load = load i32* @row_count, align 4" [firmware/myproject_axi.cpp:20]   --->   Operation 43 'load' 'row_count_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln20 = icmp eq i32 %row_count_load, %vector_rows_read" [firmware/myproject_axi.cpp:20]   --->   Operation 44 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%add_ln22 = add i32 %row_count_load, 1" [firmware/myproject_axi.cpp:22]   --->   Operation 45 'add' 'add_ln22' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.69ns)   --->   "%select_ln22 = select i1 %icmp_ln20, i32 1, i32 %add_ln22" [firmware/myproject_axi.cpp:22]   --->   Operation 46 'select' 'select_ln22' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "store i32 %select_ln22, i32* @row_count, align 4" [firmware/myproject_axi.cpp:22]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %0" [firmware/myproject_axi.cpp:24]   --->   Operation 48 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.69>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %arrayctor.loop1.preheader ], [ %i, %hls_label_0 ]"   --->   Operation 49 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.36ns)   --->   "%icmp_ln24 = icmp eq i5 %i_0, -16" [firmware/myproject_axi.cpp:24]   --->   Operation 50 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [firmware/myproject_axi.cpp:24]   --->   Operation 52 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %1, label %hls_label_0" [firmware/myproject_axi.cpp:24]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_36 = call { float, i1 } @_ssdm_op_Read.axis.volatile.floatP.i1P(float* %in_data, i1* %in_last_V)" [firmware/myproject_axi.cpp:4]   --->   Operation 54 'read' 'empty_36' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%in_data_tmp = extractvalue { float, i1 } %empty_36, 0" [firmware/myproject_axi.cpp:4]   --->   Operation 55 'extractvalue' 'in_data_tmp' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 56 [3/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:27]   --->   Operation 56 'fpext' 'd_assign' <Predicate = (!icmp_ln24)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i5 %i_0 to i4" [firmware/myproject_axi.cpp:27]   --->   Operation 57 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.69>
ST_4 : Operation 58 [2/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:27]   --->   Operation 58 'fpext' 'd_assign' <Predicate = (!icmp_ln24)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.69>
ST_5 : Operation 59 [1/3] (3.69ns)   --->   "%d_assign = fpext float %in_data_tmp to double" [firmware/myproject_axi.cpp:27]   --->   Operation 59 'fpext' 'd_assign' <Predicate = (!icmp_ln24)> <Delay = 3.69> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 2> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [firmware/myproject_axi.cpp:27]   --->   Operation 60 'bitcast' 'ireg_V' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [firmware/myproject_axi.cpp:27]   --->   Operation 61 'trunc' 'trunc_ln556' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [firmware/myproject_axi.cpp:27]   --->   Operation 62 'bitselect' 'p_Result_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [firmware/myproject_axi.cpp:27]   --->   Operation 63 'partselect' 'exp_tmp_V' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [firmware/myproject_axi.cpp:27]   --->   Operation 64 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.23>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [firmware/myproject_axi.cpp:27]   --->   Operation 65 'zext' 'zext_ln461' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [firmware/myproject_axi.cpp:27]   --->   Operation 66 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_8 = zext i53 %tmp_s to i54" [firmware/myproject_axi.cpp:27]   --->   Operation 67 'zext' 'p_Result_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_8" [firmware/myproject_axi.cpp:27]   --->   Operation 68 'sub' 'man_V_1' <Predicate = (!icmp_ln24 & p_Result_7)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_7, i54 %man_V_1, i54 %p_Result_8" [firmware/myproject_axi.cpp:27]   --->   Operation 69 'select' 'man_V_2' <Predicate = (!icmp_ln24)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [firmware/myproject_axi.cpp:27]   --->   Operation 70 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln24)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [firmware/myproject_axi.cpp:27]   --->   Operation 71 'sub' 'F2' <Predicate = (!icmp_ln24)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 10" [firmware/myproject_axi.cpp:27]   --->   Operation 72 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln24)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -10, %F2" [firmware/myproject_axi.cpp:27]   --->   Operation 73 'add' 'add_ln581' <Predicate = (!icmp_ln24)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 10, %F2" [firmware/myproject_axi.cpp:27]   --->   Operation 74 'sub' 'sub_ln581' <Predicate = (!icmp_ln24)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [firmware/myproject_axi.cpp:27]   --->   Operation 75 'select' 'sh_amt' <Predicate = (!icmp_ln24)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 10" [firmware/myproject_axi.cpp:27]   --->   Operation 76 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln24)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i16" [firmware/myproject_axi.cpp:27]   --->   Operation 77 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_514 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %sh_amt, i32 4, i32 11)" [firmware/myproject_axi.cpp:27]   --->   Operation 78 'partselect' 'tmp_514' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.96>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln581_1 = sext i12 %sh_amt to i32" [firmware/myproject_axi.cpp:27]   --->   Operation 79 'sext' 'sext_ln581_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [firmware/myproject_axi.cpp:27]   --->   Operation 80 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln24)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (1.55ns)   --->   "%icmp_ln603 = icmp eq i8 %tmp_514, 0" [firmware/myproject_axi.cpp:27]   --->   Operation 81 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln24)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i32 %sext_ln581_1 to i54" [firmware/myproject_axi.cpp:27]   --->   Operation 82 'zext' 'zext_ln586' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 83 [2/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:27]   --->   Operation 83 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln24)> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%bitcast_ln696 = bitcast float %in_data_tmp to i32" [firmware/myproject_axi.cpp:27]   --->   Operation 84 'bitcast' 'bitcast_ln696' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%tmp_515 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [firmware/myproject_axi.cpp:27]   --->   Operation 85 'bitselect' 'tmp_515' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_1)   --->   "%select_ln588 = select i1 %tmp_515, i16 -1, i16 0" [firmware/myproject_axi.cpp:27]   --->   Operation 86 'select' 'select_ln588' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [firmware/myproject_axi.cpp:27]   --->   Operation 87 'or' 'or_ln582' <Predicate = (!icmp_ln24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [firmware/myproject_axi.cpp:27]   --->   Operation 88 'xor' 'xor_ln582' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [firmware/myproject_axi.cpp:27]   --->   Operation 89 'and' 'and_ln581' <Predicate = (!icmp_ln24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [firmware/myproject_axi.cpp:27]   --->   Operation 90 'xor' 'xor_ln585' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [firmware/myproject_axi.cpp:27]   --->   Operation 91 'and' 'and_ln585' <Predicate = (!icmp_ln24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln603)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [firmware/myproject_axi.cpp:27]   --->   Operation 92 'and' 'and_ln585_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [firmware/myproject_axi.cpp:27]   --->   Operation 93 'or' 'or_ln581' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [firmware/myproject_axi.cpp:27]   --->   Operation 94 'xor' 'xor_ln581' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [firmware/myproject_axi.cpp:27]   --->   Operation 95 'and' 'and_ln603' <Predicate = (!icmp_ln24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603 = or i1 %and_ln603, %and_ln585_1" [firmware/myproject_axi.cpp:27]   --->   Operation 96 'or' 'or_ln603' <Predicate = (!icmp_ln24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln603_1 = select i1 %and_ln585, i16 %select_ln588, i16 %trunc_ln583" [firmware/myproject_axi.cpp:27]   --->   Operation 97 'select' 'select_ln603_1' <Predicate = (!icmp_ln24)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.88>
ST_8 : Operation 98 [1/2] (3.88ns)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [firmware/myproject_axi.cpp:27]   --->   Operation 98 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln24)> <Delay = 3.88> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [firmware/myproject_axi.cpp:27]   --->   Operation 99 'xor' 'xor_ln571' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [firmware/myproject_axi.cpp:27]   --->   Operation 100 'and' 'and_ln582' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node or_ln603_2)   --->   "%or_ln603_1 = or i1 %and_ln585, %and_ln582" [firmware/myproject_axi.cpp:27]   --->   Operation 101 'or' 'or_ln603_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln603_2 = or i1 %or_ln603, %or_ln603_1" [firmware/myproject_axi.cpp:27]   --->   Operation 102 'or' 'or_ln603_2' <Predicate = (!icmp_ln24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.98>
ST_9 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%sext_ln581 = sext i12 %sh_amt to i16" [firmware/myproject_axi.cpp:27]   --->   Operation 103 'sext' 'sext_ln581' <Predicate = (!icmp_ln24 & and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i16" [firmware/myproject_axi.cpp:27]   --->   Operation 104 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln24 & !and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%shl_ln604 = shl i16 %trunc_ln583, %sext_ln581" [firmware/myproject_axi.cpp:27]   --->   Operation 105 'shl' 'shl_ln604' <Predicate = (!icmp_ln24 & and_ln603 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln603_2)   --->   "%select_ln603 = select i1 %and_ln603, i16 %shl_ln604, i16 %trunc_ln586" [firmware/myproject_axi.cpp:27]   --->   Operation 106 'select' 'select_ln603' <Predicate = (!icmp_ln24 & or_ln603 & or_ln603_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (3.98ns) (out node of the LUT)   --->   "%select_ln603_2 = select i1 %or_ln603, i16 %select_ln603, i16 %select_ln603_1" [firmware/myproject_axi.cpp:27]   --->   Operation 107 'select' 'select_ln603_2' <Predicate = (!icmp_ln24 & or_ln603_2)> <Delay = 3.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %trunc_ln203, i4 0)" [firmware/myproject_axi.cpp:27]   --->   Operation 108 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%empty_37 = or i8 %shl_ln, 15" [firmware/myproject_axi.cpp:27]   --->   Operation 109 'or' 'empty_37' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (1.55ns)   --->   "%icmp_ln203 = icmp ugt i8 %shl_ln, %empty_37" [firmware/myproject_axi.cpp:27]   --->   Operation 110 'icmp' 'icmp_ln203' <Predicate = (!icmp_ln24)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.98>
ST_10 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln603_3 = select i1 %or_ln603_2, i16 %select_ln603_2, i16 0" [firmware/myproject_axi.cpp:27]   --->   Operation 111 'select' 'select_ln603_3' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %shl_ln to i9" [firmware/myproject_axi.cpp:27]   --->   Operation 112 'zext' 'zext_ln203' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i8 %empty_37 to i9" [firmware/myproject_axi.cpp:27]   --->   Operation 113 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203_2 = zext i16 %select_ln603_3 to i256" [firmware/myproject_axi.cpp:27]   --->   Operation 114 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%xor_ln203 = xor i9 %zext_ln203, 255" [firmware/myproject_axi.cpp:27]   --->   Operation 115 'xor' 'xor_ln203' <Predicate = (!icmp_ln24 & icmp_ln203)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%select_ln203 = select i1 %icmp_ln203, i9 %zext_ln203, i9 %zext_ln203_1" [firmware/myproject_axi.cpp:27]   --->   Operation 116 'select' 'select_ln203' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%select_ln203_1 = select i1 %icmp_ln203, i9 %zext_ln203_1, i9 %zext_ln203" [firmware/myproject_axi.cpp:27]   --->   Operation 117 'select' 'select_ln203_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%select_ln203_2 = select i1 %icmp_ln203, i9 %xor_ln203, i9 %zext_ln203" [firmware/myproject_axi.cpp:27]   --->   Operation 118 'select' 'select_ln203_2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%xor_ln203_1 = xor i9 %select_ln203, 255" [firmware/myproject_axi.cpp:27]   --->   Operation 119 'xor' 'xor_ln203_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node shl_ln203)   --->   "%zext_ln203_3 = zext i9 %select_ln203_2 to i256" [firmware/myproject_axi.cpp:27]   --->   Operation 120 'zext' 'zext_ln203_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_4 = zext i9 %select_ln203_1 to i256" [firmware/myproject_axi.cpp:27]   --->   Operation 121 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_5 = zext i9 %xor_ln203_1 to i256" [firmware/myproject_axi.cpp:27]   --->   Operation 122 'zext' 'zext_ln203_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (3.98ns) (out node of the LUT)   --->   "%shl_ln203 = shl i256 %zext_ln203_2, %zext_ln203_3" [firmware/myproject_axi.cpp:27]   --->   Operation 123 'shl' 'shl_ln203' <Predicate = (!icmp_ln24)> <Delay = 3.98> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%shl_ln203_1 = shl i256 -1, %zext_ln203_4" [firmware/myproject_axi.cpp:27]   --->   Operation 124 'shl' 'shl_ln203_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%lshr_ln203 = lshr i256 -1, %zext_ln203_5" [firmware/myproject_axi.cpp:27]   --->   Operation 125 'lshr' 'lshr_ln203' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (3.25ns) (out node of the LUT)   --->   "%and_ln203 = and i256 %shl_ln203_1, %lshr_ln203" [firmware/myproject_axi.cpp:27]   --->   Operation 126 'and' 'and_ln203' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.55>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [firmware/myproject_axi.cpp:24]   --->   Operation 127 'specregionbegin' 'tmp' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:26]   --->   Operation 128 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%in_local_V_load = load i256* %in_local_V, align 8" [firmware/myproject_axi.cpp:27]   --->   Operation 129 'load' 'in_local_V_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_1)   --->   "%tmp_516 = call i256 @llvm.part.select.i256(i256 %shl_ln203, i32 255, i32 0)" [firmware/myproject_axi.cpp:27]   --->   Operation 130 'partselect' 'tmp_516' <Predicate = (!icmp_ln24 & icmp_ln203)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_1)   --->   "%select_ln203_3 = select i1 %icmp_ln203, i256 %tmp_516, i256 %shl_ln203" [firmware/myproject_axi.cpp:27]   --->   Operation 131 'select' 'select_ln203_3' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_1)   --->   "%xor_ln203_2 = xor i256 %and_ln203, -1" [firmware/myproject_axi.cpp:27]   --->   Operation 132 'xor' 'xor_ln203_2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_1)   --->   "%and_ln203_1 = and i256 %in_local_V_load, %xor_ln203_2" [firmware/myproject_axi.cpp:27]   --->   Operation 133 'and' 'and_ln203_1' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node in_local_V_1)   --->   "%and_ln203_2 = and i256 %select_ln203_3, %and_ln203" [firmware/myproject_axi.cpp:27]   --->   Operation 134 'and' 'and_ln203_2' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [1/1] (1.55ns) (out node of the LUT)   --->   "%in_local_V_1 = or i256 %and_ln203_1, %and_ln203_2" [firmware/myproject_axi.cpp:27]   --->   Operation 135 'or' 'in_local_V_1' <Predicate = (!icmp_ln24)> <Delay = 1.55> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "store i256 %in_local_V_1, i256* %in_local_V, align 8" [firmware/myproject_axi.cpp:27]   --->   Operation 136 'store' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [firmware/myproject_axi.cpp:28]   --->   Operation 137 'specregionend' 'empty_38' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "br label %0" [firmware/myproject_axi.cpp:24]   --->   Operation 138 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 2.47>
ST_12 : Operation 139 [2/2] (0.00ns)   --->   "call fastcc void @myproject(i256* %in_local_V, i16* %out_local_0, i16* %out_local_1, i16* %out_local_2, i16* %out_local_3, i16* %out_local_4)"   --->   Operation 139 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 140 [1/1] (2.47ns)   --->   "%icmp_ln37_1 = icmp eq i32 %select_ln22, %vector_rows_read" [firmware/myproject_axi.cpp:37]   --->   Operation 140 'icmp' 'icmp_ln37_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 4> <Delay = 1.76>
ST_13 : Operation 141 [1/2] (0.00ns)   --->   "call fastcc void @myproject(i256* %in_local_V, i16* %out_local_0, i16* %out_local_1, i16* %out_local_2, i16* %out_local_3, i16* %out_local_4)"   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 142 [1/1] (1.76ns)   --->   "br label %2" [firmware/myproject_axi.cpp:33]   --->   Operation 142 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 5> <Delay = 4.22>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ 0, %1 ], [ %i_1, %hls_label_1 ]"   --->   Operation 143 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (1.13ns)   --->   "%icmp_ln33 = icmp eq i3 %i2_0, -3" [firmware/myproject_axi.cpp:33]   --->   Operation 144 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 145 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i2_0, 1" [firmware/myproject_axi.cpp:33]   --->   Operation 146 'add' 'i_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %3, label %hls_label_1" [firmware/myproject_axi.cpp:33]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%out_local_0_load = load i16* %out_local_0, align 2" [firmware/myproject_axi.cpp:36]   --->   Operation 148 'load' 'out_local_0_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 149 [1/1] (0.00ns)   --->   "%out_local_1_load = load i16* %out_local_1, align 2" [firmware/myproject_axi.cpp:36]   --->   Operation 149 'load' 'out_local_1_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%out_local_2_load = load i16* %out_local_2, align 2" [firmware/myproject_axi.cpp:36]   --->   Operation 150 'load' 'out_local_2_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%out_local_3_load = load i16* %out_local_3, align 2" [firmware/myproject_axi.cpp:36]   --->   Operation 151 'load' 'out_local_3_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%out_local_4_load = load i16* %out_local_4, align 2" [firmware/myproject_axi.cpp:36]   --->   Operation 152 'load' 'out_local_4_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (2.14ns)   --->   "%tmp_V_3 = call i16 @_ssdm_op_Mux.ap_auto.5i16.i3(i16 %out_local_0_load, i16 %out_local_1_load, i16 %out_local_2_load, i16 %out_local_3_load, i16 %out_local_4_load, i3 %i2_0)" [firmware/myproject_axi.cpp:36]   --->   Operation 153 'mux' 'tmp_V_3' <Predicate = (!icmp_ln33)> <Delay = 2.14> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_3, i32 15)" [firmware/myproject_axi.cpp:36]   --->   Operation 154 'bitselect' 'p_Result_9' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (2.07ns)   --->   "%tmp_V = sub i16 0, %tmp_V_3" [firmware/myproject_axi.cpp:36]   --->   Operation 155 'sub' 'tmp_V' <Predicate = (!icmp_ln33)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 156 [1/1] (1.13ns)   --->   "%icmp_ln37 = icmp eq i3 %i2_0, -4" [firmware/myproject_axi.cpp:37]   --->   Operation 156 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln33)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.97ns)   --->   "%and_ln37 = and i1 %icmp_ln37, %icmp_ln37_1" [firmware/myproject_axi.cpp:37]   --->   Operation 157 'and' 'and_ln37' <Predicate = (!icmp_ln33)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 4.20>
ST_15 : Operation 158 [1/1] (2.42ns)   --->   "%icmp_ln935 = icmp eq i16 %tmp_V_3, 0" [firmware/myproject_axi.cpp:36]   --->   Operation 158 'icmp' 'icmp_ln935' <Predicate = (!icmp_ln33)> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.80ns)   --->   "%tmp_V_4 = select i1 %p_Result_9, i16 %tmp_V, i16 %tmp_V_3" [firmware/myproject_axi.cpp:36]   --->   Operation 159 'select' 'tmp_V_4' <Predicate = (!icmp_ln33)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%p_Result_1 = call i16 @llvm.part.select.i16(i16 %tmp_V_4, i32 15, i32 0) nounwind" [firmware/myproject_axi.cpp:36]   --->   Operation 160 'partselect' 'p_Result_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%p_Result_10 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 -1, i16 %p_Result_1)" [firmware/myproject_axi.cpp:36]   --->   Operation 161 'bitconcatenate' 'p_Result_10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_10, i1 true) nounwind" [firmware/myproject_axi.cpp:36]   --->   Operation 162 'cttz' 'l' <Predicate = (!icmp_ln33)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [firmware/myproject_axi.cpp:36]   --->   Operation 163 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 4.33>
ST_16 : Operation 164 [1/1] (2.55ns)   --->   "%sub_ln944 = sub nsw i32 16, %l" [firmware/myproject_axi.cpp:36]   --->   Operation 164 'sub' 'sub_ln944' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i16" [firmware/myproject_axi.cpp:36]   --->   Operation 165 'trunc' 'trunc_ln944' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i5" [firmware/myproject_axi.cpp:36]   --->   Operation 166 'trunc' 'trunc_ln947' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (1.78ns)   --->   "%sub_ln947 = sub i5 9, %trunc_ln947" [firmware/myproject_axi.cpp:36]   --->   Operation 167 'sub' 'sub_ln947' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 2.66>
ST_17 : Operation 168 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [firmware/myproject_axi.cpp:36]   --->   Operation 168 'add' 'lsb_index' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_518 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/myproject_axi.cpp:36]   --->   Operation 169 'partselect' 'tmp_518' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i5 %sub_ln947 to i16" [firmware/myproject_axi.cpp:36]   --->   Operation 170 'zext' 'zext_ln947' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i16 -1, %zext_ln947" [firmware/myproject_axi.cpp:36]   --->   Operation 171 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_s = and i16 %tmp_V_4, %lshr_ln947" [firmware/myproject_axi.cpp:36]   --->   Operation 172 'and' 'p_Result_s' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 173 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i16 %p_Result_s, 0" [firmware/myproject_axi.cpp:36]   --->   Operation 173 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 2.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 174 [1/1] (2.55ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [firmware/myproject_axi.cpp:36]   --->   Operation 174 'add' 'add_ln958' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (2.55ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [firmware/myproject_axi.cpp:36]   --->   Operation 175 'sub' 'sub_ln958' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 3.60>
ST_18 : Operation 176 [1/1] (2.47ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_518, 0" [firmware/myproject_axi.cpp:36]   --->   Operation 176 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947, %icmp_ln947_1" [firmware/myproject_axi.cpp:36]   --->   Operation 177 'and' 'a' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_519 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/myproject_axi.cpp:36]   --->   Operation 178 'bitselect' 'tmp_519' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_519, true" [firmware/myproject_axi.cpp:36]   --->   Operation 179 'xor' 'xor_ln949' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (2.07ns)   --->   "%add_ln949 = add i16 -24, %trunc_ln944" [firmware/myproject_axi.cpp:36]   --->   Operation 180 'add' 'add_ln949' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i16(i16 %tmp_V_4, i16 %add_ln949)" [firmware/myproject_axi.cpp:36]   --->   Operation 181 'bitselect' 'p_Result_2' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_2, %xor_ln949" [firmware/myproject_axi.cpp:36]   --->   Operation 182 'and' 'and_ln949' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %a" [firmware/myproject_axi.cpp:36]   --->   Operation 183 'or' 'or_ln949' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [firmware/myproject_axi.cpp:36]   --->   Operation 184 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.97>
ST_18 : Operation 185 [1/1] (0.00ns)   --->   "%m = zext i16 %tmp_V_4 to i64" [firmware/myproject_axi.cpp:36]   --->   Operation 185 'zext' 'm' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln957_1 = zext i16 %tmp_V_4 to i32" [firmware/myproject_axi.cpp:36]   --->   Operation 186 'zext' 'zext_ln957_1' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (2.47ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [firmware/myproject_axi.cpp:36]   --->   Operation 187 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [2/2] (3.60ns)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [firmware/myproject_axi.cpp:36]   --->   Operation 188 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln958_1 = zext i32 %sub_ln958 to i64" [firmware/myproject_axi.cpp:36]   --->   Operation 189 'zext' 'zext_ln958_1' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_18 : Operation 190 [2/2] (3.60ns)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:36]   --->   Operation 190 'shl' 'shl_ln958' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 3.60>
ST_19 : Operation 191 [1/2] (3.60ns)   --->   "%lshr_ln958 = lshr i32 %zext_ln957_1, %add_ln958" [firmware/myproject_axi.cpp:36]   --->   Operation 191 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 192 [1/2] (3.60ns)   --->   "%shl_ln958 = shl i64 %m, %zext_ln958_1" [firmware/myproject_axi.cpp:36]   --->   Operation 192 'shl' 'shl_ln958' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 3.60> <Core = "ShiftnS">   --->   Core 29 'ShiftnS' <Latency = 1> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 3.52>
ST_20 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln958 = zext i32 %lshr_ln958 to i64" [firmware/myproject_axi.cpp:36]   --->   Operation 193 'zext' 'zext_ln958' <Predicate = (!icmp_ln33 & icmp_ln958 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln958, i64 %zext_ln958, i64 %shl_ln958" [firmware/myproject_axi.cpp:36]   --->   Operation 194 'select' 'm_1' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln961 = zext i32 %or_ln to i64" [firmware/myproject_axi.cpp:36]   --->   Operation 195 'zext' 'zext_ln961' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (3.52ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln961, %m_1" [firmware/myproject_axi.cpp:36]   --->   Operation 196 'add' 'm_2' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [firmware/myproject_axi.cpp:36]   --->   Operation 197 'partselect' 'm_5' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_520 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 25)" [firmware/myproject_axi.cpp:36]   --->   Operation 198 'bitselect' 'tmp_520' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>

State 21 <SV = 12> <Delay = 1.24>
ST_21 : Operation 199 [1/1] (1.24ns)   --->   "%select_ln964 = select i1 %tmp_520, i8 127, i8 126" [firmware/myproject_axi.cpp:36]   --->   Operation 199 'select' 'select_ln964' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 22 <SV = 13> <Delay = 4.36>
ST_22 : Operation 200 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [firmware/myproject_axi.cpp:36]   --->   Operation 200 'zext' 'm_6' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_22 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [firmware/myproject_axi.cpp:36]   --->   Operation 201 'sub' 'sub_ln964' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 202 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [firmware/myproject_axi.cpp:36]   --->   Operation 202 'add' 'add_ln964' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_9, i8 %add_ln964)" [firmware/myproject_axi.cpp:36]   --->   Operation 203 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_22 : Operation 204 [1/1] (0.00ns)   --->   "%p_Result_11 = call i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32(i64 %m_6, i9 %tmp_3, i32 23, i32 31)" [firmware/myproject_axi.cpp:36]   --->   Operation 204 'partset' 'p_Result_11' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_22 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln738 = trunc i64 %p_Result_11 to i32" [firmware/myproject_axi.cpp:36]   --->   Operation 205 'trunc' 'trunc_ln738' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_22 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %trunc_ln738 to float" [firmware/myproject_axi.cpp:36]   --->   Operation 206 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln33 & !icmp_ln935)> <Delay = 0.00>
ST_22 : Operation 207 [1/1] (0.69ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [firmware/myproject_axi.cpp:36]   --->   Operation 207 'select' 'select_ln935' <Predicate = (!icmp_ln33)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 208 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %out_data, i1* %out_last_V, float %select_ln935, i1 %and_ln37)" [firmware/myproject_axi.cpp:5]   --->   Operation 208 'write' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 23 <SV = 14> <Delay = 0.00>
ST_23 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [firmware/myproject_axi.cpp:33]   --->   Operation 209 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [firmware/myproject_axi.cpp:35]   --->   Operation 210 'specpipeline' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 211 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.floatP.i1P(float* %out_data, i1* %out_last_V, float %select_ln935, i1 %and_ln37)" [firmware/myproject_axi.cpp:5]   --->   Operation 211 'write' <Predicate = (!icmp_ln33)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_23 : Operation 212 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)" [firmware/myproject_axi.cpp:46]   --->   Operation 212 'specregionend' 'empty_40' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "br label %2" [firmware/myproject_axi.cpp:33]   --->   Operation 213 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 24 <SV = 6> <Delay = 0.00>
ST_24 : Operation 214 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject_axi.cpp:47]   --->   Operation 214 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'vector_rows' [24]  (1 ns)

 <State 2>: 4.17ns
The critical path consists of the following:
	s_axi read on port 'vector_rows' [24]  (1 ns)
	'icmp' operation ('icmp_ln20', firmware/myproject_axi.cpp:20) [42]  (2.47 ns)
	'select' operation ('select_ln22', firmware/myproject_axi.cpp:22) [44]  (0.698 ns)

 <State 3>: 3.7ns
The critical path consists of the following:
	axis read on port 'in_data' (firmware/myproject_axi.cpp:4) [56]  (0 ns)
	'fpext' operation ('d', firmware/myproject_axi.cpp:27) [58]  (3.7 ns)

 <State 4>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('d', firmware/myproject_axi.cpp:27) [58]  (3.7 ns)

 <State 5>: 3.7ns
The critical path consists of the following:
	'fpext' operation ('d', firmware/myproject_axi.cpp:27) [58]  (3.7 ns)

 <State 6>: 4.23ns
The critical path consists of the following:
	'sub' operation ('F2', firmware/myproject_axi.cpp:27) [70]  (1.55 ns)
	'icmp' operation ('icmp_ln581', firmware/myproject_axi.cpp:27) [71]  (1.99 ns)
	'select' operation ('sh_amt', firmware/myproject_axi.cpp:27) [74]  (0.697 ns)

 <State 7>: 3.96ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln585', firmware/myproject_axi.cpp:27) [79]  (1.99 ns)
	'xor' operation ('xor_ln585', firmware/myproject_axi.cpp:27) [94]  (0 ns)
	'and' operation ('and_ln585', firmware/myproject_axi.cpp:27) [95]  (0.978 ns)
	'select' operation ('select_ln603_1', firmware/myproject_axi.cpp:27) [102]  (0.993 ns)

 <State 8>: 3.88ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln586', firmware/myproject_axi.cpp:27) [83]  (3.88 ns)

 <State 9>: 3.99ns
The critical path consists of the following:
	'shl' operation ('shl_ln604', firmware/myproject_axi.cpp:27) [88]  (0 ns)
	'select' operation ('select_ln603', firmware/myproject_axi.cpp:27) [100]  (0 ns)
	'select' operation ('select_ln603_2', firmware/myproject_axi.cpp:27) [104]  (3.99 ns)

 <State 10>: 3.99ns
The critical path consists of the following:
	'select' operation ('select_ln603_3', firmware/myproject_axi.cpp:27) [106]  (0 ns)
	'shl' operation ('shl_ln203', firmware/myproject_axi.cpp:27) [123]  (3.99 ns)

 <State 11>: 1.55ns
The critical path consists of the following:
	'load' operation ('in_local_V_load', firmware/myproject_axi.cpp:27) on local variable 'in_local.V', firmware/myproject_axi.cpp:18 [107]  (0 ns)
	'and' operation ('and_ln203_1', firmware/myproject_axi.cpp:27) [130]  (0 ns)
	'or' operation ('in_local.V', firmware/myproject_axi.cpp:27) [132]  (1.55 ns)

 <State 12>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln37_1', firmware/myproject_axi.cpp:37) [138]  (2.47 ns)

 <State 13>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/myproject_axi.cpp:33) [141]  (1.77 ns)

 <State 14>: 4.22ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/myproject_axi.cpp:33) [141]  (0 ns)
	'mux' operation ('tmp.V', firmware/myproject_axi.cpp:36) [154]  (2.14 ns)
	'sub' operation ('tmp.V', firmware/myproject_axi.cpp:36) [157]  (2.08 ns)

 <State 15>: 4.2ns
The critical path consists of the following:
	'select' operation ('tmp.V', firmware/myproject_axi.cpp:36) [158]  (0.805 ns)
	'cttz' operation ('l', firmware/myproject_axi.cpp:36) [161]  (3.4 ns)

 <State 16>: 4.33ns
The critical path consists of the following:
	'sub' operation ('sub_ln944', firmware/myproject_axi.cpp:36) [162]  (2.55 ns)
	'sub' operation ('sub_ln947', firmware/myproject_axi.cpp:36) [168]  (1.78 ns)

 <State 17>: 2.67ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln947', firmware/myproject_axi.cpp:36) [170]  (0 ns)
	'and' operation ('__Result__', firmware/myproject_axi.cpp:36) [171]  (0 ns)
	'icmp' operation ('icmp_ln947_1', firmware/myproject_axi.cpp:36) [172]  (2.67 ns)

 <State 18>: 3.61ns
The critical path consists of the following:
	'shl' operation ('shl_ln958', firmware/myproject_axi.cpp:36) [189]  (3.61 ns)

 <State 19>: 3.61ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln958', firmware/myproject_axi.cpp:36) [185]  (3.61 ns)

 <State 20>: 3.52ns
The critical path consists of the following:
	'select' operation ('m', firmware/myproject_axi.cpp:36) [190]  (0 ns)
	'add' operation ('m', firmware/myproject_axi.cpp:36) [192]  (3.52 ns)

 <State 21>: 1.25ns
The critical path consists of the following:
	'select' operation ('select_ln964', firmware/myproject_axi.cpp:36) [196]  (1.25 ns)

 <State 22>: 4.37ns
The critical path consists of the following:
	'sub' operation ('sub_ln964', firmware/myproject_axi.cpp:36) [198]  (0 ns)
	'add' operation ('add_ln964', firmware/myproject_axi.cpp:36) [199]  (3.67 ns)
	'select' operation ('select_ln935', firmware/myproject_axi.cpp:36) [204]  (0.698 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
