Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr 16 19:33:36 2024
| Host         : LAPTOP-RCMTCCBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file timer32bus_timing_summary_routed.rpt -pb timer32bus_timing_summary_routed.pb -rpx timer32bus_timing_summary_routed.rpx -warn_on_violation
| Design       : timer32bus
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     198         
LUTAR-1    Warning           LUT drives async reset alert    66          
TIMING-20  Warning           Non-clocked latch               32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (326)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (494)
5. checking no_input_delay (57)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (326)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: addr[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: addr[1] (HIGH)

 There are 198 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[22] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[24] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[26] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[28] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[29] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[30] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: din[9] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: reset (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (494)
--------------------------------------------------
 There are 494 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (57)
-------------------------------
 There are 57 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  526          inf        0.000                      0                  526           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           526 Endpoints
Min Delay           526 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr[20]
                            (input port)
  Destination:            dout[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.773ns  (logic 4.231ns (26.821%)  route 11.543ns (73.179%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  addr[20] (IN)
                         net (fo=0)                   0.000     0.000    addr[20]
    C16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  addr_IBUF[20]_inst/O
                         net (fo=3, routed)           1.429     2.412    T1/addr_IBUF[18]
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.124     2.536 r  T1/timer_en_i_6/O
                         net (fo=1, routed)           1.017     3.553    T1/timer_en_i_6_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I0_O)        0.124     3.677 r  T1/timer_en_i_3/O
                         net (fo=10, routed)          1.874     5.551    T2/timer_en_reg_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.124     5.675 r  T2/dout_inferred_i_34/O
                         net (fo=33, routed)          3.123     8.798    T2/rden2
    SLICE_X10Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.922 r  T2/dout_inferred_i_31/O
                         net (fo=1, routed)           0.670     9.592    p_0_in[1]
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.124     9.716 r  dout_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.429    13.145    dout_OBUF[1]
    V7                   OBUF (Prop_obuf_I_O)         2.628    15.773 r  dout_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.773    dout[1]
    V7                                                                r  dout[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[20]
                            (input port)
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.562ns  (logic 4.192ns (26.939%)  route 11.370ns (73.061%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  addr[20] (IN)
                         net (fo=0)                   0.000     0.000    addr[20]
    C16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  addr_IBUF[20]_inst/O
                         net (fo=3, routed)           1.429     2.412    T1/addr_IBUF[18]
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.124     2.536 r  T1/timer_en_i_6/O
                         net (fo=1, routed)           1.017     3.553    T1/timer_en_i_6_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I0_O)        0.124     3.677 r  T1/timer_en_i_3/O
                         net (fo=10, routed)          1.874     5.551    T2/timer_en_reg_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.124     5.675 r  T2/dout_inferred_i_34/O
                         net (fo=33, routed)          3.022     8.696    T2/rden2
    SLICE_X8Y17          LUT6 (Prop_lut6_I0_O)        0.124     8.820 r  T2/dout_inferred_i_32/O
                         net (fo=1, routed)           0.577     9.397    p_0_in[0]
    SLICE_X11Y17         LUT2 (Prop_lut2_I1_O)        0.124     9.521 r  dout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.451    12.972    dout_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         2.590    15.562 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.562    dout[0]
    R6                                                                r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[20]
                            (input port)
  Destination:            dout[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.207ns  (logic 4.468ns (29.383%)  route 10.739ns (70.617%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  addr[20] (IN)
                         net (fo=0)                   0.000     0.000    addr[20]
    C16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  addr_IBUF[20]_inst/O
                         net (fo=3, routed)           1.429     2.412    T1/addr_IBUF[18]
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.124     2.536 r  T1/timer_en_i_6/O
                         net (fo=1, routed)           1.017     3.553    T1/timer_en_i_6_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I0_O)        0.124     3.677 r  T1/timer_en_i_3/O
                         net (fo=10, routed)          1.874     5.551    T2/timer_en_reg_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.124     5.675 r  T2/dout_inferred_i_34/O
                         net (fo=33, routed)          2.910     8.584    T2/rden2
    SLICE_X9Y16          LUT5 (Prop_lut5_I2_O)        0.124     8.708 r  T2/dout_inferred_i_23/O
                         net (fo=1, routed)           0.433     9.142    p_0_in[9]
    SLICE_X9Y16          LUT2 (Prop_lut2_I1_O)        0.149     9.291 r  dout_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.076    12.366    dout_OBUF[9]
    U5                   OBUF (Prop_obuf_I_O)         2.841    15.207 r  dout_OBUF[9]_inst/O
                         net (fo=0)                   0.000    15.207    dout[9]
    U5                                                                r  dout[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[20]
                            (input port)
  Destination:            dout[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.106ns  (logic 4.432ns (29.342%)  route 10.674ns (70.658%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  addr[20] (IN)
                         net (fo=0)                   0.000     0.000    addr[20]
    C16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  addr_IBUF[20]_inst/O
                         net (fo=3, routed)           1.429     2.412    T1/addr_IBUF[18]
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.124     2.536 r  T1/timer_en_i_6/O
                         net (fo=1, routed)           1.017     3.553    T1/timer_en_i_6_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I0_O)        0.124     3.677 r  T1/timer_en_i_3/O
                         net (fo=10, routed)          1.874     5.551    T2/timer_en_reg_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.124     5.675 r  T2/dout_inferred_i_34/O
                         net (fo=33, routed)          2.607     8.282    T2/rden2
    SLICE_X10Y17         LUT5 (Prop_lut5_I2_O)        0.124     8.406 r  T2/dout_inferred_i_27/O
                         net (fo=1, routed)           0.503     8.909    p_0_in[5]
    SLICE_X10Y17         LUT2 (Prop_lut2_I1_O)        0.119     9.028 r  dout_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.244    12.271    dout_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         2.835    15.106 r  dout_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.106    dout[5]
    T7                                                                r  dout[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[20]
                            (input port)
  Destination:            dout[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.105ns  (logic 4.444ns (29.422%)  route 10.661ns (70.578%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  addr[20] (IN)
                         net (fo=0)                   0.000     0.000    addr[20]
    C16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  addr_IBUF[20]_inst/O
                         net (fo=3, routed)           1.429     2.412    T1/addr_IBUF[18]
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.124     2.536 r  T1/timer_en_i_6/O
                         net (fo=1, routed)           1.017     3.553    T1/timer_en_i_6_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I0_O)        0.124     3.677 r  T1/timer_en_i_3/O
                         net (fo=10, routed)          1.874     5.551    T2/timer_en_reg_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.124     5.675 r  T2/dout_inferred_i_34/O
                         net (fo=33, routed)          2.798     8.472    T2/rden2
    SLICE_X9Y18          LUT5 (Prop_lut5_I2_O)        0.124     8.596 r  T2/dout_inferred_i_24/O
                         net (fo=1, routed)           0.433     9.030    p_0_in[8]
    SLICE_X9Y18          LUT2 (Prop_lut2_I1_O)        0.149     9.179 r  dout_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           3.110    12.288    dout_OBUF[8]
    R5                   OBUF (Prop_obuf_I_O)         2.817    15.105 r  dout_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.105    dout[8]
    R5                                                                r  dout[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[20]
                            (input port)
  Destination:            dout[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.084ns  (logic 4.439ns (29.428%)  route 10.645ns (70.572%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  addr[20] (IN)
                         net (fo=0)                   0.000     0.000    addr[20]
    C16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  addr_IBUF[20]_inst/O
                         net (fo=3, routed)           1.429     2.412    T1/addr_IBUF[18]
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.124     2.536 r  T1/timer_en_i_6/O
                         net (fo=1, routed)           1.017     3.553    T1/timer_en_i_6_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I0_O)        0.124     3.677 r  T1/timer_en_i_3/O
                         net (fo=10, routed)          1.874     5.551    T2/timer_en_reg_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.124     5.675 r  T2/dout_inferred_i_34/O
                         net (fo=33, routed)          2.609     8.284    T2/rden2
    SLICE_X9Y17          LUT5 (Prop_lut5_I2_O)        0.124     8.408 r  T2/dout_inferred_i_26/O
                         net (fo=1, routed)           0.433     8.841    p_0_in[6]
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.149     8.990 r  dout_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.282    12.272    dout_OBUF[6]
    R7                   OBUF (Prop_obuf_I_O)         2.811    15.084 r  dout_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.084    dout[6]
    R7                                                                r  dout[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[20]
                            (input port)
  Destination:            dout[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.816ns  (logic 4.209ns (28.408%)  route 10.607ns (71.592%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  addr[20] (IN)
                         net (fo=0)                   0.000     0.000    addr[20]
    C16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  addr_IBUF[20]_inst/O
                         net (fo=3, routed)           1.429     2.412    T1/addr_IBUF[18]
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.124     2.536 r  T1/timer_en_i_6/O
                         net (fo=1, routed)           1.017     3.553    T1/timer_en_i_6_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I0_O)        0.124     3.677 r  T1/timer_en_i_3/O
                         net (fo=10, routed)          1.874     5.551    T2/timer_en_reg_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.124     5.675 r  T2/dout_inferred_i_34/O
                         net (fo=33, routed)          2.696     8.371    T2/rden2
    SLICE_X8Y17          LUT5 (Prop_lut5_I2_O)        0.124     8.495 r  T2/dout_inferred_i_21/O
                         net (fo=1, routed)           0.658     9.153    p_0_in[11]
    SLICE_X9Y17          LUT2 (Prop_lut2_I1_O)        0.124     9.277 r  dout_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.933    12.209    dout_OBUF[11]
    P5                   OBUF (Prop_obuf_I_O)         2.606    14.816 r  dout_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.816    dout[11]
    P5                                                                r  dout[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[20]
                            (input port)
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.701ns  (logic 4.215ns (28.674%)  route 10.486ns (71.326%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  addr[20] (IN)
                         net (fo=0)                   0.000     0.000    addr[20]
    C16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  addr_IBUF[20]_inst/O
                         net (fo=3, routed)           1.429     2.412    T1/addr_IBUF[18]
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.124     2.536 r  T1/timer_en_i_6/O
                         net (fo=1, routed)           1.017     3.553    T1/timer_en_i_6_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I0_O)        0.124     3.677 r  T1/timer_en_i_3/O
                         net (fo=10, routed)          1.874     5.551    T2/timer_en_reg_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.124     5.675 r  T2/dout_inferred_i_34/O
                         net (fo=33, routed)          2.991     8.666    T2/rden2
    SLICE_X10Y16         LUT5 (Prop_lut5_I2_O)        0.124     8.790 r  T2/dout_inferred_i_28/O
                         net (fo=1, routed)           0.171     8.961    p_0_in[4]
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.124     9.085 r  dout_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.003    12.088    dout_OBUF[4]
    U7                   OBUF (Prop_obuf_I_O)         2.613    14.701 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.701    dout[4]
    U7                                                                r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[20]
                            (input port)
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.677ns  (logic 4.216ns (28.726%)  route 10.461ns (71.274%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  addr[20] (IN)
                         net (fo=0)                   0.000     0.000    addr[20]
    C16                  IBUF (Prop_ibuf_I_O)         0.983     0.983 r  addr_IBUF[20]_inst/O
                         net (fo=3, routed)           1.429     2.412    T1/addr_IBUF[18]
    SLICE_X0Y58          LUT5 (Prop_lut5_I1_O)        0.124     2.536 r  T1/timer_en_i_6/O
                         net (fo=1, routed)           1.017     3.553    T1/timer_en_i_6_n_0
    SLICE_X0Y59          LUT5 (Prop_lut5_I0_O)        0.124     3.677 r  T1/timer_en_i_3/O
                         net (fo=10, routed)          1.874     5.551    T2/timer_en_reg_0
    SLICE_X0Y35          LUT6 (Prop_lut6_I5_O)        0.124     5.675 r  T2/dout_inferred_i_34/O
                         net (fo=33, routed)          2.593     8.267    T2/rden2
    SLICE_X10Y17         LUT5 (Prop_lut5_I2_O)        0.124     8.391 r  T2/dout_inferred_i_29/O
                         net (fo=1, routed)           0.466     8.857    p_0_in[3]
    SLICE_X10Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.981 r  dout_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.082    12.063    dout_OBUF[3]
    V6                   OBUF (Prop_obuf_I_O)         2.614    14.677 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.677    dout[3]
    V6                                                                r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr[0]
                            (input port)
  Destination:            dout[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.667ns  (logic 4.007ns (27.321%)  route 10.660ns (72.679%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H14                                               0.000     0.000 r  addr[0] (IN)
                         net (fo=0)                   0.000     0.000    addr[0]
    H14                  IBUF (Prop_ibuf_I_O)         0.929     0.929 r  addr_IBUF[0]_inst/O
                         net (fo=139, routed)         6.426     7.355    T1/addr_IBUF[0]
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.124     7.479 r  T1/dout_inferred_i_2__0/O
                         net (fo=1, routed)           1.007     8.486    p_1_in[30]
    SLICE_X9Y24          LUT2 (Prop_lut2_I0_O)        0.154     8.640 r  dout_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           3.228    11.868    dout_OBUF[30]
    M4                   OBUF (Prop_obuf_I_O)         2.800    14.667 r  dout_OBUF[30]_inst/O
                         net (fo=0)                   0.000    14.667    dout[30]
    M4                                                                r  dout[30] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 T1/TMR_dout_reg[6]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            T1/TMR_dout_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDCE                         0.000     0.000 r  T1/TMR_dout_reg[6]_C/C
    SLICE_X7Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  T1/TMR_dout_reg[6]_C/Q
                         net (fo=3, routed)           0.115     0.256    T1/TMR_dout_reg[6]_C_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  T1/TMR_dout[6]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.301    T1/TMR_dout[6]_C_i_1__0_n_0
    SLICE_X7Y14          FDCE                                         r  T1/TMR_dout_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T2/TMR_dout_reg[20]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            T2/TMR_dout_reg[20]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE                         0.000     0.000 r  T2/TMR_dout_reg[20]_C/C
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  T2/TMR_dout_reg[20]_C/Q
                         net (fo=3, routed)           0.123     0.264    T2/TMR_dout_reg[20]_C_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I5_O)        0.045     0.309 r  T2/TMR_dout[20]_C_i_1/O
                         net (fo=1, routed)           0.000     0.309    T2/TMR_dout[20]_C_i_1_n_0
    SLICE_X1Y22          FDCE                                         r  T2/TMR_dout_reg[20]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/TMR_dout_reg[26]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            T1/TMR_dout_reg[26]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDPE                         0.000     0.000 r  T1/TMR_dout_reg[26]_P/C
    SLICE_X7Y23          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  T1/TMR_dout_reg[26]_P/Q
                         net (fo=3, routed)           0.126     0.267    T1/TMR_dout_reg[26]_P_n_0
    SLICE_X7Y23          LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  T1/TMR_dout[26]_P_i_1__0/O
                         net (fo=1, routed)           0.000     0.312    T1/TMR_dout[26]_P_i_1__0_n_0
    SLICE_X7Y23          FDPE                                         r  T1/TMR_dout_reg[26]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T2/TMR_dout_reg[29]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            T2/TMR_dout_reg[29]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE                         0.000     0.000 r  T2/TMR_dout_reg[29]_C/C
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  T2/TMR_dout_reg[29]_C/Q
                         net (fo=3, routed)           0.127     0.291    T2/TMR_dout_reg[29]_C_n_0
    SLICE_X6Y25          LUT6 (Prop_lut6_I5_O)        0.045     0.336 r  T2/TMR_dout[29]_C_i_1/O
                         net (fo=1, routed)           0.000     0.336    T2/TMR_dout[29]_C_i_1_n_0
    SLICE_X6Y25          FDCE                                         r  T2/TMR_dout_reg[29]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T2/TMR_dout_reg[15]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            T2/TMR_dout_reg[15]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDPE                         0.000     0.000 r  T2/TMR_dout_reg[15]_P/C
    SLICE_X2Y19          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  T2/TMR_dout_reg[15]_P/Q
                         net (fo=3, routed)           0.138     0.302    T2/TMR_dout_reg[15]_P_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.347 r  T2/TMR_dout[15]_P_i_1/O
                         net (fo=1, routed)           0.000     0.347    T2/TMR_dout[15]_P_i_1_n_0
    SLICE_X2Y19          FDPE                                         r  T2/TMR_dout_reg[15]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T2/TMR_dout_reg[24]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            T2/TMR_dout_reg[24]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.209ns (60.220%)  route 0.138ns (39.780%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE                         0.000     0.000 r  T2/TMR_dout_reg[24]_C/C
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  T2/TMR_dout_reg[24]_C/Q
                         net (fo=3, routed)           0.138     0.302    T2/TMR_dout_reg[24]_C_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I5_O)        0.045     0.347 r  T2/TMR_dout[24]_C_i_1/O
                         net (fo=1, routed)           0.000     0.347    T2/TMR_dout[24]_C_i_1_n_0
    SLICE_X6Y23          FDCE                                         r  T2/TMR_dout_reg[24]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/TMR_dout_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            T1/TMR_dout_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDPE                         0.000     0.000 r  T1/TMR_dout_reg[0]_P/C
    SLICE_X5Y12          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  T1/TMR_dout_reg[0]_P/Q
                         net (fo=2, routed)           0.168     0.309    T1/TMR_dout_reg[0]_P_n_0
    SLICE_X5Y12          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  T1/TMR_dout[0]_P_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    T1/TMR_dout[0]_P_i_1__0_n_0
    SLICE_X5Y12          FDPE                                         r  T1/TMR_dout_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/TMR_dout_reg[12]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            T1/TMR_dout_reg[12]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE                         0.000     0.000 r  T1/TMR_dout_reg[12]_C/C
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  T1/TMR_dout_reg[12]_C/Q
                         net (fo=3, routed)           0.168     0.309    T1/TMR_dout_reg[12]_C_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  T1/TMR_dout[12]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    T1/TMR_dout[12]_C_i_1__0_n_0
    SLICE_X1Y19          FDCE                                         r  T1/TMR_dout_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/TMR_dout_reg[12]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            T1/TMR_dout_reg[12]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDPE                         0.000     0.000 r  T1/TMR_dout_reg[12]_P/C
    SLICE_X1Y18          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  T1/TMR_dout_reg[12]_P/Q
                         net (fo=3, routed)           0.168     0.309    T1/TMR_dout_reg[12]_P_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  T1/TMR_dout[12]_P_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    T1/TMR_dout[12]_P_i_1__0_n_0
    SLICE_X1Y18          FDPE                                         r  T1/TMR_dout_reg[12]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 T1/TMR_dout_reg[14]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            T1/TMR_dout_reg[14]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDPE                         0.000     0.000 r  T1/TMR_dout_reg[14]_P/C
    SLICE_X3Y19          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  T1/TMR_dout_reg[14]_P/Q
                         net (fo=3, routed)           0.168     0.309    T1/TMR_dout_reg[14]_P_n_0
    SLICE_X3Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  T1/TMR_dout[14]_P_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    T1/TMR_dout[14]_P_i_1__0_n_0
    SLICE_X3Y19          FDPE                                         r  T1/TMR_dout_reg[14]_P/D
  -------------------------------------------------------------------    -------------------





