<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _timer_8_bit_test_DUTContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000008.htm">timer_8_bit_test</a>/<a href="z000154.htm">DUT</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/CLK_in[0]" lnk="__HDL_srcfile_3.htm#9"" z="CLK_in[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/CLK_in[1]" lnk="__HDL_srcfile_3.htm#9"" z="CLK_in[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/CLK_in[2]" lnk="__HDL_srcfile_3.htm#9"" z="CLK_in[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/CLK_in[3]" lnk="__HDL_srcfile_3.htm#9"" z="CLK_in[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#28" z="clock_counter" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/counter_value[0]" lnk="__HDL_srcfile_3.htm#29"" z="counter_value[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/counter_value[1]" lnk="__HDL_srcfile_3.htm#29"" z="counter_value[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/counter_value[2]" lnk="__HDL_srcfile_3.htm#29"" z="counter_value[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/counter_value[3]" lnk="__HDL_srcfile_3.htm#29"" z="counter_value[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/counter_value[4]" lnk="__HDL_srcfile_3.htm#29"" z="counter_value[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/counter_value[5]" lnk="__HDL_srcfile_3.htm#29"" z="counter_value[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/counter_value[6]" lnk="__HDL_srcfile_3.htm#29"" z="counter_value[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/counter_value[7]" lnk="__HDL_srcfile_3.htm#29"" z="counter_value[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PADDR[0]" lnk="__HDL_srcfile_3.htm#7"" z="PADDR[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PADDR[1]" lnk="__HDL_srcfile_3.htm#7"" z="PADDR[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#2" z="PCLK" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#6" z="PENABLE" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#11" z="PRDATA[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#11" z="PRDATA[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#11" z="PRDATA[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#11" z="PRDATA[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#11" z="PRDATA[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#11" z="PRDATA[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#11" z="PRDATA[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#11" z="PRDATA[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PRDATA_wire[0]" lnk="__HDL_srcfile_3.htm#18"" z="PRDATA_wire[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PRDATA_wire[1]" lnk="__HDL_srcfile_3.htm#18"" z="PRDATA_wire[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PRDATA_wire[2]" lnk="__HDL_srcfile_3.htm#18"" z="PRDATA_wire[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PRDATA_wire[3]" lnk="__HDL_srcfile_3.htm#18"" z="PRDATA_wire[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PRDATA_wire[4]" lnk="__HDL_srcfile_3.htm#18"" z="PRDATA_wire[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PRDATA_wire[5]" lnk="__HDL_srcfile_3.htm#18"" z="PRDATA_wire[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PRDATA_wire[6]" lnk="__HDL_srcfile_3.htm#18"" z="PRDATA_wire[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PRDATA_wire[7]" lnk="__HDL_srcfile_3.htm#18"" z="PRDATA_wire[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#12" z="PREADY" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#19" z="PREADY_wire" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#3" z="PRESETn" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#4" z="PSEL" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#13" z="PSLVERR" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#20" z="PSLVERR_wire" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PWDATA[0]" lnk="__HDL_srcfile_3.htm#8"" z="PWDATA[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PWDATA[1]" lnk="__HDL_srcfile_3.htm#8"" z="PWDATA[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PWDATA[2]" lnk="__HDL_srcfile_3.htm#8"" z="PWDATA[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PWDATA[3]" lnk="__HDL_srcfile_3.htm#8"" z="PWDATA[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PWDATA[4]" lnk="__HDL_srcfile_3.htm#8"" z="PWDATA[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PWDATA[5]" lnk="__HDL_srcfile_3.htm#8"" z="PWDATA[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PWDATA[6]" lnk="__HDL_srcfile_3.htm#8"" z="PWDATA[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/PWDATA[7]" lnk="__HDL_srcfile_3.htm#8"" z="PWDATA[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#5" z="PWRITE" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/reg_TCR[0]" lnk="__HDL_srcfile_3.htm#26"" z="reg_TCR[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/reg_TCR[1]" lnk="__HDL_srcfile_3.htm#26"" z="reg_TCR[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/timer_8_bit_test/DUT/reg_TCR[2]" lnk="__HDL_srcfile_3.htm#26"" z="reg_TCR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/timer_8_bit_test/DUT/reg_TCR[3]" lnk="__HDL_srcfile_3.htm#26"" z="reg_TCR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/reg_TCR[4]" lnk="__HDL_srcfile_3.htm#26"" z="reg_TCR[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/reg_TCR[5]" lnk="__HDL_srcfile_3.htm#26"" z="reg_TCR[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/timer_8_bit_test/DUT/reg_TCR[6]" lnk="__HDL_srcfile_3.htm#26"" z="reg_TCR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/reg_TCR[7]" lnk="__HDL_srcfile_3.htm#26"" z="reg_TCR[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/reg_TDR[0]" lnk="__HDL_srcfile_3.htm#25"" z="reg_TDR[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/reg_TDR[1]" lnk="__HDL_srcfile_3.htm#25"" z="reg_TDR[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/reg_TDR[2]" lnk="__HDL_srcfile_3.htm#25"" z="reg_TDR[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/reg_TDR[3]" lnk="__HDL_srcfile_3.htm#25"" z="reg_TDR[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/reg_TDR[4]" lnk="__HDL_srcfile_3.htm#25"" z="reg_TDR[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/reg_TDR[5]" lnk="__HDL_srcfile_3.htm#25"" z="reg_TDR[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/reg_TDR[6]" lnk="__HDL_srcfile_3.htm#25"" z="reg_TDR[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/reg_TDR[7]" lnk="__HDL_srcfile_3.htm#25"" z="reg_TDR[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/reg_TSR[0]" lnk="__HDL_srcfile_3.htm#27"" z="reg_TSR[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/reg_TSR[1]" lnk="__HDL_srcfile_3.htm#27"" z="reg_TSR[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/timer_8_bit_test/DUT/reg_TSR[2]" lnk="__HDL_srcfile_3.htm#27"" z="reg_TSR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/timer_8_bit_test/DUT/reg_TSR[3]" lnk="__HDL_srcfile_3.htm#27"" z="reg_TSR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/timer_8_bit_test/DUT/reg_TSR[4]" lnk="__HDL_srcfile_3.htm#27"" z="reg_TSR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/timer_8_bit_test/DUT/reg_TSR[5]" lnk="__HDL_srcfile_3.htm#27"" z="reg_TSR[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/timer_8_bit_test/DUT/reg_TSR[6]" lnk="__HDL_srcfile_3.htm#27"" z="reg_TSR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/timer_8_bit_test/DUT/reg_TSR[7]" lnk="__HDL_srcfile_3.htm#27"" z="reg_TSR[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/status[0]" lnk="__HDL_srcfile_3.htm#24"" z="status[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/timer_8_bit_test/DUT/status[1]" lnk="__HDL_srcfile_3.htm#24"" z="status[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#15" z="tmr_ovf" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#22" z="tmr_ovf_wire" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#14" z="tmr_udf" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_3.htm#21" z="tmr_udf_wire" h1="1" h2="1" c="G" p="100.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
