INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/Weight_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Weight_Memory
WARNING: [VRFC 10-3676] redeclaration of ansi port 'weightValid' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/Weight_Memory.v:34]
WARNING: [VRFC 10-3380] identifier 'addressWidth' is used before its declaration [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/Weight_Memory.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/hardmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardmax
WARNING: [VRFC 10-3676] redeclaration of ansi port 'maxA' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/hardmax.v:37]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'compA' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/hardmax.v:38]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'maxElem' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/hardmax.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'compElem' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/hardmax.v:40]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'z' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/hardmax.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'zValid' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/hardmax.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_0
WARNING: [VRFC 10-3676] redeclaration of ansi port 'a' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'a0' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'aValid' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'weightValid' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_addr' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:65]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'radd' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:66]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'weight_addr' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:68]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_0.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_2
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sum' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'radd' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:43]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'a' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'a0' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:46]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'aValid' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:57]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'weightValid' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_addr' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'weight_addr' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wout' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:61]
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/layer_2.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module perceptron
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_addr' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:41]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'radd' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sum' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:44]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'wout' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:45]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'a' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:47]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'weightValid' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/perceptron.v:48]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/test_img.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_img
WARNING: [VRFC 10-3676] redeclaration of ansi port 'xValid' is not allowed [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sources_1/new/test_img.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sim_1/new/test_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_layer
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sim_1/new/test_layer.v:50]
INFO: [VRFC 10-2458] undeclared symbol xValid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sim_1/new/test_layer.v:62]
INFO: [VRFC 10-2458] undeclared symbol l_0aValid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sim_1/new/test_layer.v:75]
INFO: [VRFC 10-2458] undeclared symbol weightValid1, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sim_1/new/test_layer.v:76]
INFO: [VRFC 10-2458] undeclared symbol l_2aValid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sim_1/new/test_layer.v:91]
INFO: [VRFC 10-2458] undeclared symbol a0, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sim_1/new/test_layer.v:92]
INFO: [VRFC 10-2458] undeclared symbol weightValid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sim_1/new/test_layer.v:93]
INFO: [VRFC 10-2458] undeclared symbol zValid, assumed default net type wire [C:/git_repos/mnist_neuralnet/fpga/5_20_forwardpass/5_20_forwardpass.srcs/sim_1/new/test_layer.v:112]
