
Version 1.0;

ProgramStyle = Modular;
TestPlan ARR_VPU;
Import ARR_VPU.usrv;

Import MbistRasterTC.xml;
Import OASIS_UserFunc_tt.xml;
Import PrimePatConfigTestMethod.xml;
Import PrimeVminSearchTestMethod.xml;
Import PrimeHvqkTestMethod.xml;
Import PrimeMbistVminSearchTestMethod.xml;
Import OASIS_VFDM_tt.xml;

Counters
{
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_0,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_5,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_6,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_7,
	n61300000_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_8,
	n61300001_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_0,
	n61300001_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_2,
	n61300001_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_3,
	n61300001_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_4,
	n61300001_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_5,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_0,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_5,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_6,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_7,
	n21300002_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_8,
	n21300003_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_0,
	n21300003_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_2,
	n21300003_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_3,
	n21300003_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_4,
	n21300003_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_5,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_0,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_5,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_6,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_7,
	n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_8,
	n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_0,
	n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_2,
	n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_3,
	n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_4,
	n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_5,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_0,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_5,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_6,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_7,
	n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_8,
	n21300007_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_0,
	n21300007_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_2,
	n21300007_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_3,
	n21300007_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_4,
	n21300007_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_5,
	n61300008_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_0,
	n61300008_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_5,
	n61300008_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_6,
	n61300008_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_7,
	n61300008_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_8,
	n61300009_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_0,
	n61300009_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_2,
	n61300009_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_3,
	n61300009_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_4,
	n61300009_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_5,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_0,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_5,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_6,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_7,
	n21300010_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_8,
	n21300011_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_0,
	n21300011_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_2,
	n21300011_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_3,
	n21300011_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_4,
	n21300011_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_5,
	n61300012_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_0,
	n61300012_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_5,
	n61300012_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_6,
	n61300012_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_7,
	n61300012_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_8,
	n61300013_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_0,
	n61300013_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_2,
	n61300013_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_3,
	n61300013_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_4,
	n61300013_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_5,
	n21300014_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_0,
	n21300014_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_5,
	n21300014_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_6,
	n21300014_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_7,
	n21300014_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_8,
	n21300015_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_0,
	n21300015_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_2,
	n21300015_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_3,
	n21300015_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_4,
	n21300015_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_5,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_0,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_5,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_6,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_7,
	n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_8,
	n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_0,
	n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_2,
	n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_3,
	n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_4,
	n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_5,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_0,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_5,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_6,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_7,
	n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_8,
	n21300019_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_0,
	n21300019_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_2,
	n21300019_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_3,
	n21300019_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_4,
	n21300019_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_5,
	n61300020_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_0,
	n61300020_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_5,
	n61300020_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_6,
	n61300020_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_7,
	n61300020_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_8,
	n61300021_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_0,
	n61300021_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_2,
	n61300021_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_3,
	n61300021_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_4,
	n61300021_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_5,
	n21300022_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_0,
	n21300022_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_5,
	n21300022_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_6,
	n21300022_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_7,
	n21300022_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_8,
	n21300023_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_0,
	n21300023_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_2,
	n21300023_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_3,
	n21300023_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_4,
	n21300023_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_5,
	n61300024_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_0,
	n61300024_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_5,
	n61300024_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_6,
	n61300024_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_7,
	n61300024_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_8,
	n61300025_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_0,
	n61300025_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_2,
	n61300025_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_3,
	n61300025_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_4,
	n61300025_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_5,
	n21300026_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_0,
	n21300026_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_5,
	n21300026_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_6,
	n21300026_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_7,
	n21300026_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_8,
	n21300027_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_0,
	n21300027_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_2,
	n21300027_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_3,
	n21300027_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_4,
	n21300027_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_5,
	n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_0,
	n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_5,
	n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_6,
	n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_7,
	n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_8,
	n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_0,
	n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_2,
	n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_3,
	n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_4,
	n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_5,
	n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_0,
	n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_5,
	n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_6,
	n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_7,
	n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_8,
	n21300031_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_0,
	n21300031_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_2,
	n21300031_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_3,
	n21300031_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_4,
	n21300031_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_5,
	n61300032_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUBUTR_0,
	n61300033_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUSPNR_0,
	n61300034_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL0R_0,
	n61300035_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL1R_0,
	n61300036_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL2R_0,
	n61300037_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL3R_0,
	n61300038_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL4R_0,
	n61300039_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL5R_0,
	n21300040_fail_XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF_0,
	n21300041_fail_XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR_0,
	n61300042_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_0,
	n61300042_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_5,
	n61300042_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_6,
	n61300042_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_7,
	n61300042_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_8,
	n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_0,
	n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_5,
	n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_6,
	n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_7,
	n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_8,
	n61300044_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_0,
	n61300044_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_5,
	n61300044_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_6,
	n61300044_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_7,
	n61300044_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_8,
	n21300045_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_0,
	n21300045_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_5,
	n21300045_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_6,
	n21300045_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_7,
	n21300045_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_8,
	n61300046_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_0,
	n61300046_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_5,
	n61300046_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_6,
	n61300046_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_7,
	n61300046_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_8,
	n21300047_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_0,
	n21300047_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_5,
	n21300047_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_6,
	n21300047_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_7,
	n21300047_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_8,
	n61300048_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_0,
	n61300048_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_5,
	n61300048_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_6,
	n61300048_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_7,
	n61300048_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_8,
	n21300049_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_0,
	n21300049_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_5,
	n21300049_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_6,
	n21300049_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_7,
	n21300049_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_8,
	n61300050_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_0,
	n61300050_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_5,
	n61300050_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_6,
	n61300050_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_7,
	n61300050_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_8,
	n21300051_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_0,
	n21300051_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_5,
	n21300051_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_6,
	n21300051_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_7,
	n21300051_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_8,
	n61300052_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_0,
	n61300052_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_5,
	n61300052_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_6,
	n61300052_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_7,
	n61300052_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_8,
	n21300053_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_0,
	n21300053_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_5,
	n21300053_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_6,
	n21300053_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_7,
	n21300053_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_8,
	n61300054_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_0,
	n61300054_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_5,
	n61300054_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_6,
	n61300054_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_7,
	n61300054_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_8,
	n21300055_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_0,
	n21300055_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_5,
	n21300055_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_6,
	n21300055_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_7,
	n21300055_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_8,
	n61300056_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_0,
	n61300056_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_5,
	n61300056_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_6,
	n61300056_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_7,
	n61300056_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_8,
	n21300057_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_0,
	n21300057_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_5,
	n21300057_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_6,
	n21300057_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_7,
	n21300057_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_8,
	n61310000_fail_XSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_ALL_0,
	n61310001_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU_0,
	n21310008_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU_0,
	n21310009_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR_0,
	n61310002_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0,
	n61310003_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0,
	n61310004_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0,
	n61310005_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0,
	n61310006_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0,
	n61310007_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0,
	n21310010_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0,
	n21310011_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0,
	n21310012_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0,
	n21310013_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0,
	n21310014_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0,
	n21310015_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0,
	n17610300_fail_XSA_VPU_HVQK_E_STRESS_TITO_VCCSA_NOM_LFM_VPU_ALL_0,
	n61210315_fail_XSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_ALL_0,
	n61210316_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU_0,
	n21210323_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU_0,
	n21210324_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR_0,
	n61210317_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0,
	n61210318_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0,
	n61210319_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0,
	n61210320_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0,
	n61210321_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0,
	n61210322_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0,
	n21210325_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0,
	n21210326_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0,
	n21210327_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0,
	n21210328_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0,
	n21210329_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0,
	n21210330_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0,
	n61320000_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU_0,
	n61320001_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE_0,
	n21320008_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU_0,
	n21320009_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR_0,
	n61320002_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0_0,
	n61320003_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1_0,
	n61320004_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2_0,
	n61320005_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3_0,
	n61320006_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4_0,
	n61320007_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5_0,
	n21320010_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0_0,
	n21320011_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1_0,
	n21320012_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2_0,
	n21320013_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3_0,
	n21320014_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4_0,
	n21320015_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5_0,
	n17610016_fail_XSA_VPU_VMAX_K_END_TITO_VCCSA_NOM_LFM_VPU_ALL_0
} # End of Test Counter Definition

Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	# FuseOutputMode = "Direct_Padding_Left"; # Virtual, Disabled
	FailCaptureCount = 99999;
	# DffOperation = ; # Do we need to set?
	# VFDMconfig = ; # Do we need to set?
}
Test MbistRasterTC LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5
{
	BypassPort = 1;
	CtvCapturePins = "XXTDO";
	EnableRepair = "FALSE";
	FailuresToCapturePerPattern = 0;
	FailuresToCaptureTotal = 0;
	LevelsTc = "BASE::SBF_nom_lvl";
	MaxFailuresPerPatternToItuff = 0;
	MaxFailuresToItuff = 0;
	Patlist = "lnl_dummy_list";
	RasterInputFile = "./Modules/ARR_VPU/InputFiles/MBIST_RASTER.json";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUBUTR
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUBUTR.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUSPNR
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUSPNR.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL0R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUTL0R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL1R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUTL1R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL2R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUTL2R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL3R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUTL3R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL4R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUTL4R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCVFDMTest XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL5R
{
	bypass_global = "1";
	fuse_module = "ALL";
	xml_config_file_path = "./Modules/ARR_COMMON/InputFiles/SVPUTL5R.vfdm.xml";
	descriptor_operation = "REFRESH";
	descriptor_console = "LOCAL";
	descriptor_ituff = "ENABLE";
	descriptor_results = "ENABLE";
}
Test iCUserFuncTest XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF
{
	bypass_global = "1";
	function_name = "VFDM_UF!ProcessVFDMOutputs";
	function_parameter = "hcs_size=ARR_COMMON.I.HCS_SIZE,fds_size=ARR_COMMON.I.FDS_SIZE,WA=disable";
}
Test PrimePatConfigTestMethod XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR
{
	BypassPort = 1;
	ConfigurationFile = "./Modules/ARR_VPU/InputFiles/PatConfig_MbistRepair.setpoints.json";
	SetPoint = "DF_io_from_BISR_SharedStorage";
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeMbistVminSearchTestMethod LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5
{
	BypassPort = 1;
	FeatureSwitchSettings = "recovery_mask_off,func_mode_on";
	LevelsTc = "BASE::SBF_nom_lvl";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	Patlist = "lnl_dummy_list";
	VoltageTargets = "VCCSA_HC";
	StartVoltages = ARR_VPU.VCCSA;
	EndVoltageLimits = ARR_VPU.VCCSA;
	StepSize = 0.02;
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardEdgeTicks = 0;
	MaxRepetitionCount = 0;
	CtvPins = "XXTDO";
	TestMode = "Scoreboard";
	LookupTableConfigurationFile = "./Modules/ARR_VPU/InputFiles/MBIST_HRY.json";
	MappingConfig = "./Modules/ARR_VPU/InputFiles/SharedStortoDFFMap.json";
	MbistTestMode = "###TestMode###";
	BisrMode = "###BisrMode###"; # Compressed_skippatmod, Off
	FailCaptureCount = 99999;
}
Test PrimeVminSearchTestMethod XSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_xsa_all_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2200";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_vcpu_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2201";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_vcpu_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2208";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_vbtr_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2209";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til0_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2202";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til1_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2203";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til2_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2204";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til3_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2205";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til4_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2206";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til5_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2207";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til0_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2210";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til1_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2211";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til2_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2212";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til3_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2213";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til4_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2214";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til5_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2215";
}
Test PrimeHvqkTestMethod XSA_VPU_HVQK_E_STRESS_TITO_VCCSA_NOM_LFM_VPU_ALL
{
	BypassPort = 1;
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageStepConfigFile = "./Modules/ARR_VPU/InputFiles/hvqkConfig.xml"; #USER TODO: define value
	# PowerDownLevel = "";
	# PowerUpLevel = "";
}
Test PrimeVminSearchTestMethod XSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_xsa_all_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2216";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_vcpu_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2217";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_vcpu_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2224";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_vbtr_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2225";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til0_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2218";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til1_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2219";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til2_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2220";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til3_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2221";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til4_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2222";
}
Test PrimeVminSearchTestMethod SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_ssa_til5_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2223";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til0_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2226";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til1_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2227";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til2_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2228";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til3_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2229";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til4_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2230";
}
Test PrimeVminSearchTestMethod LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_prepost_lsa_til5_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2231";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_ssa_vcpu_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2232";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_lsa_notile_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2233";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_lsa_vcpu_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2240";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_lsa_vbtr_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2241";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_ssa_tile0_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2234";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_ssa_tile1_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2235";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_ssa_tile2_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2236";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_ssa_tile3_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2237";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_ssa_tile4_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2238";
}
Test PrimeVminSearchTestMethod SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_ssa_tile5_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2239";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_lsa_tile0_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2242";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_lsa_tile1_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2243";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_lsa_tile2_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2244";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_lsa_tile3_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2245";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_lsa_tile4_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2246";
}
Test PrimeVminSearchTestMethod LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_ks_lsa_tile5_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2247";
}
Test PrimeVminSearchTestMethod XSA_VPU_VMAX_K_END_TITO_VCCSA_NOM_LFM_VPU_ALL
{
	BypassPort = -1;
	EndVoltageLimits = "1.0"; 
	LevelsTc = "BASE::SBF_nom_lvl";
	Patlist = "arr_vpu_sort_lfm_hvqk_xsa_all_parallperstep_list";
	StartVoltages = "0.4";
	StepSize = 0.02;
	TimingsTc = "BASE::cpu_ctf_timing_tclk50_cclk100_bclk400";
	VoltageTargets = "VCCSA_HC";
	PatternNameMap = "9,10,11,12,13,14,15";
	ScoreboardBaseNumber = "2248";
}

DUTFlow PREREPAIR
{
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_5;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_6;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_7;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300000_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_8;
	        ##EDC## SetBin SoftBins.b61300000_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300001_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b61300001_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300001_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_2;
	        ##EDC## SetBin SoftBins.b61300001_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300001_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_3;
	        ##EDC## SetBin SoftBins.b61300001_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300001_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_4;
	        ##EDC## SetBin SoftBins.b61300001_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300001_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_5;
	        ##EDC## SetBin SoftBins.b61300001_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_5;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_6;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_7;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300002_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_8;
	        ##EDC## SetBin SoftBins.b21300002_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300003_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b21300003_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300003_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_2;
	        ##EDC## SetBin SoftBins.b21300003_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300003_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_3;
	        ##EDC## SetBin SoftBins.b21300003_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300003_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_4;
	        ##EDC## SetBin SoftBins.b21300003_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300003_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_5;
	        ##EDC## SetBin SoftBins.b21300003_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_0;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_5;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_6;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_7;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300004_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_8;
	        ##EDC## SetBin SoftBins.b61300004_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_0;
	        ##EDC## SetBin SoftBins.b61300005_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_2;
	        ##EDC## SetBin SoftBins.b61300005_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_3;
	        ##EDC## SetBin SoftBins.b61300005_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_4;
	        ##EDC## SetBin SoftBins.b61300005_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300005_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_5;
	        ##EDC## SetBin SoftBins.b61300005_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_0;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_5;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_6;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_7;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300006_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_8;
	        ##EDC## SetBin SoftBins.b21300006_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_SPINE_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_0;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_2;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_3;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_4;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300007_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_5;
	        ##EDC## SetBin SoftBins.b21300007_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_SPINE_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300008_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_0;
	        ##EDC## SetBin SoftBins.b61300008_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300008_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_5;
	        ##EDC## SetBin SoftBins.b61300008_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300008_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_6;
	        ##EDC## SetBin SoftBins.b61300008_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300008_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_7;
	        ##EDC## SetBin SoftBins.b61300008_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300008_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_8;
	        ##EDC## SetBin SoftBins.b61300008_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0 SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_0;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_2;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_3;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_4;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300009_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_5;
	        ##EDC## SetBin SoftBins.b61300009_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_0;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_5;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_6;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_7;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300010_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_8;
	        ##EDC## SetBin SoftBins.b21300010_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0 LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300011_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_0;
	        ##EDC## SetBin SoftBins.b21300011_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300011_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_2;
	        ##EDC## SetBin SoftBins.b21300011_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300011_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_3;
	        ##EDC## SetBin SoftBins.b21300011_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300011_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_4;
	        ##EDC## SetBin SoftBins.b21300011_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300011_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_5;
	        ##EDC## SetBin SoftBins.b21300011_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300012_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_0;
	        ##EDC## SetBin SoftBins.b61300012_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300012_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_5;
	        ##EDC## SetBin SoftBins.b61300012_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300012_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_6;
	        ##EDC## SetBin SoftBins.b61300012_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300012_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_7;
	        ##EDC## SetBin SoftBins.b61300012_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300012_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_8;
	        ##EDC## SetBin SoftBins.b61300012_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1 SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300013_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_0;
	        ##EDC## SetBin SoftBins.b61300013_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300013_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_2;
	        ##EDC## SetBin SoftBins.b61300013_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300013_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_3;
	        ##EDC## SetBin SoftBins.b61300013_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300013_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_4;
	        ##EDC## SetBin SoftBins.b61300013_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300013_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_5;
	        ##EDC## SetBin SoftBins.b61300013_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_0;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_5;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_6;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_7;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300014_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_8;
	        ##EDC## SetBin SoftBins.b21300014_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1 LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300015_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_0;
	        ##EDC## SetBin SoftBins.b21300015_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300015_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_2;
	        ##EDC## SetBin SoftBins.b21300015_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300015_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_3;
	        ##EDC## SetBin SoftBins.b21300015_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300015_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_4;
	        ##EDC## SetBin SoftBins.b21300015_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300015_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_5;
	        ##EDC## SetBin SoftBins.b21300015_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_0;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_5;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_6;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_7;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300016_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_8;
	        ##EDC## SetBin SoftBins.b61300016_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2 SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_0;
	        ##EDC## SetBin SoftBins.b61300017_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_2;
	        ##EDC## SetBin SoftBins.b61300017_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_3;
	        ##EDC## SetBin SoftBins.b61300017_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_4;
	        ##EDC## SetBin SoftBins.b61300017_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300017_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_5;
	        ##EDC## SetBin SoftBins.b61300017_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_0;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_5;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_6;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_7;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300018_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_8;
	        ##EDC## SetBin SoftBins.b21300018_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2 LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_0;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_2;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_3;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_4;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300019_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_5;
	        ##EDC## SetBin SoftBins.b21300019_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300020_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_0;
	        ##EDC## SetBin SoftBins.b61300020_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300020_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_5;
	        ##EDC## SetBin SoftBins.b61300020_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300020_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_6;
	        ##EDC## SetBin SoftBins.b61300020_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300020_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_7;
	        ##EDC## SetBin SoftBins.b61300020_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300020_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_8;
	        ##EDC## SetBin SoftBins.b61300020_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3 SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_0;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_2;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_3;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_4;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300021_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_5;
	        ##EDC## SetBin SoftBins.b61300021_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_0;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_5;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_6;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_7;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300022_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_8;
	        ##EDC## SetBin SoftBins.b21300022_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3 LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300023_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_0;
	        ##EDC## SetBin SoftBins.b21300023_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300023_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_2;
	        ##EDC## SetBin SoftBins.b21300023_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300023_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_3;
	        ##EDC## SetBin SoftBins.b21300023_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300023_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_4;
	        ##EDC## SetBin SoftBins.b21300023_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300023_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_5;
	        ##EDC## SetBin SoftBins.b21300023_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300024_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_0;
	        ##EDC## SetBin SoftBins.b61300024_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300024_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_5;
	        ##EDC## SetBin SoftBins.b61300024_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300024_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_6;
	        ##EDC## SetBin SoftBins.b61300024_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300024_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_7;
	        ##EDC## SetBin SoftBins.b61300024_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300024_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_8;
	        ##EDC## SetBin SoftBins.b61300024_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4 SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300025_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_0;
	        ##EDC## SetBin SoftBins.b61300025_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300025_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_2;
	        ##EDC## SetBin SoftBins.b61300025_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300025_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_3;
	        ##EDC## SetBin SoftBins.b61300025_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300025_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_4;
	        ##EDC## SetBin SoftBins.b61300025_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300025_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_5;
	        ##EDC## SetBin SoftBins.b61300025_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_0;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_5;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_6;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_7;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300026_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_8;
	        ##EDC## SetBin SoftBins.b21300026_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4 LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300027_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_0;
	        ##EDC## SetBin SoftBins.b21300027_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300027_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_2;
	        ##EDC## SetBin SoftBins.b21300027_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300027_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_3;
	        ##EDC## SetBin SoftBins.b21300027_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300027_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_4;
	        ##EDC## SetBin SoftBins.b21300027_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300027_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_5;
	        ##EDC## SetBin SoftBins.b21300027_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_0;
	        ##EDC## SetBin SoftBins.b61300028_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_5;
	        ##EDC## SetBin SoftBins.b61300028_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_6;
	        ##EDC## SetBin SoftBins.b61300028_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_7;
	        ##EDC## SetBin SoftBins.b61300028_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300028_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_8;
	        ##EDC## SetBin SoftBins.b61300028_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
	}
	DUTFlowItem SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5 SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_0;
	        ##EDC## SetBin SoftBins.b61300029_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_2;
	        ##EDC## SetBin SoftBins.b61300029_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_3;
	        ##EDC## SetBin SoftBins.b61300029_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_4;
	        ##EDC## SetBin SoftBins.b61300029_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300029_fail_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_5;
	        ##EDC## SetBin SoftBins.b61300029_fail_ARR_VPU_SSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_0;
	        ##EDC## SetBin SoftBins.b21300030_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_5;
	        ##EDC## SetBin SoftBins.b21300030_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_6;
	        ##EDC## SetBin SoftBins.b21300030_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_7;
	        ##EDC## SetBin SoftBins.b21300030_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300030_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_8;
	        ##EDC## SetBin SoftBins.b21300030_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_BIRA_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5;
        }
	}
	DUTFlowItem LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5 LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300031_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_0;
	        ##EDC## SetBin SoftBins.b21300031_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 2
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300031_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_2;
	        ##EDC## SetBin SoftBins.b21300031_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
        Result 3
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300031_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_3;
	        ##EDC## SetBin SoftBins.b21300031_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
        Result 4
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300031_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_4;
	        ##EDC## SetBin SoftBins.b21300031_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300031_fail_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_5;
	        ##EDC## SetBin SoftBins.b21300031_fail_ARR_VPU_LSA_VPU_RASTER_E_BEGIN_TITO_VCCSA_NOM_LFM_BISR_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
	}
}
DUTFlow VFDM
{
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUBUTR XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUBUTR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300032_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUBUTR_0;
	        ##EDC## SetBin SoftBins.b61300032_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUBUTR_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUSPNR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUSPNR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUSPNR;
		}
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUSPNR XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUSPNR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300033_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUSPNR_0;
	        ##EDC## SetBin SoftBins.b61300033_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUSPNR_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL0R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL0R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL0R;
		}
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL0R XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL0R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300034_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL0R_0;
	        ##EDC## SetBin SoftBins.b61300034_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL0R_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL1R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL1R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL1R;
		}
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL1R XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL1R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300035_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL1R_0;
	        ##EDC## SetBin SoftBins.b61300035_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL1R_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL2R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL2R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL2R;
		}
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL2R XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL2R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300036_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL2R_0;
	        ##EDC## SetBin SoftBins.b61300036_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL2R_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL3R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL3R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL3R;
		}
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL3R XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL3R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300037_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL3R_0;
	        ##EDC## SetBin SoftBins.b61300037_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL3R_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL4R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL4R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL4R;
		}
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL4R XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL4R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300038_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL4R_0;
	        ##EDC## SetBin SoftBins.b61300038_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL4R_SHARED_BIN;
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL5R;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL5R;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL5R;
		}
	}
	DUTFlowItem XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL5R XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL5R @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300039_fail_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL5R_0;
	        ##EDC## SetBin SoftBins.b61300039_fail_ARR_VPU_XSA_VPU_VFDM_E_BEGIN_TITO_VCCSA_NOM_LFM_SVPUTL5R_SHARED_BIN;
			GoTo XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF;
		}
	}
	DUTFlowItem XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300040_fail_XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF_0;
	        ##EDC## SetBin SoftBins.b21300040_fail_ARR_VPU_XSA_VPU_UF_E_BEGIN_TITO_VCCSA_NOM_LFM_VFDM_UF_SHARED_BIN;
			GoTo XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR;
		}
	}
	DUTFlowItem XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300041_fail_XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR_0;
	        ##EDC## SetBin SoftBins.b21300041_fail_ARR_VPU_XSA_VPU_FUSECONFIG_E_BEGIN_TITO_VCCSA_NOM_LFM_REPAIR_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow POSTREPAIR
{
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300042_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b61300042_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300042_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_5;
	        ##EDC## SetBin SoftBins.b61300042_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300042_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_6;
	        ##EDC## SetBin SoftBins.b61300042_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300042_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_7;
	        ##EDC## SetBin SoftBins.b61300042_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300042_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_8;
	        ##EDC## SetBin SoftBins.b61300042_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_0;
	        ##EDC## SetBin SoftBins.b21300043_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_5;
	        ##EDC## SetBin SoftBins.b21300043_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_6;
	        ##EDC## SetBin SoftBins.b21300043_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_7;
	        ##EDC## SetBin SoftBins.b21300043_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300043_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_8;
	        ##EDC## SetBin SoftBins.b21300043_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_BUTTRESS_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300044_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_0;
	        ##EDC## SetBin SoftBins.b61300044_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300044_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_5;
	        ##EDC## SetBin SoftBins.b61300044_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300044_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_6;
	        ##EDC## SetBin SoftBins.b61300044_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300044_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_7;
	        ##EDC## SetBin SoftBins.b61300044_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300044_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_8;
	        ##EDC## SetBin SoftBins.b61300044_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300045_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_0;
	        ##EDC## SetBin SoftBins.b21300045_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300045_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_5;
	        ##EDC## SetBin SoftBins.b21300045_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300045_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_6;
	        ##EDC## SetBin SoftBins.b21300045_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300045_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_7;
	        ##EDC## SetBin SoftBins.b21300045_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300045_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_8;
	        ##EDC## SetBin SoftBins.b21300045_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_SPINE_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300046_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_0;
	        ##EDC## SetBin SoftBins.b61300046_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300046_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_5;
	        ##EDC## SetBin SoftBins.b61300046_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300046_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_6;
	        ##EDC## SetBin SoftBins.b61300046_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300046_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_7;
	        ##EDC## SetBin SoftBins.b61300046_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300046_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_8;
	        ##EDC## SetBin SoftBins.b61300046_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300047_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_0;
	        ##EDC## SetBin SoftBins.b21300047_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300047_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_5;
	        ##EDC## SetBin SoftBins.b21300047_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300047_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_6;
	        ##EDC## SetBin SoftBins.b21300047_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300047_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_7;
	        ##EDC## SetBin SoftBins.b21300047_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300047_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_8;
	        ##EDC## SetBin SoftBins.b21300047_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_0_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300048_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_0;
	        ##EDC## SetBin SoftBins.b61300048_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300048_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_5;
	        ##EDC## SetBin SoftBins.b61300048_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300048_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_6;
	        ##EDC## SetBin SoftBins.b61300048_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300048_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_7;
	        ##EDC## SetBin SoftBins.b61300048_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300048_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_8;
	        ##EDC## SetBin SoftBins.b61300048_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300049_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_0;
	        ##EDC## SetBin SoftBins.b21300049_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300049_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_5;
	        ##EDC## SetBin SoftBins.b21300049_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300049_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_6;
	        ##EDC## SetBin SoftBins.b21300049_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300049_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_7;
	        ##EDC## SetBin SoftBins.b21300049_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300049_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_8;
	        ##EDC## SetBin SoftBins.b21300049_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_1_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300050_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_0;
	        ##EDC## SetBin SoftBins.b61300050_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300050_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_5;
	        ##EDC## SetBin SoftBins.b61300050_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300050_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_6;
	        ##EDC## SetBin SoftBins.b61300050_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300050_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_7;
	        ##EDC## SetBin SoftBins.b61300050_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300050_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_8;
	        ##EDC## SetBin SoftBins.b61300050_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300051_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_0;
	        ##EDC## SetBin SoftBins.b21300051_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300051_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_5;
	        ##EDC## SetBin SoftBins.b21300051_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300051_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_6;
	        ##EDC## SetBin SoftBins.b21300051_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300051_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_7;
	        ##EDC## SetBin SoftBins.b21300051_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300051_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_8;
	        ##EDC## SetBin SoftBins.b21300051_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_2_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300052_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_0;
	        ##EDC## SetBin SoftBins.b61300052_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300052_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_5;
	        ##EDC## SetBin SoftBins.b61300052_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300052_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_6;
	        ##EDC## SetBin SoftBins.b61300052_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300052_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_7;
	        ##EDC## SetBin SoftBins.b61300052_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300052_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_8;
	        ##EDC## SetBin SoftBins.b61300052_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300053_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_0;
	        ##EDC## SetBin SoftBins.b21300053_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300053_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_5;
	        ##EDC## SetBin SoftBins.b21300053_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300053_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_6;
	        ##EDC## SetBin SoftBins.b21300053_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300053_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_7;
	        ##EDC## SetBin SoftBins.b21300053_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300053_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_8;
	        ##EDC## SetBin SoftBins.b21300053_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_3_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300054_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_0;
	        ##EDC## SetBin SoftBins.b61300054_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300054_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_5;
	        ##EDC## SetBin SoftBins.b61300054_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300054_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_6;
	        ##EDC## SetBin SoftBins.b61300054_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300054_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_7;
	        ##EDC## SetBin SoftBins.b61300054_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300054_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_8;
	        ##EDC## SetBin SoftBins.b61300054_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300055_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_0;
	        ##EDC## SetBin SoftBins.b21300055_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300055_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_5;
	        ##EDC## SetBin SoftBins.b21300055_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300055_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_6;
	        ##EDC## SetBin SoftBins.b21300055_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300055_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_7;
	        ##EDC## SetBin SoftBins.b21300055_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300055_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_8;
	        ##EDC## SetBin SoftBins.b21300055_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_4_SHARED_BIN;
			GoTo SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
        }
	}
	DUTFlowItem SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5 SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300056_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_0;
	        ##EDC## SetBin SoftBins.b61300056_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
		}
		Result 2
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
		}
		Result 3
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
		}
		Result 4
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300056_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_5;
	        ##EDC## SetBin SoftBins.b61300056_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300056_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_6;
	        ##EDC## SetBin SoftBins.b61300056_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300056_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_7;
	        ##EDC## SetBin SoftBins.b61300056_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61300056_fail_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_8;
	        ##EDC## SetBin SoftBins.b61300056_fail_ARR_VPU_SSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			GoTo LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5;
        }
	}
	DUTFlowItem LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5 LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300057_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_0;
	        ##EDC## SetBin SoftBins.b21300057_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
        Result 5
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300057_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_5;
	        ##EDC## SetBin SoftBins.b21300057_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
        Result 6
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300057_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_6;
	        ##EDC## SetBin SoftBins.b21300057_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
        Result 7
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300057_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_7;
	        ##EDC## SetBin SoftBins.b21300057_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
        Result 8
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21300057_fail_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_8;
	        ##EDC## SetBin SoftBins.b21300057_fail_ARR_VPU_LSA_VPU_HRY_E_BEGIN_TITO_VCCSA_NOM_LFM_POSTHRY_TILE_SHAVE_5_SHARED_BIN;
			Return 1;
        }
	}
}
DUTFlow ARR_VPU_BEGIN @BEGIN_SubFlow
{
    DUTFlowItem PREREPAIR PREREPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VFDM;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VFDM;
		}
	}
    DUTFlowItem VFDM VFDM
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo POSTREPAIR;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo POSTREPAIR;
		}
	}
    DUTFlowItem POSTREPAIR POSTREPAIR
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_PREHVQK @PREHVQK_SubFlow
{
	DUTFlowItem XSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_ALL XSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310000_fail_XSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_ALL_0;
	        ##EDC## SetBin SoftBins.b61310000_fail_ARR_VPU_XSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_ALL_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310001_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU_0;
	        ##EDC## SetBin SoftBins.b61310001_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310008_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU_0;
	        ##EDC## SetBin SoftBins.b21310008_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VCPU_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310009_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR_0;
	        ##EDC## SetBin SoftBins.b21310009_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_VBTR_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0 SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310002_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0;
	        ##EDC## SetBin SoftBins.b61310002_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1 SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310003_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0;
	        ##EDC## SetBin SoftBins.b61310003_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2 SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310004_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0;
	        ##EDC## SetBin SoftBins.b61310004_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3 SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310005_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0;
	        ##EDC## SetBin SoftBins.b61310005_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4 SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310006_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0;
	        ##EDC## SetBin SoftBins.b61310006_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5 SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61310007_fail_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0;
	        ##EDC## SetBin SoftBins.b61310007_fail_ARR_VPU_SSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0 LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310010_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0;
	        ##EDC## SetBin SoftBins.b21310010_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_0_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1 LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310011_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0;
	        ##EDC## SetBin SoftBins.b21310011_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_1_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2 LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310012_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0;
	        ##EDC## SetBin SoftBins.b21310012_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_2_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3 LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310013_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0;
	        ##EDC## SetBin SoftBins.b21310013_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_3_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4 LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310014_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0;
	        ##EDC## SetBin SoftBins.b21310014_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_4_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5 LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21310015_fail_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0;
	        ##EDC## SetBin SoftBins.b21310015_fail_ARR_VPU_LSA_VPU_VMIN_K_PREHVQK_TITO_VCCSA_NOM_LFM_TILE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_STRESS @STRESS_SubFlow
{
	DUTFlowItem XSA_VPU_HVQK_E_STRESS_TITO_VCCSA_NOM_LFM_VPU_ALL XSA_VPU_HVQK_E_STRESS_TITO_VCCSA_NOM_LFM_VPU_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610300_fail_XSA_VPU_HVQK_E_STRESS_TITO_VCCSA_NOM_LFM_VPU_ALL_0;
	        ##EDC## SetBin SoftBins.b17610300_fail_ARR_VPU_XSA_VPU_HVQK_E_STRESS_TITO_VCCSA_NOM_LFM_VPU_ALL_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_POSTHVQK @POSTHVQK_SubFlow
{
	DUTFlowItem XSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_ALL XSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210315_fail_XSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_ALL_0;
	        ##EDC## SetBin SoftBins.b61210315_fail_ARR_VPU_XSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_ALL_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210316_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU_0;
	        ##EDC## SetBin SoftBins.b61210316_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210323_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU_0;
	        ##EDC## SetBin SoftBins.b21210323_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VCPU_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210324_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR_0;
	        ##EDC## SetBin SoftBins.b21210324_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_VBTR_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0 SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210317_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0;
	        ##EDC## SetBin SoftBins.b61210317_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1 SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210318_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0;
	        ##EDC## SetBin SoftBins.b61210318_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2 SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210319_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0;
	        ##EDC## SetBin SoftBins.b61210319_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3 SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210320_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0;
	        ##EDC## SetBin SoftBins.b61210320_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4 SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210321_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0;
	        ##EDC## SetBin SoftBins.b61210321_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4_SHARED_BIN;
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
		}
	}
	DUTFlowItem SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5 SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61210322_fail_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0;
	        ##EDC## SetBin SoftBins.b61210322_fail_ARR_VPU_SSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0 LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210325_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0_0;
	        ##EDC## SetBin SoftBins.b21210325_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_0_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1 LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210326_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1_0;
	        ##EDC## SetBin SoftBins.b21210326_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_1_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2 LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210327_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2_0;
	        ##EDC## SetBin SoftBins.b21210327_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_2_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3 LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210328_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3_0;
	        ##EDC## SetBin SoftBins.b21210328_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_3_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4 LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210329_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4_0;
	        ##EDC## SetBin SoftBins.b21210329_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_4_SHARED_BIN;
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5;
		}
	}
	DUTFlowItem LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5 LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21210330_fail_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5_0;
	        ##EDC## SetBin SoftBins.b21210330_fail_ARR_VPU_LSA_VPU_VMIN_K_POSTHVQK_TITO_VCCSA_NOM_LFM_TILE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow KS
{
	DUTFlowItem SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320000_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU_0;
	        ##EDC## SetBin SoftBins.b61320000_fail_ARR_VPU_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320001_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE_0;
	        ##EDC## SetBin SoftBins.b61320001_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_NOTILE_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320008_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU_0;
	        ##EDC## SetBin SoftBins.b21320008_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VCPU_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320009_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR_0;
	        ##EDC## SetBin SoftBins.b21320009_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_VBTR_SHARED_BIN;
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0;
		}
	}
	DUTFlowItem SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0 SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320002_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0_0;
	        ##EDC## SetBin SoftBins.b61320002_fail_ARR_VPU_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0_SHARED_BIN;
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1;
		}
	}
	DUTFlowItem SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1 SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320003_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1_0;
	        ##EDC## SetBin SoftBins.b61320003_fail_ARR_VPU_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1_SHARED_BIN;
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2;
		}
	}
	DUTFlowItem SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2 SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320004_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2_0;
	        ##EDC## SetBin SoftBins.b61320004_fail_ARR_VPU_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2_SHARED_BIN;
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3;
		}
	}
	DUTFlowItem SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3 SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320005_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3_0;
	        ##EDC## SetBin SoftBins.b61320005_fail_ARR_VPU_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3_SHARED_BIN;
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4;
		}
	}
	DUTFlowItem SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4 SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320006_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4_0;
	        ##EDC## SetBin SoftBins.b61320006_fail_ARR_VPU_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4_SHARED_BIN;
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5;
		}
	}
	DUTFlowItem SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5 SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n61320007_fail_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5_0;
	        ##EDC## SetBin SoftBins.b61320007_fail_ARR_VPU_SSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0 LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320010_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0_0;
	        ##EDC## SetBin SoftBins.b21320010_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_0_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1 LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320011_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1_0;
	        ##EDC## SetBin SoftBins.b21320011_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_1_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2 LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320012_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2_0;
	        ##EDC## SetBin SoftBins.b21320012_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_2_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3 LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320013_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3_0;
	        ##EDC## SetBin SoftBins.b21320013_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_3_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4 LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320014_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4_0;
	        ##EDC## SetBin SoftBins.b21320014_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_4_SHARED_BIN;
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5;
        }
		Result 1
		{
			Property PassFail = "Pass";
			GoTo LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5;
		}
	}
	DUTFlowItem LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5 LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5 @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n21320015_fail_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5_0;
	        ##EDC## SetBin SoftBins.b21320015_fail_ARR_VPU_LSA_VPU_KS_K_END_TITO_VCCSA_NOM_LFM_TILE_5_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow VMAX
{
	DUTFlowItem XSA_VPU_VMAX_K_END_TITO_VCCSA_NOM_LFM_VPU_ALL XSA_VPU_VMAX_K_END_TITO_VCCSA_NOM_LFM_VPU_ALL @EDC
	{
		Result -2
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b99010001_fail_FAIL_DPS_ALARM;
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			SetBin SoftBins.b98010001_fail_FAIL_SYSTEM_SOFTWARE;
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
	        IncrementCounters ARR_VPU::n17610016_fail_XSA_VPU_VMAX_K_END_TITO_VCCSA_NOM_LFM_VPU_ALL_0;
	        ##EDC## SetBin SoftBins.b17610016_fail_ARR_VPU_XSA_VPU_VMAX_K_END_TITO_VCCSA_NOM_LFM_VPU_ALL_SHARED_BIN;
			Return 1;
        }
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 2
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 3
		{
			Property PassFail = "Pass";
			Return 1;
		}
		Result 4
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}
DUTFlow ARR_VPU_END @END_SubFlow
{
    DUTFlowItem KS KS
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			GoTo VMAX;
		}
		Result 1
		{
			Property PassFail = "Pass";
			GoTo VMAX;
		}
	}
    DUTFlowItem VMAX VMAX
	{
		Result -2
		{
			Property PassFail = "Fail";
			Return -2;
		}		
		Result -1
		{
			Property PassFail = "Fail";
			Return -1;
		}
        Result 0
        {
	        Property PassFail = "Fail";
			Return 1;
		}
		Result 1
		{
			Property PassFail = "Pass";
			Return 1;
		}
	}
}