// Seed: 3471595449
module module_0 (
    output logic id_0,
    input id_1,
    output logic id_2
);
  logic id_3;
  assign id_0 = (id_3 / ~id_3);
  always @(posedge 1) id_0 = id_3;
endmodule
