---
layout: default
title: 1.5 CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿ã®æ§‹é€ ã¨å‹•ä½œ
---

---

# 1.5 CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿ã®æ§‹é€ ã¨å‹•ä½œ  
*1.5 Structure and Operation of CMOS Inverter*

---

## ğŸ¯ æœ¬ç¯€ã®ã­ã‚‰ã„ï½œObjective

æœ¬ç¯€ã§ã¯ã€nMOS ã¨ pMOS ã‚’çµ„ã¿åˆã‚ã›ãŸåŸºæœ¬æ§‹æˆã§ã‚ã‚‹ **CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿**ã«ã¤ã„ã¦ã€  
**æ§‹é€ ãƒ»å‹•ä½œåŸç†ãƒ»é›»åœ§åˆ¶å¾¡ãƒ»é›»åŠ›ç‰¹æ€§**ã‚’ä¸­å¿ƒã«å­¦ã³ã¾ã™ã€‚  

*This section explains the basic **CMOS inverter**, constructed from an nMOS and pMOS pair, focusing on its **structure, operation principle, voltage control, and power characteristics**.*

---

## ğŸ”¹ CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿ã®æ§‹é€ ï½œCMOS Inverter Structure

- **pMOS**ï¼šã‚½ãƒ¼ã‚¹ç«¯å­ãŒ VDD ã«æ¥ç¶šï¼ˆPull-upï¼‰  
- **nMOS**ï¼šã‚½ãƒ¼ã‚¹ç«¯å­ãŒ GND ã«æ¥ç¶šï¼ˆPull-downï¼‰  
- **ã‚²ãƒ¼ãƒˆ**ï¼šINï¼ˆå…±é€šå…¥åŠ›ï¼‰  
- **ãƒ‰ãƒ¬ã‚¤ãƒ³**ï¼šOUTï¼ˆå…±é€šå‡ºåŠ›ï¼‰  

ğŸ“˜ **å›³1.5-1ï¼šCMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿ã®æ§‹é€ å›³ã¨å›è·¯è¨˜å·**  
*Figure 1.5-1: Structure and Symbol of CMOS Inverter*  
![å›³1.5-1 CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿æ§‹é€ ](../images/cmos_inverter_structure.png)

---

## ğŸ”¹ é›»åœ§ä¼é”ç‰¹æ€§ï¼ˆVTCï¼‰ï½œVoltage Transfer Characteristic

CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿ã®å…¥å‡ºåŠ›é–¢ä¿‚ã‚’é›»åœ§ã§è¡¨ã™ã¨ã€æ¬¡ã®ã‚ˆã†ãª **Så­—ã‚«ãƒ¼ãƒ–**ã«ãªã‚Šã¾ã™ã€‚  
ã—ãã„å€¤é›»åœ§ $V_M$ ã‚’å¢ƒã«ã€å‡ºåŠ›ãŒæ€¥æ¿€ã«åè»¢ã—ã¾ã™ã€‚  

ğŸ“ˆ **å›³1.5-2ï¼šCMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿ã®é›»åœ§ä¼é”ç‰¹æ€§ï¼ˆVTCï¼‰**  
*Figure 1.5-2: CMOS Inverter Voltage Transfer Characteristic*  

<img src="./images/cmos_vtc.png" alt="CMOS VTC" width="80%">

---

## ğŸ”¹ å…¥å‡ºåŠ›æ³¢å½¢ã¨ã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°é…å»¶ï½œInput-Output Waveform with Delay

å®Ÿéš›ã®å‹•ä½œã§ã¯ã€è² è·å®¹é‡ã«ã‚ˆã‚‹ **é…å»¶** ãŒç™ºç”Ÿã—ã¾ã™ã€‚  
å…¥åŠ›ãŒçŸ©å½¢æ³¢ã§å¤‰åŒ–ã—ã¦ã‚‚ã€å‡ºåŠ›ã¯é…ã‚Œã¦åè»¢ã—ã¾ã™ã€‚  

ğŸ“ˆ **å›³1.5-3ï¼šCMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿ã®å…¥å‡ºåŠ›æ³¢å½¢ï¼ˆé…å»¶ä»˜ãï¼‰**  
*Figure 1.5-3: CMOS Inverter Input/Output Waveform with Delay*  

<img src="./images/cmos_waveform.png" alt="CMOS Waveform" width="80%">

---

## ğŸ”¹ æ¶ˆè²»é›»åŠ›ã¨CMOSã®åˆ©ç‚¹ï½œPower Consumption and Advantages

CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿ã¯ã€ä»¥ä¸‹ã®ç‚¹ã§å„ªã‚Œã¦ã„ã¾ã™ï¼š  

- **é™çš„é›»æµãªã—**ï¼šIN ãŒä¸€å®šã§ã‚ã‚Œã°ã€pMOS ã¾ãŸã¯ nMOS ã®ã©ã¡ã‚‰ã‹ãŒ OFF  
- **ã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°æ™‚ã®ã¿é›»æµãŒæµã‚Œã‚‹**ï¼ˆå‹•çš„é›»åŠ›ï¼‰  

ğŸ’¡ ã“ã‚Œã«ã‚ˆã‚Šã€CMOSã¯ä»¥ä¸‹ã®ã‚ˆã†ãªç‰¹æ€§ã‚’æŒã¤ï¼š  

- **ä½æ¶ˆè²»é›»åŠ›ï¼ˆLow Powerï¼‰**  
- **é«˜é›†ç©ï¼ˆHigh Densityï¼‰**  
- **é«˜ä¿¡é ¼æ€§ï¼ˆHigh Reliabilityï¼‰**  

> å‹•çš„æ¶ˆè²»é›»åŠ›ã¯æ¬¡å¼ã§è¡¨ã•ã‚Œã¾ã™ï¼š  
> $P = \alpha \, C_L \, V_{DD}^2 \, f$  
>  
> - $\alpha$: ã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°ç¢ºç‡  
> - $C_L$: è² è·å®¹é‡  
> - $V_{DD}$: é›»æºé›»åœ§  
> - $f$: å‹•ä½œå‘¨æ³¢æ•°  

---

## âœ… ã¾ã¨ã‚ï½œSummary

| é …ç›® | å†…å®¹ï¼ˆæ—¥æœ¬èªï¼‰ | å†…å®¹ï¼ˆè‹±èªï¼‰ |
|------|----------------|---------------|
| åŸºæœ¬æ§‹æˆ | pMOS + nMOS | pMOS + nMOS pair |
| å‡ºåŠ›è«–ç† | å…¥åŠ›ã®è«–ç†åè»¢ | Logical inversion of input |
| é›»åŠ›ç‰¹æ€§ | é™çš„é›»æµã‚¼ãƒ­ã€å‹•çš„é›»åŠ›å° | Zero static current, low dynamic power |
| æ„ç¾© | CMOSã¯**æ¨™æº–çš„è«–ç†å›è·¯æ§‹æˆç´ å­** | CMOS is the **standard logic gate building block** |

---

## ğŸ“ æ¬¡ç« ã¸ã®æ¥ç¶šï½œNext Chapter

æ¬¡ç« ã§ã¯ã€ã“ã®CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿ã®å¿œç”¨ã¨ã—ã¦ã€**AND, OR, NAND, NOR, XORãªã©ã®åŸºæœ¬è«–ç†å›è·¯**ã®æ§‹æˆæ–¹æ³•ã‚’å­¦ã³ã¾ã™ã€‚  

ğŸ“‚ `chapter2_comb_logic/`ï¼š**çµ„ã¿åˆã‚ã›å›è·¯ã®è¨­è¨ˆã¨æ§‹æˆ**

---

[â† æˆ»ã‚‹ / Back to Chapter 1: Materials Top](./README.md)
