---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF1024,PQ16
  # nprobe: 13
  # QPS 2734.001210771965
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 16.0
  #         FF: 11624
  #         LUT: 9120
  #         DSP48E: 58
  #         
  # QPS: 8473.550417624985
  # Cycles per query: 16522
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 1
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 0
  #         FF: 2643.91
  #         LUT: 2855.37
  #         DSP48E: 0
  #         
  # QPS: 67600.19314340898
  # Cycles per query: 2071
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 1
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 1
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 150.0
  #         URAM: 32
  #         FF: 26682
  #         LUT: 19130
  #         DSP48E: 108
  #         
  # QPS: 4670.402989057913
  # Cycles per query: 29976
  # PE_NUM_TABLE_CONSTRUCTION: 2
  # Stage 5:
  # 
  #         HBM_bank: 10.0
  #         BRAM_18K: 630.0
  #         URAM: 0.0
  #         FF: 176430.0
  #         LUT: 164140.0
  #         DSP48E: 900.0
  #         
  # QPS: 2734.001210771965
  # Cycles per query: 51207
  # HBM_CHANNEL_NUM: 10
  # STAGE5_COMP_PE_NUM: 30
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 122.0
  #         URAM: 0
  #         FF: 131192.69999999998
  #         LUT: 138036.9
  #         DSP48E: 0
  #         
  # QPS: 2999.4001199760046
  # Cycles per query: 46676
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 769237
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 10.0
  #         BRAM_18K: 1333.0
  #         URAM: 48.0
  #         FF: 633038.61
  #         LUT: 517117.27
  #         DSP48E: 1090.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 10.0
  #         BRAM_18K: 941.0
  #         URAM: 48.0
  #         FF: 351231.61
  #         LUT: 335434.27
  #         DSP48E: 1086.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '1.3764880952380951%', 'DSP48E': '0.33602150537634407%', 'FF': '0.15252156754772395%', 'LUT': '0.2468795888399413%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.03720238095238095%', 'DSP48E': '0.9744623655913979%', 'FF': '0.666758443465492%', 'LUT': '1.0462555066079295%', 'URAM': '2.5%'}
  # Stage 3: {'BRAM_18K': '0.03720238095238095%', 'DSP48E': '0.0%', 'FF': '0.15165599761380322%', 'LUT': '0.3275708975770925%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '5.580357142857143%', 'DSP48E': '1.8145161290322582%', 'FF': '1.5304928414096917%', 'LUT': '2.1946127019089574%', 'URAM': '5.0%'}
  # Stage 5: {'BRAM_18K': '23.4375%', 'DSP48E': '15.120967741935484%', 'FF': '10.120112885462555%', 'LUT': '18.8303046989721%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '4.538690476190476%', 'DSP48E': '0.0%', 'FF': '7.5252787720264305%', 'LUT': '15.835731002202644%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '3.9319872476089266%', 'DSP48E': '1.841620626151013%', 'FF': '0.7570503121857398%', 'LUT': '0.6415563919572081%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.6415563919572081%
  # Stage 2: {'BRAM_18K': '0.10626992561105207%', 'DSP48E': '5.3406998158379375%', 'FF': '3.309497115023332%', 'LUT': '2.7188635198186515%', 'URAM': '33.33333333333333%'}
  # LUT only:
  # Stage 2: 2.7188635198186515%
  # Stage 3: {'BRAM_18K': '0.10626992561105207%', 'DSP48E': '0.0%', 'FF': '0.752754001839413%', 'LUT': '0.8512457597132218%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 0.8512457597132218%
  # Stage 4: {'BRAM_18K': '15.94048884165781%', 'DSP48E': '9.94475138121547%', 'FF': '7.596696664061644%', 'LUT': '5.703054729619606%', 'URAM': '66.66666666666666%'}
  # LUT only:
  # Stage 4: 5.703054729619606%
  # Stage 5: {'BRAM_18K': '66.9500531349628%', 'DSP48E': '82.87292817679558%', 'FF': '50.23181142494549%', 'LUT': '48.93358093673613%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 48.93358093673613%
  # Stage 6: {'BRAM_18K': '12.964930924548353%', 'DSP48E': '0.0%', 'FF': '37.352190481944376%', 'LUT': '41.15169866215518%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 41.15169866215518%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '49.59077380952381%', 'DSP48E': '18.313172043010752%', 'FF': '36.31141072411894%', 'LUT': '59.32420957232012%', 'URAM': '7.5%'}


  # Constants
  NLIST: 1024
  NPROBE: 13
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 1

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 1 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 1 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 2

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 10 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 30

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U50 # Supported devices: U280, U250, U50
  FREQ: 140
