{"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/ProgramCounter.v":{"language":"Verilog","code":0,"comment":0,"blank":1},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/Main_Decoder.v":{"language":"Verilog","code":0,"comment":0,"blank":1},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/Register.v":{"language":"Verilog","code":14,"comment":2,"blank":5},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/PC_Adder.v":{"language":"Verilog","code":0,"comment":0,"blank":1},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/Instruction_Memory.v":{"language":"Verilog","code":10,"comment":0,"blank":5},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/Data_Memory.v":{"language":"Verilog","code":12,"comment":1,"blank":7},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/Control_Unit.v":{"language":"Verilog","code":22,"comment":0,"blank":8},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/Single_Cycle_Top_Tb.v":{"language":"Verilog","code":24,"comment":0,"blank":7},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/ALU_Decoder.v":{"language":"Verilog","code":13,"comment":1,"blank":5},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/Single_Cycle_Top.v":{"language":"Verilog","code":75,"comment":0,"blank":11},"file:///c%3A/Users/tphan/OneDrive/Desktop/Risc-v%20Processor/ALU.v":{"language":"Verilog","code":28,"comment":2,"blank":8}}