\doxysection{ADC\+\_\+\+Multi\+Mode\+Type\+Def Struct Reference}
\hypertarget{struct_a_d_c___multi_mode_type_def}{}\label{struct_a_d_c___multi_mode_type_def}\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}


ADC Configuration multi-\/mode structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___multi_mode_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___multi_mode_type_def_a441b28d66abfb0edd5ea1c5ee907dc5d}{DMAAccess\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___multi_mode_type_def_a0890c5bb0b43e8225ca5aab131074b1b}{Two\+Sampling\+Delay}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
ADC Configuration multi-\/mode structure definition. 

\label{doc-variable-members}
\Hypertarget{struct_a_d_c___multi_mode_type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_a_d_c___multi_mode_type_def_a441b28d66abfb0edd5ea1c5ee907dc5d}\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}!DMAAccessMode@{DMAAccessMode}}
\index{DMAAccessMode@{DMAAccessMode}!ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}
\doxysubsubsection{\texorpdfstring{DMAAccessMode}{DMAAccessMode}}
{\footnotesize\ttfamily \label{struct_a_d_c___multi_mode_type_def_a441b28d66abfb0edd5ea1c5ee907dc5d} 
uint32\+\_\+t DMAAccess\+Mode}

Configures the Direct memory access mode for multi ADC mode. This parameter can be a value of \doxylink{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode}{ADC Direct Memory Access Mode For Multi Mode} \Hypertarget{struct_a_d_c___multi_mode_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily \label{struct_a_d_c___multi_mode_type_def_a0ffc93ec511ed9cf1663f6939bd3e839} 
uint32\+\_\+t Mode}

Configures the ADC to operate in independent or multi mode. This parameter can be a value of \doxylink{group___a_d_c_ex___common__mode}{ADC Common Mode} \Hypertarget{struct_a_d_c___multi_mode_type_def_a0890c5bb0b43e8225ca5aab131074b1b}\index{ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}!TwoSamplingDelay@{TwoSamplingDelay}}
\index{TwoSamplingDelay@{TwoSamplingDelay}!ADC\_MultiModeTypeDef@{ADC\_MultiModeTypeDef}}
\doxysubsubsection{\texorpdfstring{TwoSamplingDelay}{TwoSamplingDelay}}
{\footnotesize\ttfamily \label{struct_a_d_c___multi_mode_type_def_a0890c5bb0b43e8225ca5aab131074b1b} 
uint32\+\_\+t Two\+Sampling\+Delay}

Configures the Delay between 2 sampling phases. This parameter can be a value of \doxylink{group___a_d_c__delay__between__2__sampling__phases}{ADC Delay Between 2 Sampling Phases} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__adc__ex_8h}{stm32f4xx\+\_\+hal\+\_\+adc\+\_\+ex.\+h}}\end{DoxyCompactItemize}
