Info: Generated by version: 20.2 build 50
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/a10_pcie_devkit_cvp/source/static_region/ip/design_top/emif_avmm_pbridge.ip --block-symbol-file --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/a10_pcie_devkit_cvp/source/static_region/ip/design_top/emif_avmm_pbridge --family="Arria 10" --part=10AX115S2F45I1SG
Warning: pr_subsystem_mm_bridge_1: Used altera_avalon_mm_bridge 19.2.0 (instead of 17.0)
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/a10_pcie_devkit_cvp/source/static_region/ip/design_top/emif_avmm_pbridge.ip --synthesis=VERILOG --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/a10_pcie_devkit_cvp/source/static_region/ip/design_top/emif_avmm_pbridge --family="Arria 10" --part=10AX115S2F45I1SG
Warning: pr_subsystem_mm_bridge_1: Used altera_avalon_mm_bridge 19.2.0 (instead of 17.0)
Info: emif_avmm_pbridge: "Transforming system: emif_avmm_pbridge"
Info: emif_avmm_pbridge: "Naming system components in system: emif_avmm_pbridge"
Info: emif_avmm_pbridge: "Processing generation queue"
Info: emif_avmm_pbridge: "Generating: emif_avmm_pbridge"
Info: emif_avmm_pbridge: "Generating: emif_avmm_pbridge_altera_avalon_mm_bridge_1920_mznwcri"
Info: emif_avmm_pbridge: Done "emif_avmm_pbridge" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
