// Seed: 2412644848
module module_0;
  logic [-1 : 1 'd0] id_1;
  assign id_1[1] = 1 < 1;
  uwire id_2, id_3;
  assign id_3 = id_3 ? -1 : id_3;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri id_4,
    input wor id_5,
    input supply0 id_6,
    input wire id_7
);
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    inout tri1 id_1,
    output wor id_2,
    input tri0 id_3,
    input wor id_4,
    input wand id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
