--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Software\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2600 paths analyzed, 912 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.922ns.
--------------------------------------------------------------------------------
Slack:                  14.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.276ns (Levels of Logic = 1)
  Clock Path Skew:      -0.611ns (0.323 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_out_reg_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y7.D1        net (fanout=8)        1.563   avr/M_sck_reg_q_0
    SLICE_X7Y7.D         Tilo                  0.259   avr/spi_slave/_n0070_inv
                                                       avr/spi_slave/_n0070_inv1
    SLICE_X11Y15.CE      net (fanout=2)        1.268   avr/spi_slave/_n0070_inv
    SLICE_X11Y15.CLK     Tceck                 0.408   avr/M_spi_slave_data_out[7]
                                                       avr/spi_slave/M_data_out_reg_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.276ns (2.445ns logic, 2.831ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  14.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 1)
  Clock Path Skew:      -0.611ns (0.323 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_out_reg_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y7.D1        net (fanout=8)        1.563   avr/M_sck_reg_q_0
    SLICE_X7Y7.D         Tilo                  0.259   avr/spi_slave/_n0070_inv
                                                       avr/spi_slave/_n0070_inv1
    SLICE_X11Y15.CE      net (fanout=2)        1.268   avr/spi_slave/_n0070_inv
    SLICE_X11Y15.CLK     Tceck                 0.390   avr/M_spi_slave_data_out[7]
                                                       avr/spi_slave/M_data_out_reg_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (2.427ns logic, 2.831ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  14.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.233ns (Levels of Logic = 1)
  Clock Path Skew:      -0.611ns (0.323 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_out_reg_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y7.D1        net (fanout=8)        1.563   avr/M_sck_reg_q_0
    SLICE_X7Y7.D         Tilo                  0.259   avr/spi_slave/_n0070_inv
                                                       avr/spi_slave/_n0070_inv1
    SLICE_X11Y15.CE      net (fanout=2)        1.268   avr/spi_slave/_n0070_inv
    SLICE_X11Y15.CLK     Tceck                 0.365   avr/M_spi_slave_data_out[7]
                                                       avr/spi_slave/M_data_out_reg_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.233ns (2.402ns logic, 2.831ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  14.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.073ns (Levels of Logic = 1)
  Clock Path Skew:      -0.609ns (0.325 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_out_reg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y7.D1        net (fanout=8)        1.563   avr/M_sck_reg_q_0
    SLICE_X7Y7.D         Tilo                  0.259   avr/spi_slave/_n0070_inv
                                                       avr/spi_slave/_n0070_inv1
    SLICE_X9Y15.CE       net (fanout=2)        1.065   avr/spi_slave/_n0070_inv
    SLICE_X9Y15.CLK      Tceck                 0.408   avr/M_spi_slave_data_out[4]
                                                       avr/spi_slave/M_data_out_reg_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.073ns (2.445ns logic, 2.628ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack:                  14.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.055ns (Levels of Logic = 1)
  Clock Path Skew:      -0.609ns (0.325 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_out_reg_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y7.D1        net (fanout=8)        1.563   avr/M_sck_reg_q_0
    SLICE_X7Y7.D         Tilo                  0.259   avr/spi_slave/_n0070_inv
                                                       avr/spi_slave/_n0070_inv1
    SLICE_X9Y15.CE       net (fanout=2)        1.065   avr/spi_slave/_n0070_inv
    SLICE_X9Y15.CLK      Tceck                 0.390   avr/M_spi_slave_data_out[4]
                                                       avr/spi_slave/M_data_out_reg_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.055ns (2.427ns logic, 2.628ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack:                  14.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.047ns (Levels of Logic = 1)
  Clock Path Skew:      -0.609ns (0.325 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_out_reg_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y7.D1        net (fanout=8)        1.563   avr/M_sck_reg_q_0
    SLICE_X7Y7.D         Tilo                  0.259   avr/spi_slave/_n0070_inv
                                                       avr/spi_slave/_n0070_inv1
    SLICE_X9Y15.CE       net (fanout=2)        1.065   avr/spi_slave/_n0070_inv
    SLICE_X9Y15.CLK      Tceck                 0.382   avr/M_spi_slave_data_out[4]
                                                       avr/spi_slave/M_data_out_reg_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.047ns (2.419ns logic, 2.628ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack:                  14.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.030ns (Levels of Logic = 1)
  Clock Path Skew:      -0.609ns (0.325 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_out_reg_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y7.D1        net (fanout=8)        1.563   avr/M_sck_reg_q_0
    SLICE_X7Y7.D         Tilo                  0.259   avr/spi_slave/_n0070_inv
                                                       avr/spi_slave/_n0070_inv1
    SLICE_X9Y15.CE       net (fanout=2)        1.065   avr/spi_slave/_n0070_inv
    SLICE_X9Y15.CLK      Tceck                 0.365   avr/M_spi_slave_data_out[4]
                                                       avr/spi_slave/M_data_out_reg_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.030ns (2.402ns logic, 2.628ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack:                  14.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.642ns (Levels of Logic = 1)
  Clock Path Skew:      -0.671ns (0.629 - 1.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_data_out_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X8Y16.A1       net (fanout=7)        2.525   avr/spi_slave/M_ss_reg_q
    SLICE_X8Y16.CLK      Tas                   0.339   avr/M_spi_slave_data_out[0]
                                                       avr/spi_slave/M_data_out_reg_q_0_rstpot
                                                       avr/spi_slave/M_data_out_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.642ns (2.117ns logic, 2.525ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack:                  14.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.679ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.323 - 0.926)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_data_out_reg_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X7Y7.D5        net (fanout=7)        0.966   avr/spi_slave/M_ss_reg_q
    SLICE_X7Y7.D         Tilo                  0.259   avr/spi_slave/_n0070_inv
                                                       avr/spi_slave/_n0070_inv1
    SLICE_X11Y15.CE      net (fanout=2)        1.268   avr/spi_slave/_n0070_inv
    SLICE_X11Y15.CLK     Tceck                 0.408   avr/M_spi_slave_data_out[7]
                                                       avr/spi_slave/M_data_out_reg_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.679ns (2.445ns logic, 2.234ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack:                  14.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.661ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.323 - 0.926)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_data_out_reg_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X7Y7.D5        net (fanout=7)        0.966   avr/spi_slave/M_ss_reg_q
    SLICE_X7Y7.D         Tilo                  0.259   avr/spi_slave/_n0070_inv
                                                       avr/spi_slave/_n0070_inv1
    SLICE_X11Y15.CE      net (fanout=2)        1.268   avr/spi_slave/_n0070_inv
    SLICE_X11Y15.CLK     Tceck                 0.390   avr/M_spi_slave_data_out[7]
                                                       avr/spi_slave/M_data_out_reg_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.661ns (2.427ns logic, 2.234ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack:                  14.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.636ns (Levels of Logic = 1)
  Clock Path Skew:      -0.603ns (0.323 - 0.926)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_data_out_reg_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X7Y7.D5        net (fanout=7)        0.966   avr/spi_slave/M_ss_reg_q
    SLICE_X7Y7.D         Tilo                  0.259   avr/spi_slave/_n0070_inv
                                                       avr/spi_slave/_n0070_inv1
    SLICE_X11Y15.CE      net (fanout=2)        1.268   avr/spi_slave/_n0070_inv
    SLICE_X11Y15.CLK     Tceck                 0.365   avr/M_spi_slave_data_out[7]
                                                       avr/spi_slave/M_data_out_reg_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.636ns (2.402ns logic, 2.234ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack:                  14.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_done_reg_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.613ns (Levels of Logic = 1)
  Clock Path Skew:      -0.601ns (0.325 - 0.926)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_done_reg_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X8Y15.A1       net (fanout=7)        2.496   avr/spi_slave/M_ss_reg_q
    SLICE_X8Y15.CLK      Tas                   0.339   avr/M_spi_slave_done
                                                       avr/spi_slave/M_done_reg_q_rstpot
                                                       avr/spi_slave/M_done_reg_q
    -------------------------------------------------  ---------------------------
    Total                                      4.613ns (2.117ns logic, 2.496ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack:                  14.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.476ns (Levels of Logic = 1)
  Clock Path Skew:      -0.601ns (0.325 - 0.926)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_data_out_reg_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X7Y7.D5        net (fanout=7)        0.966   avr/spi_slave/M_ss_reg_q
    SLICE_X7Y7.D         Tilo                  0.259   avr/spi_slave/_n0070_inv
                                                       avr/spi_slave/_n0070_inv1
    SLICE_X9Y15.CE       net (fanout=2)        1.065   avr/spi_slave/_n0070_inv
    SLICE_X9Y15.CLK      Tceck                 0.408   avr/M_spi_slave_data_out[4]
                                                       avr/spi_slave/M_data_out_reg_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.476ns (2.445ns logic, 2.031ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack:                  14.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.458ns (Levels of Logic = 1)
  Clock Path Skew:      -0.601ns (0.325 - 0.926)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_data_out_reg_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X7Y7.D5        net (fanout=7)        0.966   avr/spi_slave/M_ss_reg_q
    SLICE_X7Y7.D         Tilo                  0.259   avr/spi_slave/_n0070_inv
                                                       avr/spi_slave/_n0070_inv1
    SLICE_X9Y15.CE       net (fanout=2)        1.065   avr/spi_slave/_n0070_inv
    SLICE_X9Y15.CLK      Tceck                 0.390   avr/M_spi_slave_data_out[4]
                                                       avr/spi_slave/M_data_out_reg_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.458ns (2.427ns logic, 2.031ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack:                  14.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.450ns (Levels of Logic = 1)
  Clock Path Skew:      -0.601ns (0.325 - 0.926)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_data_out_reg_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X7Y7.D5        net (fanout=7)        0.966   avr/spi_slave/M_ss_reg_q
    SLICE_X7Y7.D         Tilo                  0.259   avr/spi_slave/_n0070_inv
                                                       avr/spi_slave/_n0070_inv1
    SLICE_X9Y15.CE       net (fanout=2)        1.065   avr/spi_slave/_n0070_inv
    SLICE_X9Y15.CLK      Tceck                 0.382   avr/M_spi_slave_data_out[4]
                                                       avr/spi_slave/M_data_out_reg_q_4
    -------------------------------------------------  ---------------------------
    Total                                      4.450ns (2.419ns logic, 2.031ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack:                  14.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_ss_reg_q (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.433ns (Levels of Logic = 1)
  Clock Path Skew:      -0.601ns (0.325 - 0.926)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_ss_reg_q to avr/spi_slave/M_data_out_reg_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr/spi_slave/M_ss_reg_q
    SLICE_X7Y7.D5        net (fanout=7)        0.966   avr/spi_slave/M_ss_reg_q
    SLICE_X7Y7.D         Tilo                  0.259   avr/spi_slave/_n0070_inv
                                                       avr/spi_slave/_n0070_inv1
    SLICE_X9Y15.CE       net (fanout=2)        1.065   avr/spi_slave/_n0070_inv
    SLICE_X9Y15.CLK      Tceck                 0.365   avr/M_spi_slave_data_out[4]
                                                       avr/spi_slave/M_data_out_reg_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.433ns (2.402ns logic, 2.031ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  14.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_mosi_reg_q (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 1)
  Clock Path Skew:      -0.679ns (0.629 - 1.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_mosi_reg_q to avr/spi_slave/M_data_out_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y1.Q4       Tickq                 1.778   avr/spi_slave/M_mosi_reg_q
                                                       avr/spi_slave/M_mosi_reg_q
    SLICE_X8Y16.A3       net (fanout=8)        2.207   avr/spi_slave/M_mosi_reg_q
    SLICE_X8Y16.CLK      Tas                   0.339   avr/M_spi_slave_data_out[0]
                                                       avr/spi_slave/M_data_out_reg_q_0_rstpot
                                                       avr/spi_slave/M_data_out_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (2.117ns logic, 2.207ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  15.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_mosi_reg_q (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.331ns (Levels of Logic = 1)
  Clock Path Skew:      -0.611ns (0.323 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_mosi_reg_q to avr/spi_slave/M_data_out_reg_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y1.Q4       Tickq                 1.778   avr/spi_slave/M_mosi_reg_q
                                                       avr/spi_slave/M_mosi_reg_q
    SLICE_X11Y15.A4      net (fanout=8)        2.180   avr/spi_slave/M_mosi_reg_q
    SLICE_X11Y15.CLK     Tas                   0.373   avr/M_spi_slave_data_out[7]
                                                       avr/spi_slave/Mmux_M_data_out_reg_q[5]_M_mosi_reg_q_MUX_21_o11
                                                       avr/spi_slave/M_data_out_reg_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.331ns (2.151ns logic, 2.180ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  15.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_mosi_reg_q (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.268ns (Levels of Logic = 1)
  Clock Path Skew:      -0.611ns (0.323 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_mosi_reg_q to avr/spi_slave/M_data_out_reg_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y1.Q4       Tickq                 1.778   avr/spi_slave/M_mosi_reg_q
                                                       avr/spi_slave/M_mosi_reg_q
    SLICE_X11Y15.B5      net (fanout=8)        2.117   avr/spi_slave/M_mosi_reg_q
    SLICE_X11Y15.CLK     Tas                   0.373   avr/M_spi_slave_data_out[7]
                                                       avr/spi_slave/Mmux_M_data_out_reg_q[6]_M_mosi_reg_q_MUX_20_o11
                                                       avr/spi_slave/M_data_out_reg_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.268ns (2.151ns logic, 2.117ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  15.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_mosi_reg_q (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.234ns (Levels of Logic = 1)
  Clock Path Skew:      -0.611ns (0.323 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_mosi_reg_q to avr/spi_slave/M_data_out_reg_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y1.Q4       Tickq                 1.778   avr/spi_slave/M_mosi_reg_q
                                                       avr/spi_slave/M_mosi_reg_q
    SLICE_X11Y15.C5      net (fanout=8)        2.083   avr/spi_slave/M_mosi_reg_q
    SLICE_X11Y15.CLK     Tas                   0.373   avr/M_spi_slave_data_out[7]
                                                       avr/spi_slave/Mmux_M_data_out_reg_q[7]_M_mosi_reg_q_MUX_19_o11
                                                       avr/spi_slave/M_data_out_reg_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.234ns (2.151ns logic, 2.083ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack:                  15.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adc/pwm_gen_0[1].pwm/M_curValue_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.779ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (0.729 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adc/pwm_gen_0[1].pwm/M_curValue_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y35.SR       net (fanout=33)       3.735   M_reset_cond_out
    SLICE_X3Y35.CLK      Tsrck                 0.468   adc/pwm_gen_0[1].pwm/M_curValue_q[2]
                                                       adc/pwm_gen_0[1].pwm/M_curValue_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.779ns (1.044ns logic, 3.735ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  15.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.144ns (Levels of Logic = 1)
  Clock Path Skew:      -0.679ns (0.629 - 1.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_data_out_reg_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X8Y16.A5       net (fanout=8)        2.027   avr/M_sck_reg_q_0
    SLICE_X8Y16.CLK      Tas                   0.339   avr/M_spi_slave_data_out[0]
                                                       avr/spi_slave/M_data_out_reg_q_0_rstpot
                                                       avr/spi_slave/M_data_out_reg_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.144ns (2.117ns logic, 2.027ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack:                  15.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adc/pwm_gen_0[1].pwm/M_curValue_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.749ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (0.729 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adc/pwm_gen_0[1].pwm/M_curValue_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y35.SR       net (fanout=33)       3.735   M_reset_cond_out
    SLICE_X3Y35.CLK      Tsrck                 0.438   adc/pwm_gen_0[1].pwm/M_curValue_q[2]
                                                       adc/pwm_gen_0[1].pwm/M_curValue_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.749ns (1.014ns logic, 3.735ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  15.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_mosi_reg_q (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.175ns (Levels of Logic = 1)
  Clock Path Skew:      -0.609ns (0.325 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_mosi_reg_q to avr/spi_slave/M_data_out_reg_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y1.Q4       Tickq                 1.778   avr/spi_slave/M_mosi_reg_q
                                                       avr/spi_slave/M_mosi_reg_q
    SLICE_X9Y15.A3       net (fanout=8)        2.024   avr/spi_slave/M_mosi_reg_q
    SLICE_X9Y15.CLK      Tas                   0.373   avr/M_spi_slave_data_out[4]
                                                       avr/spi_slave/Mmux_M_data_out_reg_q[1]_M_mosi_reg_q_MUX_25_o11
                                                       avr/spi_slave/M_data_out_reg_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.175ns (2.151ns logic, 2.024ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------
Slack:                  15.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/M_newSampleReg_q (FF)
  Destination:          adc/pwm_gen_0[4].pwm/M_nextValue_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.756ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.691 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/M_newSampleReg_q to adc/pwm_gen_0[4].pwm/M_nextValue_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.DQ      Tcko                  0.476   M_avr_new_sample
                                                       avr/M_newSampleReg_q
    SLICE_X13Y28.A2      net (fanout=5)        1.705   M_avr_new_sample
    SLICE_X13Y28.AMUX    Tilo                  0.337   adc/pwm_gen_0[5].pwm/M_needUpdate_q
                                                       adc/M_pwm_update<4>1
    SLICE_X21Y36.CE      net (fanout=4)        1.848   adc/M_pwm_update[4]
    SLICE_X21Y36.CLK     Tceck                 0.390   adc/pwm_gen_0[4].pwm/M_nextValue_q[9]
                                                       adc/pwm_gen_0[4].pwm/M_nextValue_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.756ns (1.203ns logic, 3.553ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  15.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.167ns (Levels of Logic = 2)
  Clock Path Skew:      -0.614ns (0.320 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y8.D6        net (fanout=8)        1.214   avr/M_sck_reg_q_0
    SLICE_X7Y8.D         Tilo                  0.259   avr/M_bit_ct_q_1
                                                       avr/M_cclk_detector_ready_inv1_SW4
    SLICE_X7Y8.B2        net (fanout=1)        0.543   avr/N44
    SLICE_X7Y8.CLK       Tas                   0.373   avr/M_bit_ct_q_1
                                                       avr/spi_slave/M_bit_ct_q_1_rstpot
                                                       avr/spi_slave/M_bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.167ns (2.410ns logic, 1.757ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack:                  15.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_sck_reg_q_0 (FF)
  Destination:          avr/spi_slave/M_bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.166ns (Levels of Logic = 2)
  Clock Path Skew:      -0.614ns (0.320 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_sck_reg_q_0 to avr/spi_slave/M_bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr/M_sck_reg_q_0
                                                       avr/spi_slave/M_sck_reg_q_0
    SLICE_X7Y8.C6        net (fanout=8)        1.214   avr/M_sck_reg_q_0
    SLICE_X7Y8.C         Tilo                  0.259   avr/M_bit_ct_q_1
                                                       avr/M_cclk_detector_ready_inv1_SW5
    SLICE_X7Y8.A2        net (fanout=1)        0.542   avr/N46
    SLICE_X7Y8.CLK       Tas                   0.373   avr/M_bit_ct_q_1
                                                       avr/spi_slave/M_bit_ct_q_0_rstpot
                                                       avr/spi_slave/M_bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.166ns (2.410ns logic, 1.756ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack:                  15.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/spi_slave/M_mosi_reg_q (FF)
  Destination:          avr/spi_slave/M_data_out_reg_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.168ns (Levels of Logic = 1)
  Clock Path Skew:      -0.609ns (0.325 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/spi_slave/M_mosi_reg_q to avr/spi_slave/M_data_out_reg_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y1.Q4       Tickq                 1.778   avr/spi_slave/M_mosi_reg_q
                                                       avr/spi_slave/M_mosi_reg_q
    SLICE_X9Y15.B4       net (fanout=8)        2.017   avr/spi_slave/M_mosi_reg_q
    SLICE_X9Y15.CLK      Tas                   0.373   avr/M_spi_slave_data_out[4]
                                                       avr/spi_slave/Mmux_M_data_out_reg_q[2]_M_mosi_reg_q_MUX_24_o11
                                                       avr/spi_slave/M_data_out_reg_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.168ns (2.151ns logic, 2.017ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack:                  15.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          adc/pwm_gen_0[1].pwm/M_curValue_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (0.729 - 0.777)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to adc/pwm_gen_0[1].pwm/M_curValue_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y2.AMUX     Tshcko                0.576   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y35.SR       net (fanout=33)       3.735   M_reset_cond_out
    SLICE_X3Y35.CLK      Tsrck                 0.413   adc/pwm_gen_0[1].pwm/M_curValue_q[2]
                                                       adc/pwm_gen_0[1].pwm/M_curValue_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.724ns (0.989ns logic, 3.735ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  15.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr/M_newSampleReg_q (FF)
  Destination:          adc/pwm_gen_0[4].pwm/M_nextValue_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.731ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.691 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr/M_newSampleReg_q to adc/pwm_gen_0[4].pwm/M_nextValue_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y16.DQ      Tcko                  0.476   M_avr_new_sample
                                                       avr/M_newSampleReg_q
    SLICE_X13Y28.A2      net (fanout=5)        1.705   M_avr_new_sample
    SLICE_X13Y28.AMUX    Tilo                  0.337   adc/pwm_gen_0[5].pwm/M_needUpdate_q
                                                       adc/M_pwm_update<4>1
    SLICE_X21Y36.CE      net (fanout=4)        1.848   adc/M_pwm_update[4]
    SLICE_X21Y36.CLK     Tceck                 0.365   adc/pwm_gen_0[4].pwm/M_nextValue_q[9]
                                                       adc/pwm_gen_0[4].pwm/M_nextValue_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.731ns (1.178ns logic, 3.553ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_txReg_q/CLK0
  Logical resource: avr/uart_tx/M_txReg_q/CK0
  Location pin: OLOGIC_X9Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/M_sck_reg_q_0/CLK0
  Logical resource: avr/spi_slave/M_sck_reg_q_0/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr/spi_slave/M_ss_reg_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr/spi_slave/M_mosi_reg_q/CLK0
  Logical resource: avr/spi_slave/M_mosi_reg_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_0/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_1/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_2/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[3]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_3/CK
  Location pin: SLICE_X12Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_4/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_5/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_6/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[7]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_7/CK
  Location pin: SLICE_X12Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_8/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_9/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_10/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[11]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_11/CK
  Location pin: SLICE_X12Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[13]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_12/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/cclk_detector/M_ctr_q[13]/CLK
  Logical resource: avr/cclk_detector/M_ctr_q_13/CK
  Location pin: SLICE_X12Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q[3]/CLK
  Logical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q_4/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q[3]/CLK
  Logical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q_0/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q[3]/CLK
  Logical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q_5/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q[3]/CLK
  Logical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q_1/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q[3]/CLK
  Logical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q_6/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q[3]/CLK
  Logical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q_2/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q[3]/CLK
  Logical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q_7/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q[3]/CLK
  Logical resource: adc/pwm_gen_0[1].pwm/M_nextValue_q_3/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_sck_reg_q_1/CLK
  Logical resource: avr/spi_slave/M_sck_reg_q_1/CK
  Location pin: SLICE_X8Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_spi_slave_done/CLK
  Logical resource: avr/spi_slave/M_done_reg_q/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: avr/M_spi_slave_data_out[0]/CLK
  Logical resource: avr/spi_slave/M_data_out_reg_q_0/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.922|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2600 paths, 0 nets, and 941 connections

Design statistics:
   Minimum period:   5.922ns{1}   (Maximum frequency: 168.862MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 24 15:26:32 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 172 MB



