<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Utils.h source code [llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::DefinitionAndSourceRegister,llvm::ValueAndVReg "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>include</a>/<a href='../..'>llvm</a>/<a href='..'>CodeGen</a>/<a href='./'>GlobalISel</a>/<a href='Utils.h.html'>Utils.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==-- llvm/CodeGen/GlobalISel/Utils.h ---------------------------*- C++ -*-==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file This file declares the API of helper functions used throughout the</i></td></tr>
<tr><th id="10">10</th><td><i>/// GlobalISel pipeline.</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#<span data-ppcond="14">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_GLOBALISEL_UTILS_H">LLVM_CODEGEN_GLOBALISEL_UTILS_H</span></u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_GLOBALISEL_UTILS_H" data-ref="_M/LLVM_CODEGEN_GLOBALISEL_UTILS_H">LLVM_CODEGEN_GLOBALISEL_UTILS_H</dfn></u></td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../Register.h.html">"llvm/CodeGen/Register.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../Support/Alignment.h.html">"llvm/Support/Alignment.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../Support/LowLevelTypeImpl.h.html">"llvm/Support/LowLevelTypeImpl.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include &lt;cstdint&gt;</u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><b>class</b> <a class="type" href="../../PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage" id="llvm::AnalysisUsage">AnalysisUsage</a>;</td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="../TargetLowering.h.html#llvm::GISelKnownBits" title='llvm::GISelKnownBits' data-ref="llvm::GISelKnownBits" data-ref-filename="llvm..GISelKnownBits" id="llvm::GISelKnownBits">GISelKnownBits</a>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand" id="llvm::MachineOperand">MachineOperand</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <dfn class="type" id="llvm::MachineOptimizationRemarkEmitter" title='llvm::MachineOptimizationRemarkEmitter' data-ref="llvm::MachineOptimizationRemarkEmitter" data-ref-filename="llvm..MachineOptimizationRemarkEmitter">MachineOptimizationRemarkEmitter</dfn>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <dfn class="type" id="llvm::MachineOptimizationRemarkMissed" title='llvm::MachineOptimizationRemarkMissed' data-ref="llvm::MachineOptimizationRemarkMissed" data-ref-filename="llvm..MachineOptimizationRemarkMissed">MachineOptimizationRemarkMissed</dfn>;</td></tr>
<tr><th id="32">32</th><td><b>struct</b> <a class="type" href="../MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo" id="llvm::MachinePointerInfo">MachinePointerInfo</a>;</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <a class="type" href="../../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc" id="llvm::MCInstrDesc">MCInstrDesc</a>;</td></tr>
<tr><th id="35">35</th><td><b>class</b> <a class="type" href="../TargetSubtargetInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo" id="llvm::RegisterBankInfo">RegisterBankInfo</a>;</td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="../TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo" id="llvm::TargetInstrInfo">TargetInstrInfo</a>;</td></tr>
<tr><th id="37">37</th><td><b>class</b> <a class="type" href="../TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering" id="llvm::TargetLowering">TargetLowering</a>;</td></tr>
<tr><th id="38">38</th><td><b>class</b> <dfn class="type" id="llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig" data-ref-filename="llvm..TargetPassConfig">TargetPassConfig</dfn>;</td></tr>
<tr><th id="39">39</th><td><b>class</b> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="40">40</th><td><b>class</b> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="41">41</th><td><b>class</b> <a class="type" href="../../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP" id="llvm::ConstantFP">ConstantFP</a>;</td></tr>
<tr><th id="42">42</th><td><b>class</b> <a class="type" href="../../ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat" id="llvm::APFloat">APFloat</a>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i class="doc">/// Try to constrain Reg to the specified register class. If this fails,</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">/// create a new virtual register in the correct class.</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">///</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">/// <span class="command">\return</span> The virtual register constrained to the right register class.</i></td></tr>
<tr><th id="48">48</th><td><a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZN4llvm19constrainRegToClassERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBankInfoENS_8RegisterERKNS_19TargetRegisterClassE" title='llvm::constrainRegToClass' data-ref="_ZN4llvm19constrainRegToClassERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBankInfoENS_8RegisterERKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19constrainRegToClassERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBankInfoENS_8RegisterERKNS_19TargetRegisterClassE">constrainRegToClass</dfn>(<a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="3608MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="3608MRI" data-ref-filename="3608MRI">MRI</dfn>,</td></tr>
<tr><th id="49">49</th><td>                             <em>const</em> <a class="type" href="../TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col9 decl" id="3609TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="3609TII" data-ref-filename="3609TII">TII</dfn>,</td></tr>
<tr><th id="50">50</th><td>                             <em>const</em> <a class="type" href="../TargetSubtargetInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col0 decl" id="3610RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="3610RBI" data-ref-filename="3610RBI">RBI</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="3611Reg" title='Reg' data-type='llvm::Register' data-ref="3611Reg" data-ref-filename="3611Reg">Reg</dfn>,</td></tr>
<tr><th id="51">51</th><td>                             <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="3612RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass &amp;' data-ref="3612RegClass" data-ref-filename="3612RegClass">RegClass</dfn>);</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i class="doc">/// Constrain the Register operand OpIdx, so that it is now constrained to the</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">/// TargetRegisterClass passed as an argument (RegClass).</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">/// If this fails, create a new virtual register in the correct class and insert</i></td></tr>
<tr><th id="56">56</th><td><i class="doc">/// a COPY before<span class="command"> \p</span> <span class="arg">InsertPt</span> if it is a use or after if it is a definition.</i></td></tr>
<tr><th id="57">57</th><td><i class="doc">/// In both cases, the function also updates the register of RegMo. The debug</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">/// location of<span class="command"> \p</span> <span class="arg">InsertPt</span> is used for the new copy.</i></td></tr>
<tr><th id="59">59</th><td><i class="doc">///</i></td></tr>
<tr><th id="60">60</th><td><i class="doc">/// <span class="command">\return</span> The virtual register constrained to the right register class.</i></td></tr>
<tr><th id="61">61</th><td><a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa14116325" title='llvm::constrainOperandRegClass' data-ref="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa14116325" data-ref-filename="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa14116325">constrainOperandRegClass</dfn>(<em>const</em> <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3613MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3613MF" data-ref-filename="3613MF">MF</dfn>,</td></tr>
<tr><th id="62">62</th><td>                                  <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="3614TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="3614TRI" data-ref-filename="3614TRI">TRI</dfn>,</td></tr>
<tr><th id="63">63</th><td>                                  <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="3615MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="3615MRI" data-ref-filename="3615MRI">MRI</dfn>,</td></tr>
<tr><th id="64">64</th><td>                                  <em>const</em> <a class="type" href="../TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col6 decl" id="3616TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="3616TII" data-ref-filename="3616TII">TII</dfn>,</td></tr>
<tr><th id="65">65</th><td>                                  <em>const</em> <a class="type" href="../TargetSubtargetInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col7 decl" id="3617RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="3617RBI" data-ref-filename="3617RBI">RBI</dfn>,</td></tr>
<tr><th id="66">66</th><td>                                  <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3618InsertPt" title='InsertPt' data-type='llvm::MachineInstr &amp;' data-ref="3618InsertPt" data-ref-filename="3618InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="67">67</th><td>                                  <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col9 decl" id="3619RegClass" title='RegClass' data-type='const llvm::TargetRegisterClass &amp;' data-ref="3619RegClass" data-ref-filename="3619RegClass">RegClass</dfn>,</td></tr>
<tr><th id="68">68</th><td>                                  <a class="type" href="../MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="3620RegMO" title='RegMO' data-type='llvm::MachineOperand &amp;' data-ref="3620RegMO" data-ref-filename="3620RegMO">RegMO</dfn>);</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><i class="doc">/// Try to constrain Reg so that it is usable by argument OpIdx of the provided</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">/// MCInstrDesc<span class="command"> \p</span> <span class="arg">II.</span> If this fails, create a new virtual register in the</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">/// correct class and insert a COPY before<span class="command"> \p</span> <span class="arg">InsertPt</span> if it is a use or after</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">/// if it is a definition. In both cases, the function also updates the register</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">/// of RegMo.</i></td></tr>
<tr><th id="75">75</th><td><i class="doc">/// This is equivalent to constrainOperandRegClass(..., RegClass, ...)</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">/// with RegClass obtained from the MCInstrDesc. The debug location of<span class="command"> \p</span></i></td></tr>
<tr><th id="77">77</th><td><i class="doc">/// <span class="arg">InsertPt</span> is used for the new copy.</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">///</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">/// <span class="command">\return</span> The virtual register constrained to the right register class.</i></td></tr>
<tr><th id="80">80</th><td><a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa11201998" title='llvm::constrainOperandRegClass' data-ref="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa11201998" data-ref-filename="_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa11201998">constrainOperandRegClass</dfn>(<em>const</em> <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="3621MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="3621MF" data-ref-filename="3621MF">MF</dfn>,</td></tr>
<tr><th id="81">81</th><td>                                  <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col2 decl" id="3622TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="3622TRI" data-ref-filename="3622TRI">TRI</dfn>,</td></tr>
<tr><th id="82">82</th><td>                                  <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="3623MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="3623MRI" data-ref-filename="3623MRI">MRI</dfn>,</td></tr>
<tr><th id="83">83</th><td>                                  <em>const</em> <a class="type" href="../TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col4 decl" id="3624TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="3624TII" data-ref-filename="3624TII">TII</dfn>,</td></tr>
<tr><th id="84">84</th><td>                                  <em>const</em> <a class="type" href="../TargetSubtargetInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col5 decl" id="3625RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="3625RBI" data-ref-filename="3625RBI">RBI</dfn>,</td></tr>
<tr><th id="85">85</th><td>                                  <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="3626InsertPt" title='InsertPt' data-type='llvm::MachineInstr &amp;' data-ref="3626InsertPt" data-ref-filename="3626InsertPt">InsertPt</dfn>, <em>const</em> <a class="type" href="../../MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="3627II" title='II' data-type='const llvm::MCInstrDesc &amp;' data-ref="3627II" data-ref-filename="3627II">II</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                  <a class="type" href="../MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="3628RegMO" title='RegMO' data-type='llvm::MachineOperand &amp;' data-ref="3628RegMO" data-ref-filename="3628RegMO">RegMO</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="3629OpIdx" title='OpIdx' data-type='unsigned int' data-ref="3629OpIdx" data-ref-filename="3629OpIdx">OpIdx</dfn>);</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><i class="doc">/// Mutate the newly-selected instruction<span class="command"> \p</span> <span class="arg">I</span> to constrain its (possibly</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">/// generic) virtual register operands to the instruction's register class.</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">/// This could involve inserting COPYs before (for uses) or after (for defs).</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">/// This requires the number of operands to match the instruction description.</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">/// <span class="command">\returns</span> whether operand regclass constraining succeeded.</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">///</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">// FIXME: Not all instructions have the same number of operands. We should</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">// probably expose a constrain helper per operand and let the target selector</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">// constrain individual registers, like fast-isel.</i></td></tr>
<tr><th id="97">97</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" title='llvm::constrainSelectedInstRegOperands' data-ref="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE" data-ref-filename="_ZN4llvm32constrainSelectedInstRegOperandsERNS_12MachineInstrERKNS_15TargetInstrInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE">constrainSelectedInstRegOperands</dfn>(<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="3630I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="3630I" data-ref-filename="3630I">I</dfn>,</td></tr>
<tr><th id="98">98</th><td>                                      <em>const</em> <a class="type" href="../TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col1 decl" id="3631TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="3631TII" data-ref-filename="3631TII">TII</dfn>,</td></tr>
<tr><th id="99">99</th><td>                                      <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col2 decl" id="3632TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="3632TRI" data-ref-filename="3632TRI">TRI</dfn>,</td></tr>
<tr><th id="100">100</th><td>                                      <em>const</em> <a class="type" href="../TargetSubtargetInfo.h.html#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo" data-ref-filename="llvm..RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col3 decl" id="3633RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="3633RBI" data-ref-filename="3633RBI">RBI</dfn>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><i class="doc">/// Check if DstReg can be replaced with SrcReg depending on the register</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">/// constraints.</i></td></tr>
<tr><th id="104">104</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm13canReplaceRegENS_8RegisterES0_RNS_19MachineRegisterInfoE" title='llvm::canReplaceReg' data-ref="_ZN4llvm13canReplaceRegENS_8RegisterES0_RNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm13canReplaceRegENS_8RegisterES0_RNS_19MachineRegisterInfoE">canReplaceReg</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="3634DstReg" title='DstReg' data-type='llvm::Register' data-ref="3634DstReg" data-ref-filename="3634DstReg">DstReg</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="3635SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="3635SrcReg" data-ref-filename="3635SrcReg">SrcReg</dfn>, <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="3636MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="3636MRI" data-ref-filename="3636MRI">MRI</dfn>);</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i class="doc">/// Check whether an instruction<span class="command"> \p</span> <span class="arg">MI</span> is dead: it only defines dead virtual</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">/// registers, and doesn't have other side effects.</i></td></tr>
<tr><th id="108">108</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm15isTriviallyDeadERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::isTriviallyDead' data-ref="_ZN4llvm15isTriviallyDeadERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm15isTriviallyDeadERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">isTriviallyDead</dfn>(<em>const</em> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="3637MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3637MI" data-ref-filename="3637MI">MI</dfn>, <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="3638MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3638MRI" data-ref-filename="3638MRI">MRI</dfn>);</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><i class="doc">/// Report an ISel error as a missed optimization remark to the LLVMContext's</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">/// diagnostic stream.  Set the FailedISel MachineFunction property.</i></td></tr>
<tr><th id="112">112</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterERNS_31MachineOptimizationRemarkMissedE" title='llvm::reportGISelFailure' data-ref="_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterERNS_31MachineOptimizationRemarkMissedE" data-ref-filename="_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterERNS_31MachineOptimizationRemarkMissedE">reportGISelFailure</dfn>(<a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="3639MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3639MF" data-ref-filename="3639MF">MF</dfn>, <em>const</em> <a class="type" href="#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig" data-ref-filename="llvm..TargetPassConfig">TargetPassConfig</a> &amp;<dfn class="local col0 decl" id="3640TPC" title='TPC' data-type='const llvm::TargetPassConfig &amp;' data-ref="3640TPC" data-ref-filename="3640TPC">TPC</dfn>,</td></tr>
<tr><th id="113">113</th><td>                        <a class="type" href="#llvm::MachineOptimizationRemarkEmitter" title='llvm::MachineOptimizationRemarkEmitter' data-ref="llvm::MachineOptimizationRemarkEmitter" data-ref-filename="llvm..MachineOptimizationRemarkEmitter">MachineOptimizationRemarkEmitter</a> &amp;<dfn class="local col1 decl" id="3641MORE" title='MORE' data-type='llvm::MachineOptimizationRemarkEmitter &amp;' data-ref="3641MORE" data-ref-filename="3641MORE">MORE</dfn>,</td></tr>
<tr><th id="114">114</th><td>                        <a class="type" href="#llvm::MachineOptimizationRemarkMissed" title='llvm::MachineOptimizationRemarkMissed' data-ref="llvm::MachineOptimizationRemarkMissed" data-ref-filename="llvm..MachineOptimizationRemarkMissed">MachineOptimizationRemarkMissed</a> &amp;<dfn class="local col2 decl" id="3642R" title='R' data-type='llvm::MachineOptimizationRemarkMissed &amp;' data-ref="3642R" data-ref-filename="3642R">R</dfn>);</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterEPKcNS_9StringRefERKNS_12MachineInstrE" title='llvm::reportGISelFailure' data-ref="_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterEPKcNS_9StringRefERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm18reportGISelFailureERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterEPKcNS_9StringRefERKNS_12MachineInstrE">reportGISelFailure</dfn>(<a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="3643MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3643MF" data-ref-filename="3643MF">MF</dfn>, <em>const</em> <a class="type" href="#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig" data-ref-filename="llvm..TargetPassConfig">TargetPassConfig</a> &amp;<dfn class="local col4 decl" id="3644TPC" title='TPC' data-type='const llvm::TargetPassConfig &amp;' data-ref="3644TPC" data-ref-filename="3644TPC">TPC</dfn>,</td></tr>
<tr><th id="117">117</th><td>                        <a class="type" href="#llvm::MachineOptimizationRemarkEmitter" title='llvm::MachineOptimizationRemarkEmitter' data-ref="llvm::MachineOptimizationRemarkEmitter" data-ref-filename="llvm..MachineOptimizationRemarkEmitter">MachineOptimizationRemarkEmitter</a> &amp;<dfn class="local col5 decl" id="3645MORE" title='MORE' data-type='llvm::MachineOptimizationRemarkEmitter &amp;' data-ref="3645MORE" data-ref-filename="3645MORE">MORE</dfn>,</td></tr>
<tr><th id="118">118</th><td>                        <em>const</em> <em>char</em> *<dfn class="local col6 decl" id="3646PassName" title='PassName' data-type='const char *' data-ref="3646PassName" data-ref-filename="3646PassName">PassName</dfn>, <a class="type" href="../../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col7 decl" id="3647Msg" title='Msg' data-type='llvm::StringRef' data-ref="3647Msg" data-ref-filename="3647Msg">Msg</dfn>,</td></tr>
<tr><th id="119">119</th><td>                        <em>const</em> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3648MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3648MI" data-ref-filename="3648MI">MI</dfn>);</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i class="doc">/// Report an ISel warning as a missed optimization remark to the LLVMContext's</i></td></tr>
<tr><th id="122">122</th><td><i class="doc">/// diagnostic stream.</i></td></tr>
<tr><th id="123">123</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm18reportGISelWarningERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterERNS_31MachineOptimizationRemarkMissedE" title='llvm::reportGISelWarning' data-ref="_ZN4llvm18reportGISelWarningERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterERNS_31MachineOptimizationRemarkMissedE" data-ref-filename="_ZN4llvm18reportGISelWarningERNS_15MachineFunctionERKNS_16TargetPassConfigERNS_32MachineOptimizationRemarkEmitterERNS_31MachineOptimizationRemarkMissedE">reportGISelWarning</dfn>(<a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="3649MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3649MF" data-ref-filename="3649MF">MF</dfn>, <em>const</em> <a class="type" href="#llvm::TargetPassConfig" title='llvm::TargetPassConfig' data-ref="llvm::TargetPassConfig" data-ref-filename="llvm..TargetPassConfig">TargetPassConfig</a> &amp;<dfn class="local col0 decl" id="3650TPC" title='TPC' data-type='const llvm::TargetPassConfig &amp;' data-ref="3650TPC" data-ref-filename="3650TPC">TPC</dfn>,</td></tr>
<tr><th id="124">124</th><td>                        <a class="type" href="#llvm::MachineOptimizationRemarkEmitter" title='llvm::MachineOptimizationRemarkEmitter' data-ref="llvm::MachineOptimizationRemarkEmitter" data-ref-filename="llvm..MachineOptimizationRemarkEmitter">MachineOptimizationRemarkEmitter</a> &amp;<dfn class="local col1 decl" id="3651MORE" title='MORE' data-type='llvm::MachineOptimizationRemarkEmitter &amp;' data-ref="3651MORE" data-ref-filename="3651MORE">MORE</dfn>,</td></tr>
<tr><th id="125">125</th><td>                        <a class="type" href="#llvm::MachineOptimizationRemarkMissed" title='llvm::MachineOptimizationRemarkMissed' data-ref="llvm::MachineOptimizationRemarkMissed" data-ref-filename="llvm..MachineOptimizationRemarkMissed">MachineOptimizationRemarkMissed</a> &amp;<dfn class="local col2 decl" id="3652R" title='R' data-type='llvm::MachineOptimizationRemarkMissed &amp;' data-ref="3652R" data-ref-filename="3652R">R</dfn>);</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i class="doc">/// If<span class="command"> \p</span> <span class="arg">VReg</span> is defined by a G_CONSTANT, return the corresponding value.</i></td></tr>
<tr><th id="128">128</th><td><a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a>&gt; <dfn class="decl fn" id="_ZN4llvm18getConstantVRegValENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegVal' data-ref="_ZN4llvm18getConstantVRegValENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm18getConstantVRegValENS_8RegisterERKNS_19MachineRegisterInfoE">getConstantVRegVal</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="3653VReg" title='VReg' data-type='llvm::Register' data-ref="3653VReg" data-ref-filename="3653VReg">VReg</dfn>,</td></tr>
<tr><th id="129">129</th><td>                                   <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="3654MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3654MRI" data-ref-filename="3654MRI">MRI</dfn>);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i class="doc">/// If<span class="command"> \p</span> <span class="arg">VReg</span> is defined by a G_CONSTANT fits in int64_t</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">/// returns it.</i></td></tr>
<tr><th id="133">133</th><td><a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="decl fn" id="_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getConstantVRegSExtVal' data-ref="_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm22getConstantVRegSExtValENS_8RegisterERKNS_19MachineRegisterInfoE">getConstantVRegSExtVal</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="3655VReg" title='VReg' data-type='llvm::Register' data-ref="3655VReg" data-ref-filename="3655VReg">VReg</dfn>,</td></tr>
<tr><th id="134">134</th><td>                                         <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="3656MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3656MRI" data-ref-filename="3656MRI">MRI</dfn>);</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i class="doc">/// Simple struct used to hold a constant integer value and a virtual</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">/// register.</i></td></tr>
<tr><th id="138">138</th><td><b>struct</b> <dfn class="type def" id="llvm::ValueAndVReg" title='llvm::ValueAndVReg' data-ref="llvm::ValueAndVReg" data-ref-filename="llvm..ValueAndVReg">ValueAndVReg</dfn> {</td></tr>
<tr><th id="139">139</th><td>  <a class="type" href="../../ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="decl field" id="llvm::ValueAndVReg::Value" title='llvm::ValueAndVReg::Value' data-ref="llvm::ValueAndVReg::Value" data-ref-filename="llvm..ValueAndVReg..Value">Value</dfn>;</td></tr>
<tr><th id="140">140</th><td>  <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl field" id="llvm::ValueAndVReg::VReg" title='llvm::ValueAndVReg::VReg' data-ref="llvm::ValueAndVReg::VReg" data-ref-filename="llvm..ValueAndVReg..VReg">VReg</dfn>;</td></tr>
<tr><th id="141">141</th><td>};</td></tr>
<tr><th id="142">142</th><td><i class="doc">/// If<span class="command"> \p</span> <span class="arg">VReg</span> is defined by a statically evaluable chain of</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">/// instructions rooted on a G_F/CONSTANT <span class="command">(\p</span> <span class="arg">LookThroughInstrs</span> == true)</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">/// and that constant fits in int64_t, returns its value as well as the</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">/// virtual register defined by this G_F/CONSTANT.</i></td></tr>
<tr><th id="146">146</th><td><i class="doc">/// When<span class="command"> \p</span> <span class="arg">LookThroughInstrs</span> == false this function behaves like</i></td></tr>
<tr><th id="147">147</th><td><i class="doc">/// getConstantVRegVal.</i></td></tr>
<tr><th id="148">148</th><td><i class="doc">/// When<span class="command"> \p</span> <span class="arg">HandleFConstants</span> == false the function bails on G_FCONSTANTs.</i></td></tr>
<tr><th id="149">149</th><td><i class="doc">/// When<span class="command"> \p</span> <span class="arg">LookThroughAnyExt</span> == true the function treats G_ANYEXT same as</i></td></tr>
<tr><th id="150">150</th><td><i class="doc">/// G_SEXT.</i></td></tr>
<tr><th id="151">151</th><td><a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::ValueAndVReg" title='llvm::ValueAndVReg' data-ref="llvm::ValueAndVReg" data-ref-filename="llvm..ValueAndVReg">ValueAndVReg</a>&gt;</td></tr>
<tr><th id="152">152</th><td><dfn class="decl fn" id="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" title='llvm::getConstantVRegValWithLookThrough' data-ref="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb" data-ref-filename="_ZN4llvm33getConstantVRegValWithLookThroughENS_8RegisterERKNS_19MachineRegisterInfoEbbb">getConstantVRegValWithLookThrough</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="3657VReg" title='VReg' data-type='llvm::Register' data-ref="3657VReg" data-ref-filename="3657VReg">VReg</dfn>, <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="3658MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3658MRI" data-ref-filename="3658MRI">MRI</dfn>,</td></tr>
<tr><th id="153">153</th><td>                                  <em>bool</em> <dfn class="local col9 decl" id="3659LookThroughInstrs" title='LookThroughInstrs' data-type='bool' data-ref="3659LookThroughInstrs" data-ref-filename="3659LookThroughInstrs">LookThroughInstrs</dfn> = <b>true</b>,</td></tr>
<tr><th id="154">154</th><td>                                  <em>bool</em> <dfn class="local col0 decl" id="3660HandleFConstants" title='HandleFConstants' data-type='bool' data-ref="3660HandleFConstants" data-ref-filename="3660HandleFConstants">HandleFConstants</dfn> = <b>true</b>,</td></tr>
<tr><th id="155">155</th><td>                                  <em>bool</em> <dfn class="local col1 decl" id="3661LookThroughAnyExt" title='LookThroughAnyExt' data-type='bool' data-ref="3661LookThroughAnyExt" data-ref-filename="3661LookThroughAnyExt">LookThroughAnyExt</dfn> = <b>false</b>);</td></tr>
<tr><th id="156">156</th><td><em>const</em> <a class="type" href="../../IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a>* <dfn class="decl fn" id="_ZN4llvm20getConstantFPVRegValENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getConstantFPVRegVal' data-ref="_ZN4llvm20getConstantFPVRegValENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getConstantFPVRegValENS_8RegisterERKNS_19MachineRegisterInfoE">getConstantFPVRegVal</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="3662VReg" title='VReg' data-type='llvm::Register' data-ref="3662VReg" data-ref-filename="3662VReg">VReg</dfn>,</td></tr>
<tr><th id="157">157</th><td>                                       <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="3663MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3663MRI" data-ref-filename="3663MRI">MRI</dfn>);</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i class="doc">/// See if Reg is defined by an single def instruction that is</i></td></tr>
<tr><th id="160">160</th><td><i class="doc">/// Opcode. Also try to do trivial folding if it's a COPY with</i></td></tr>
<tr><th id="161">161</th><td><i class="doc">/// same types. Returns null otherwise.</i></td></tr>
<tr><th id="162">162</th><td><a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getOpcodeDef' data-ref="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm12getOpcodeDefEjNS_8RegisterERKNS_19MachineRegisterInfoE">getOpcodeDef</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="3664Opcode" title='Opcode' data-type='unsigned int' data-ref="3664Opcode" data-ref-filename="3664Opcode">Opcode</dfn>, <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="3665Reg" title='Reg' data-type='llvm::Register' data-ref="3665Reg" data-ref-filename="3665Reg">Reg</dfn>,</td></tr>
<tr><th id="163">163</th><td>                           <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col6 decl" id="3666MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3666MRI" data-ref-filename="3666MRI">MRI</dfn>);</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><i class="doc">/// Simple struct used to hold a Register value and the instruction which</i></td></tr>
<tr><th id="166">166</th><td><i class="doc">/// defines it.</i></td></tr>
<tr><th id="167">167</th><td><b>struct</b> <dfn class="type def" id="llvm::DefinitionAndSourceRegister" title='llvm::DefinitionAndSourceRegister' data-ref="llvm::DefinitionAndSourceRegister" data-ref-filename="llvm..DefinitionAndSourceRegister">DefinitionAndSourceRegister</dfn> {</td></tr>
<tr><th id="168">168</th><td>  <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl field" id="llvm::DefinitionAndSourceRegister::MI" title='llvm::DefinitionAndSourceRegister::MI' data-ref="llvm::DefinitionAndSourceRegister::MI" data-ref-filename="llvm..DefinitionAndSourceRegister..MI">MI</dfn>;</td></tr>
<tr><th id="169">169</th><td>  <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl field" id="llvm::DefinitionAndSourceRegister::Reg" title='llvm::DefinitionAndSourceRegister::Reg' data-ref="llvm::DefinitionAndSourceRegister::Reg" data-ref-filename="llvm..DefinitionAndSourceRegister..Reg">Reg</dfn>;</td></tr>
<tr><th id="170">170</th><td>};</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td><i class="doc">/// Find the def instruction for<span class="command"> \p</span> <span class="arg">Reg,</span> and underlying value Register folding</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">/// away any copies.</i></td></tr>
<tr><th id="174">174</th><td><a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="#llvm::DefinitionAndSourceRegister" title='llvm::DefinitionAndSourceRegister' data-ref="llvm::DefinitionAndSourceRegister" data-ref-filename="llvm..DefinitionAndSourceRegister">DefinitionAndSourceRegister</a>&gt;</td></tr>
<tr><th id="175">175</th><td><dfn class="decl fn" id="_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefSrcRegIgnoringCopies' data-ref="_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm26getDefSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefSrcRegIgnoringCopies</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="3667Reg" title='Reg' data-type='llvm::Register' data-ref="3667Reg" data-ref-filename="3667Reg">Reg</dfn>, <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="3668MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3668MRI" data-ref-filename="3668MRI">MRI</dfn>);</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><i class="doc">/// Find the def instruction for<span class="command"> \p</span> <span class="arg">Reg,</span> folding away any trivial copies. May</i></td></tr>
<tr><th id="178">178</th><td><i class="doc">/// return nullptr if<span class="command"> \p</span> <span class="arg">Reg</span> is not a generic virtual register.</i></td></tr>
<tr><th id="179">179</th><td><a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="decl fn" id="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getDefIgnoringCopies' data-ref="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20getDefIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getDefIgnoringCopies</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="3669Reg" title='Reg' data-type='llvm::Register' data-ref="3669Reg" data-ref-filename="3669Reg">Reg</dfn>,</td></tr>
<tr><th id="180">180</th><td>                                   <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="3670MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3670MRI" data-ref-filename="3670MRI">MRI</dfn>);</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><i class="doc">/// Find the source register for<span class="command"> \p</span> <span class="arg">Reg,</span> folding away any trivial copies. It</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">/// will be an output register of the instruction that getDefIgnoringCopies</i></td></tr>
<tr><th id="184">184</th><td><i class="doc">/// returns. May return an invalid register if<span class="command"> \p</span> <span class="arg">Reg</span> is not a generic virtual</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">/// register.</i></td></tr>
<tr><th id="186">186</th><td><a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZN4llvm23getSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::getSrcRegIgnoringCopies' data-ref="_ZN4llvm23getSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm23getSrcRegIgnoringCopiesENS_8RegisterERKNS_19MachineRegisterInfoE">getSrcRegIgnoringCopies</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="3671Reg" title='Reg' data-type='llvm::Register' data-ref="3671Reg" data-ref-filename="3671Reg">Reg</dfn>,</td></tr>
<tr><th id="187">187</th><td>                                 <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="3672MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3672MRI" data-ref-filename="3672MRI">MRI</dfn>);</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td><i class="doc">/// Returns an APFloat from Val converted to the appropriate size.</i></td></tr>
<tr><th id="190">190</th><td><a class="type" href="../../ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a> <dfn class="decl fn" id="_ZN4llvm18getAPFloatFromSizeEdj" title='llvm::getAPFloatFromSize' data-ref="_ZN4llvm18getAPFloatFromSizeEdj" data-ref-filename="_ZN4llvm18getAPFloatFromSizeEdj">getAPFloatFromSize</dfn>(<em>double</em> <dfn class="local col3 decl" id="3673Val" title='Val' data-type='double' data-ref="3673Val" data-ref-filename="3673Val">Val</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="3674Size" title='Size' data-type='unsigned int' data-ref="3674Size" data-ref-filename="3674Size">Size</dfn>);</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td><i class="doc">/// Modify analysis usage so it preserves passes required for the SelectionDAG</i></td></tr>
<tr><th id="193">193</th><td><i class="doc">/// fallback.</i></td></tr>
<tr><th id="194">194</th><td><em>void</em> <dfn class="decl fn" id="_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE" title='llvm::getSelectionDAGFallbackAnalysisUsage' data-ref="_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZN4llvm36getSelectionDAGFallbackAnalysisUsageERNS_13AnalysisUsageE">getSelectionDAGFallbackAnalysisUsage</dfn>(<a class="type" href="../../PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col5 decl" id="3675AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="3675AU" data-ref-filename="3675AU">AU</dfn>);</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td><a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a>&gt; <dfn class="decl fn" id="_ZN4llvm17ConstantFoldBinOpEjNS_8RegisterES0_RKNS_19MachineRegisterInfoE" title='llvm::ConstantFoldBinOp' data-ref="_ZN4llvm17ConstantFoldBinOpEjNS_8RegisterES0_RKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm17ConstantFoldBinOpEjNS_8RegisterES0_RKNS_19MachineRegisterInfoE">ConstantFoldBinOp</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="3676Opcode" title='Opcode' data-type='unsigned int' data-ref="3676Opcode" data-ref-filename="3676Opcode">Opcode</dfn>, <em>const</em> <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="3677Op1" title='Op1' data-type='const llvm::Register' data-ref="3677Op1" data-ref-filename="3677Op1">Op1</dfn>,</td></tr>
<tr><th id="197">197</th><td>                                  <em>const</em> <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="3678Op2" title='Op2' data-type='const llvm::Register' data-ref="3678Op2" data-ref-filename="3678Op2">Op2</dfn>,</td></tr>
<tr><th id="198">198</th><td>                                  <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="3679MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3679MRI" data-ref-filename="3679MRI">MRI</dfn>);</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="type" href="../../ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a>&gt; <dfn class="decl fn" id="_ZN4llvm17ConstantFoldExtOpEjNS_8RegisterEmRKNS_19MachineRegisterInfoE" title='llvm::ConstantFoldExtOp' data-ref="_ZN4llvm17ConstantFoldExtOpEjNS_8RegisterEmRKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm17ConstantFoldExtOpEjNS_8RegisterEmRKNS_19MachineRegisterInfoE">ConstantFoldExtOp</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="3680Opcode" title='Opcode' data-type='unsigned int' data-ref="3680Opcode" data-ref-filename="3680Opcode">Opcode</dfn>, <em>const</em> <a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="3681Op1" title='Op1' data-type='const llvm::Register' data-ref="3681Op1" data-ref-filename="3681Op1">Op1</dfn>,</td></tr>
<tr><th id="201">201</th><td>                                  <a class="typedef" href="../../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="3682Imm" title='Imm' data-type='uint64_t' data-ref="3682Imm" data-ref-filename="3682Imm">Imm</dfn>, <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="3683MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3683MRI" data-ref-filename="3683MRI">MRI</dfn>);</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><i class="doc">/// Test if the given value is known to have exactly one bit set. This differs</i></td></tr>
<tr><th id="204">204</th><td><i class="doc">/// from computeKnownBits in that it doesn't necessarily determine which bit is</i></td></tr>
<tr><th id="205">205</th><td><i class="doc">/// set.</i></td></tr>
<tr><th id="206">206</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm22isKnownToBeAPowerOfTwoENS_8RegisterERKNS_19MachineRegisterInfoEPNS_14GISelKnownBitsE" title='llvm::isKnownToBeAPowerOfTwo' data-ref="_ZN4llvm22isKnownToBeAPowerOfTwoENS_8RegisterERKNS_19MachineRegisterInfoEPNS_14GISelKnownBitsE" data-ref-filename="_ZN4llvm22isKnownToBeAPowerOfTwoENS_8RegisterERKNS_19MachineRegisterInfoEPNS_14GISelKnownBitsE">isKnownToBeAPowerOfTwo</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="3684Val" title='Val' data-type='llvm::Register' data-ref="3684Val" data-ref-filename="3684Val">Val</dfn>, <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="3685MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3685MRI" data-ref-filename="3685MRI">MRI</dfn>,</td></tr>
<tr><th id="207">207</th><td>                            <a class="type" href="../TargetLowering.h.html#llvm::GISelKnownBits" title='llvm::GISelKnownBits' data-ref="llvm::GISelKnownBits" data-ref-filename="llvm..GISelKnownBits">GISelKnownBits</a> *<dfn class="local col6 decl" id="3686KnownBits" title='KnownBits' data-type='llvm::GISelKnownBits *' data-ref="3686KnownBits" data-ref-filename="3686KnownBits">KnownBits</dfn> = <b>nullptr</b>);</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td><i class="doc">/// Returns true if<span class="command"> \p</span> <span class="arg">Val</span> can be assumed to never be a NaN. If<span class="command"> \p</span> <span class="arg">SNaN</span> is true,</i></td></tr>
<tr><th id="210">210</th><td><i class="doc">/// this returns if<span class="command"> \p</span> <span class="arg">Val</span> can be assumed to never be a signaling NaN.</i></td></tr>
<tr><th id="211">211</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm15isKnownNeverNaNENS_8RegisterERKNS_19MachineRegisterInfoEb" title='llvm::isKnownNeverNaN' data-ref="_ZN4llvm15isKnownNeverNaNENS_8RegisterERKNS_19MachineRegisterInfoEb" data-ref-filename="_ZN4llvm15isKnownNeverNaNENS_8RegisterERKNS_19MachineRegisterInfoEb">isKnownNeverNaN</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="3687Val" title='Val' data-type='llvm::Register' data-ref="3687Val" data-ref-filename="3687Val">Val</dfn>, <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="3688MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3688MRI" data-ref-filename="3688MRI">MRI</dfn>,</td></tr>
<tr><th id="212">212</th><td>                     <em>bool</em> <dfn class="local col9 decl" id="3689SNaN" title='SNaN' data-type='bool' data-ref="3689SNaN" data-ref-filename="3689SNaN">SNaN</dfn> = <b>false</b>);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i class="doc">/// Returns true if<span class="command"> \p</span> <span class="arg">Val</span> can be assumed to never be a signaling NaN.</i></td></tr>
<tr><th id="215">215</th><td><b>inline</b> <em>bool</em> <dfn class="decl def fn" id="_ZN4llvm16isKnownNeverSNaNENS_8RegisterERKNS_19MachineRegisterInfoE" title='llvm::isKnownNeverSNaN' data-ref="_ZN4llvm16isKnownNeverSNaNENS_8RegisterERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm16isKnownNeverSNaNENS_8RegisterERKNS_19MachineRegisterInfoE">isKnownNeverSNaN</dfn>(<a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="3690Val" title='Val' data-type='llvm::Register' data-ref="3690Val" data-ref-filename="3690Val">Val</dfn>, <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col1 decl" id="3691MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3691MRI" data-ref-filename="3691MRI">MRI</dfn>) {</td></tr>
<tr><th id="216">216</th><td>  <b>return</b> <a class="ref fn" href="#_ZN4llvm15isKnownNeverNaNENS_8RegisterERKNS_19MachineRegisterInfoEb" title='llvm::isKnownNeverNaN' data-ref="_ZN4llvm15isKnownNeverNaNENS_8RegisterERKNS_19MachineRegisterInfoEb" data-ref-filename="_ZN4llvm15isKnownNeverNaNENS_8RegisterERKNS_19MachineRegisterInfoEb">isKnownNeverNaN</a>(<a class="ref fn fake" href="../Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#3690Val" title='Val' data-ref="3690Val" data-ref-filename="3690Val">Val</a>, <a class="local col1 ref" href="#3691MRI" title='MRI' data-ref="3691MRI" data-ref-filename="3691MRI">MRI</a>, <b>true</b>);</td></tr>
<tr><th id="217">217</th><td>}</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><a class="type" href="../../Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="decl fn" id="_ZN4llvm21inferAlignFromPtrInfoERNS_15MachineFunctionERKNS_18MachinePointerInfoE" title='llvm::inferAlignFromPtrInfo' data-ref="_ZN4llvm21inferAlignFromPtrInfoERNS_15MachineFunctionERKNS_18MachinePointerInfoE" data-ref-filename="_ZN4llvm21inferAlignFromPtrInfoERNS_15MachineFunctionERKNS_18MachinePointerInfoE">inferAlignFromPtrInfo</dfn>(<a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="3692MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3692MF" data-ref-filename="3692MF">MF</dfn>, <em>const</em> <a class="type" href="../MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a> &amp;<dfn class="local col3 decl" id="3693MPO" title='MPO' data-type='const llvm::MachinePointerInfo &amp;' data-ref="3693MPO" data-ref-filename="3693MPO">MPO</dfn>);</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td><i class="doc">/// Return a virtual register corresponding to the incoming argument register<span class="command"> \p</span></i></td></tr>
<tr><th id="222">222</th><td><i class="doc">/// <span class="arg">PhysReg.</span> This register is expected to have class<span class="command"> \p</span> <span class="arg">RC,</span> and optional type<span class="command"> \p</span></i></td></tr>
<tr><th id="223">223</th><td><i class="doc">/// <span class="arg">RegTy.</span> This assumes all references to the register will use the same type.</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">///</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">/// If there is an existing live-in argument register, it will be returned.</i></td></tr>
<tr><th id="226">226</th><td><i class="doc">/// This will also ensure there is a valid copy</i></td></tr>
<tr><th id="227">227</th><td><a class="type" href="../Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="decl fn" id="_ZN4llvm24getFunctionLiveInPhysRegERNS_15MachineFunctionERKNS_15TargetInstrInfoENS_10MCRegisterERKNS_19TargetRegisterClassENS_3LLTE" title='llvm::getFunctionLiveInPhysReg' data-ref="_ZN4llvm24getFunctionLiveInPhysRegERNS_15MachineFunctionERKNS_15TargetInstrInfoENS_10MCRegisterERKNS_19TargetRegisterClassENS_3LLTE" data-ref-filename="_ZN4llvm24getFunctionLiveInPhysRegERNS_15MachineFunctionERKNS_15TargetInstrInfoENS_10MCRegisterERKNS_19TargetRegisterClassENS_3LLTE">getFunctionLiveInPhysReg</dfn>(<a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="3694MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="3694MF" data-ref-filename="3694MF">MF</dfn>, <em>const</em> <a class="type" href="../TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col5 decl" id="3695TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="3695TII" data-ref-filename="3695TII">TII</dfn>,</td></tr>
<tr><th id="228">228</th><td>                                  <a class="type" href="../../MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col6 decl" id="3696PhysReg" title='PhysReg' data-type='llvm::MCRegister' data-ref="3696PhysReg" data-ref-filename="3696PhysReg">PhysReg</dfn>,</td></tr>
<tr><th id="229">229</th><td>                                  <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col7 decl" id="3697RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="3697RC" data-ref-filename="3697RC">RC</dfn>,</td></tr>
<tr><th id="230">230</th><td>                                  <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col8 decl" id="3698RegTy" title='RegTy' data-type='llvm::LLT' data-ref="3698RegTy" data-ref-filename="3698RegTy">RegTy</dfn> = <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a><a class="ref fn" href="../../Support/LowLevelTypeImpl.h.html#_ZN4llvm3LLTC1Ev" title='llvm::LLT::LLT' data-ref="_ZN4llvm3LLTC1Ev" data-ref-filename="_ZN4llvm3LLTC1Ev">(</a>));</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><i class="doc">/// Return the least common multiple type of<span class="command"> \p</span> <span class="arg">OrigTy</span> and<span class="command"> \p</span> <span class="arg">TargetTy,</span> by changing the</i></td></tr>
<tr><th id="233">233</th><td><i class="doc">/// number of vector elements or scalar bitwidth. The intent is a</i></td></tr>
<tr><th id="234">234</th><td><i class="doc">/// G_MERGE_VALUES, G_BUILD_VECTOR, or G_CONCAT_VECTORS can be constructed from</i></td></tr>
<tr><th id="235">235</th><td><i class="doc">///<span class="command"> \p</span> <span class="arg">OrigTy</span> elements, and unmerged into<span class="command"> \p</span> <span class="arg">TargetTy</span></i></td></tr>
<tr><th id="236">236</th><td><a class="macro" href="../../Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="237">237</th><td><a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="decl fn" id="_ZN4llvm10getLCMTypeENS_3LLTES0_" title='llvm::getLCMType' data-ref="_ZN4llvm10getLCMTypeENS_3LLTES0_" data-ref-filename="_ZN4llvm10getLCMTypeENS_3LLTES0_">getLCMType</dfn>(<a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col9 decl" id="3699OrigTy" title='OrigTy' data-type='llvm::LLT' data-ref="3699OrigTy" data-ref-filename="3699OrigTy">OrigTy</dfn>, <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col0 decl" id="3700TargetTy" title='TargetTy' data-type='llvm::LLT' data-ref="3700TargetTy" data-ref-filename="3700TargetTy">TargetTy</dfn>);</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><i class="doc">/// Return a type where the total size is the greatest common divisor of<span class="command"> \p</span></i></td></tr>
<tr><th id="240">240</th><td><i class="doc">/// <span class="arg">OrigTy</span> and<span class="command"> \p</span> <span class="arg">TargetTy.</span> This will try to either change the number of vector</i></td></tr>
<tr><th id="241">241</th><td><i class="doc">/// elements, or bitwidth of scalars. The intent is the result type can be used</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">/// as the result of a G_UNMERGE_VALUES from<span class="command"> \p</span> <span class="arg">OrigTy,</span> and then some</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">/// combination of G_MERGE_VALUES, G_BUILD_VECTOR and G_CONCAT_VECTORS (possibly</i></td></tr>
<tr><th id="244">244</th><td><i class="doc">/// with intermediate casts) can re-form<span class="command"> \p</span> <span class="arg">TargetTy.</span></i></td></tr>
<tr><th id="245">245</th><td><i class="doc">///</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">/// If these are vectors with different element types, this will try to produce</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">/// a vector with a compatible total size, but the element type of<span class="command"> \p</span> <span class="arg">OrigTy.</span> If</i></td></tr>
<tr><th id="248">248</th><td><i class="doc">/// this can't be satisfied, this will produce a scalar smaller than the</i></td></tr>
<tr><th id="249">249</th><td><i class="doc">/// original vector elements.</i></td></tr>
<tr><th id="250">250</th><td><i class="doc">///</i></td></tr>
<tr><th id="251">251</th><td><i class="doc">/// In the worst case, this returns LLT::scalar(1)</i></td></tr>
<tr><th id="252">252</th><td><a class="macro" href="../../Support/Compiler.h.html#202" title="__attribute__((__const__))" data-ref="_M/LLVM_READNONE">LLVM_READNONE</a></td></tr>
<tr><th id="253">253</th><td><a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="decl fn" id="_ZN4llvm10getGCDTypeENS_3LLTES0_" title='llvm::getGCDType' data-ref="_ZN4llvm10getGCDTypeENS_3LLTES0_" data-ref-filename="_ZN4llvm10getGCDTypeENS_3LLTES0_">getGCDType</dfn>(<a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col1 decl" id="3701OrigTy" title='OrigTy' data-type='llvm::LLT' data-ref="3701OrigTy" data-ref-filename="3701OrigTy">OrigTy</dfn>, <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT" data-ref-filename="llvm..LLT">LLT</a> <dfn class="local col2 decl" id="3702TargetTy" title='TargetTy' data-type='llvm::LLT' data-ref="3702TargetTy" data-ref-filename="3702TargetTy">TargetTy</dfn>);</td></tr>
<tr><th id="254">254</th><td></td></tr>
<tr><th id="255">255</th><td><i class="doc">/// <span class="command">\returns</span> The splat index of a G_SHUFFLE_VECTOR<span class="command"> \p</span> <span class="arg">MI</span> when<span class="command"> \p</span> <span class="arg">MI</span> is a splat.</i></td></tr>
<tr><th id="256">256</th><td><i class="doc">/// If<span class="command"> \p</span> <span class="arg">MI</span> is not a splat, returns None.</i></td></tr>
<tr><th id="257">257</th><td><a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>int</em>&gt; <dfn class="decl fn" id="_ZN4llvm13getSplatIndexERNS_12MachineInstrE" title='llvm::getSplatIndex' data-ref="_ZN4llvm13getSplatIndexERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13getSplatIndexERNS_12MachineInstrE">getSplatIndex</dfn>(<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3703MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3703MI" data-ref-filename="3703MI">MI</dfn>);</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td><i class="doc">/// Returns a scalar constant of a G_BUILD_VECTOR splat if it exists.</i></td></tr>
<tr><th id="260">260</th><td><a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a>&gt; <dfn class="decl fn" id="_ZN4llvm27getBuildVectorConstantSplatERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::getBuildVectorConstantSplat' data-ref="_ZN4llvm27getBuildVectorConstantSplatERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm27getBuildVectorConstantSplatERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">getBuildVectorConstantSplat</dfn>(<em>const</em> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="3704MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3704MI" data-ref-filename="3704MI">MI</dfn>,</td></tr>
<tr><th id="261">261</th><td>                                              <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="3705MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3705MRI" data-ref-filename="3705MRI">MRI</dfn>);</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><i class="doc">/// Return true if the specified instruction is a G_BUILD_VECTOR or</i></td></tr>
<tr><th id="264">264</th><td><i class="doc">/// G_BUILD_VECTOR_TRUNC where all of the elements are 0 or undef.</i></td></tr>
<tr><th id="265">265</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm21isBuildVectorAllZerosERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::isBuildVectorAllZeros' data-ref="_ZN4llvm21isBuildVectorAllZerosERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm21isBuildVectorAllZerosERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">isBuildVectorAllZeros</dfn>(<em>const</em> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="3706MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3706MI" data-ref-filename="3706MI">MI</dfn>,</td></tr>
<tr><th id="266">266</th><td>                           <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="3707MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3707MRI" data-ref-filename="3707MRI">MRI</dfn>);</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><i class="doc">/// Return true if the specified instruction is a G_BUILD_VECTOR or</i></td></tr>
<tr><th id="269">269</th><td><i class="doc">/// G_BUILD_VECTOR_TRUNC where all of the elements are ~0 or undef.</i></td></tr>
<tr><th id="270">270</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm20isBuildVectorAllOnesERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" title='llvm::isBuildVectorAllOnes' data-ref="_ZN4llvm20isBuildVectorAllOnesERKNS_12MachineInstrERKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm20isBuildVectorAllOnesERKNS_12MachineInstrERKNS_19MachineRegisterInfoE">isBuildVectorAllOnes</dfn>(<em>const</em> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="3708MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="3708MI" data-ref-filename="3708MI">MI</dfn>,</td></tr>
<tr><th id="271">271</th><td>                          <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col9 decl" id="3709MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="3709MRI" data-ref-filename="3709MRI">MRI</dfn>);</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><i class="doc">/// Returns true if given the TargetLowering's boolean contents information,</i></td></tr>
<tr><th id="274">274</th><td><i class="doc">/// the value<span class="command"> \p</span> <span class="arg">Val</span> contains a true value.</i></td></tr>
<tr><th id="275">275</th><td><em>bool</em> <dfn class="decl fn" id="_ZN4llvm14isConstTrueValERKNS_14TargetLoweringElbb" title='llvm::isConstTrueVal' data-ref="_ZN4llvm14isConstTrueValERKNS_14TargetLoweringElbb" data-ref-filename="_ZN4llvm14isConstTrueValERKNS_14TargetLoweringElbb">isConstTrueVal</dfn>(<em>const</em> <a class="type" href="../TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a> &amp;<dfn class="local col0 decl" id="3710TLI" title='TLI' data-type='const llvm::TargetLowering &amp;' data-ref="3710TLI" data-ref-filename="3710TLI">TLI</dfn>, <a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="3711Val" title='Val' data-type='int64_t' data-ref="3711Val" data-ref-filename="3711Val">Val</dfn>, <em>bool</em> <dfn class="local col2 decl" id="3712IsVector" title='IsVector' data-type='bool' data-ref="3712IsVector" data-ref-filename="3712IsVector">IsVector</dfn>,</td></tr>
<tr><th id="276">276</th><td>                    <em>bool</em> <dfn class="local col3 decl" id="3713IsFP" title='IsFP' data-type='bool' data-ref="3713IsFP" data-ref-filename="3713IsFP">IsFP</dfn>);</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><i class="doc">/// Returns an integer representing true, as defined by the</i></td></tr>
<tr><th id="279">279</th><td><i class="doc">/// TargetBooleanContents.</i></td></tr>
<tr><th id="280">280</th><td><a class="typedef" href="../../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="decl fn" id="_ZN4llvm14getICmpTrueValERKNS_14TargetLoweringEbb" title='llvm::getICmpTrueVal' data-ref="_ZN4llvm14getICmpTrueValERKNS_14TargetLoweringEbb" data-ref-filename="_ZN4llvm14getICmpTrueValERKNS_14TargetLoweringEbb">getICmpTrueVal</dfn>(<em>const</em> <a class="type" href="../TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a> &amp;<dfn class="local col4 decl" id="3714TLI" title='TLI' data-type='const llvm::TargetLowering &amp;' data-ref="3714TLI" data-ref-filename="3714TLI">TLI</dfn>, <em>bool</em> <dfn class="local col5 decl" id="3715IsVector" title='IsVector' data-type='bool' data-ref="3715IsVector" data-ref-filename="3715IsVector">IsVector</dfn>, <em>bool</em> <dfn class="local col6 decl" id="3716IsFP" title='IsFP' data-type='bool' data-ref="3716IsFP" data-ref-filename="3716IsFP">IsFP</dfn>);</td></tr>
<tr><th id="281">281</th><td>} <i>// End namespace llvm.</i></td></tr>
<tr><th id="282">282</th><td><u>#<span data-ppcond="14">endif</span></u></td></tr>
<tr><th id="283">283</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../lib/CodeGen/AggressiveAntiDepBreaker.cpp.html'>llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>