{
  "Top": "dut",
  "RtlTop": "dut",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "strm_in": {
      "index": "0",
      "type": {"dataType": "ap_fixed"}
    },
    "strm_out": {
      "index": "1",
      "type": {"dataType": "ap_fixed"}
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1126917",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "dut",
    "Version": "1.0",
    "DisplayName": "Dut",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/mlp.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dut_input_V.vhd",
      "impl\/vhdl\/dut_mac_muladd_12wdI.vhd",
      "impl\/vhdl\/dut_mac_muladd_16tde.vhd",
      "impl\/vhdl\/dut_mac_muladd_16udo.vhd",
      "impl\/vhdl\/dut_mac_muladd_16vdy.vhd",
      "impl\/vhdl\/dut_mac_muladd_17yd2.vhd",
      "impl\/vhdl\/dut_mul_mul_18ns_xdS.vhd",
      "impl\/vhdl\/mlp_monte_carlo.vhd",
      "impl\/vhdl\/mlp_monte_carlo_bbkb.vhd",
      "impl\/vhdl\/mlp_monte_carlo_bdEe.vhd",
      "impl\/vhdl\/mlp_monte_carlo_bfYi.vhd",
      "impl\/vhdl\/mlp_monte_carlo_bhbi.vhd",
      "impl\/vhdl\/mlp_monte_carlo_dlbW.vhd",
      "impl\/vhdl\/mlp_monte_carlo_dmb6.vhd",
      "impl\/vhdl\/mlp_monte_carlo_dncg.vhd",
      "impl\/vhdl\/mlp_monte_carlo_okbM.vhd",
      "impl\/vhdl\/mlp_monte_carlo_wcud.vhd",
      "impl\/vhdl\/mlp_monte_carlo_weOg.vhd",
      "impl\/vhdl\/mlp_monte_carlo_wg8j.vhd",
      "impl\/vhdl\/mlp_monte_carlo_wibs.vhd",
      "impl\/vhdl\/mlp_monte_carlo_wjbC.vhd",
      "impl\/vhdl\/relu_16_s.vhd",
      "impl\/vhdl\/dut.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dut_input_V.v",
      "impl\/verilog\/dut_mac_muladd_12wdI.v",
      "impl\/verilog\/dut_mac_muladd_16tde.v",
      "impl\/verilog\/dut_mac_muladd_16udo.v",
      "impl\/verilog\/dut_mac_muladd_16vdy.v",
      "impl\/verilog\/dut_mac_muladd_17yd2.v",
      "impl\/verilog\/dut_mul_mul_18ns_xdS.v",
      "impl\/verilog\/mlp_monte_carlo.v",
      "impl\/verilog\/mlp_monte_carlo_bbkb.v",
      "impl\/verilog\/mlp_monte_carlo_bbkb_rom.dat",
      "impl\/verilog\/mlp_monte_carlo_bdEe.v",
      "impl\/verilog\/mlp_monte_carlo_bdEe_rom.dat",
      "impl\/verilog\/mlp_monte_carlo_bfYi.v",
      "impl\/verilog\/mlp_monte_carlo_bfYi_rom.dat",
      "impl\/verilog\/mlp_monte_carlo_bhbi.v",
      "impl\/verilog\/mlp_monte_carlo_bhbi_rom.dat",
      "impl\/verilog\/mlp_monte_carlo_dlbW.v",
      "impl\/verilog\/mlp_monte_carlo_dmb6.v",
      "impl\/verilog\/mlp_monte_carlo_dncg.v",
      "impl\/verilog\/mlp_monte_carlo_okbM.v",
      "impl\/verilog\/mlp_monte_carlo_okbM_ram.dat",
      "impl\/verilog\/mlp_monte_carlo_wcud.v",
      "impl\/verilog\/mlp_monte_carlo_wcud_rom.dat",
      "impl\/verilog\/mlp_monte_carlo_weOg.v",
      "impl\/verilog\/mlp_monte_carlo_weOg_rom.dat",
      "impl\/verilog\/mlp_monte_carlo_wg8j.v",
      "impl\/verilog\/mlp_monte_carlo_wg8j_rom.dat",
      "impl\/verilog\/mlp_monte_carlo_wibs.v",
      "impl\/verilog\/mlp_monte_carlo_wibs_rom.dat",
      "impl\/verilog\/mlp_monte_carlo_wjbC.v",
      "impl\/verilog\/mlp_monte_carlo_wjbC_rom.dat",
      "impl\/verilog\/relu_16_s.v",
      "impl\/verilog\/dut.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/sjr275\/HLS-Final-Project\/ecelinux\/mlp.prj\/solution1\/.autopilot\/db\/dut.design.xml",
    "DebugDir": "\/home\/sjr275\/HLS-Final-Project\/ecelinux\/mlp.prj\/solution1\/.debug",
    "ProtoInst": ["\/home\/sjr275\/HLS-Final-Project\/ecelinux\/mlp.prj\/solution1\/.debug\/dut.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "strm_in_V_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "strm_out_V_V": {
      "type": "ap_fifo",
      "fifo_width": "16",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "real fixed signed 10",
          "Width": "16"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "strm_in_V_V_dout": {
      "dir": "in",
      "width": "16"
    },
    "strm_in_V_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "strm_in_V_V_read": {
      "dir": "out",
      "width": "1"
    },
    "strm_out_V_V_din": {
      "dir": "out",
      "width": "16"
    },
    "strm_out_V_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "strm_out_V_V_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "dut",
      "Instances": [{
          "ModuleName": "mlp_monte_carlo",
          "InstanceName": "grp_mlp_monte_carlo_fu_103",
          "Instances": [{
              "ModuleName": "relu_16_s",
              "InstanceName": "grp_relu_16_s_fu_818"
            }]
        }]
    },
    "Info": {
      "relu_16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "mlp_monte_carlo": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dut": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "relu_16_s": {
        "Latency": {
          "LatencyBest": "33",
          "LatencyAvg": "33",
          "LatencyWorst": "33",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.322"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "16",
            "Latency": "32",
            "PipelineII": "",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "17",
          "LUT": "71",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "mlp_monte_carlo": {
        "Latency": {
          "LatencyBest": "1126905",
          "LatencyAvg": "1126905",
          "LatencyWorst": "1126905",
          "PipelineII": "1126905",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.702"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "100",
            "Latency": "1126400",
            "PipelineII": "",
            "PipelineDepth": "11264",
            "Loops": [
              {
                "Name": "memset_mask0",
                "TripCount": "64",
                "Latency": "63",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "memset_mask1",
                "TripCount": "32",
                "Latency": "31",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "memset_mask2",
                "TripCount": "16",
                "Latency": "15",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "memset_mask3",
                "TripCount": "16",
                "Latency": "15",
                "PipelineII": "",
                "PipelineDepth": "1"
              },
              {
                "Name": "Loop 1.5",
                "TripCount": "64",
                "Latency": "1920",
                "PipelineII": "",
                "PipelineDepth": "30",
                "Loops": [{
                    "Name": "Loop 1.5.1",
                    "TripCount": "9",
                    "Latency": "27",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  }]
              },
              {
                "Name": "Loop 1.6",
                "TripCount": "64",
                "Latency": "128",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 1.7",
                "TripCount": "64",
                "Latency": "128",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 1.8",
                "TripCount": "32",
                "Latency": "6240",
                "PipelineII": "",
                "PipelineDepth": "195",
                "Loops": [{
                    "Name": "Loop 1.8.1",
                    "TripCount": "64",
                    "Latency": "192",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  }]
              },
              {
                "Name": "Loop 1.9",
                "TripCount": "32",
                "Latency": "64",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 1.10",
                "TripCount": "32",
                "Latency": "64",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 1.11",
                "TripCount": "16",
                "Latency": "1584",
                "PipelineII": "",
                "PipelineDepth": "99",
                "Loops": [{
                    "Name": "Loop 1.11.1",
                    "TripCount": "32",
                    "Latency": "96",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  }]
              },
              {
                "Name": "Loop 1.12",
                "TripCount": "16",
                "Latency": "32",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 1.13",
                "TripCount": "16",
                "Latency": "816",
                "PipelineII": "",
                "PipelineDepth": "51",
                "Loops": [{
                    "Name": "Loop 1.13.1",
                    "TripCount": "16",
                    "Latency": "48",
                    "PipelineII": "",
                    "PipelineDepth": "3"
                  }]
              },
              {
                "Name": "Loop 1.14",
                "TripCount": "16",
                "Latency": "32",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "Loop 1.15",
                "TripCount": "16",
                "Latency": "48",
                "PipelineII": "",
                "PipelineDepth": "3"
              }
            ]
          },
          {
            "Name": "Loop 2",
            "TripCount": "100",
            "Latency": "200",
            "PipelineII": "",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 3",
            "TripCount": "100",
            "Latency": "300",
            "PipelineII": "",
            "PipelineDepth": "3"
          }
        ],
        "Area": {
          "BRAM_18K": "9",
          "DSP48E": "8",
          "FF": "981",
          "LUT": "1770",
          "URAM": "0"
        }
      },
      "dut": {
        "Latency": {
          "LatencyBest": "1126917",
          "LatencyAvg": "1126917",
          "LatencyWorst": "1126917",
          "PipelineII": "1126918",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.702"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "9",
            "Latency": "9",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "BRAM_18K": "9",
          "DSP48E": "8",
          "FF": "1038",
          "LUT": "1896",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "dut",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-11-17 21:46:20 EST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
