	; Module start
	.compiler_version	"TASKING VX-toolset for TriCore: C compiler v6.3r1 Build 19041558 SN 99245187"
	.compiler_invocation	"ctc --dep-file=src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\.IfxMtu.o.d --fp-model=c,f,l,n,r,S,T,z -D__CPU__=tc26x -D__CPU_TC26X__ --core=tc1.6.x --iso=99 -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\AppSw\\Tricore -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\AppSw\\Tricore\\APP -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\AppSw\\Tricore\\Main -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\CStart -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Irq -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\AppSw -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\_Build -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\DataHandling -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\InternalMux -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\_PinMap -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6 -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12 -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Port -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5 -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Src -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Infra -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Infra\\Platform -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Infra\\Platform\\Tricore -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Infra\\Platform\\Tricore\\Compilers -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Infra\\Sfr -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Infra\\Sfr\\TC26B -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\_Utilities -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\If -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\If\\Ccu6If -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\StdIf -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\SysSe -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\SysSe\\Bsp -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\SysSe\\Comm -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\SysSe\\General -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\SysSe\\Math -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\SysSe\\Time -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\AppSw\\Tricore\\User -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\AppSw -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\AppSw\\Tricore\\APP -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\AppSw\\Tricore\\Main -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\AppSw\\Tricore\\Driver -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\_Build -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\DataHandling -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\_Lib\\InternalMux -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\_PinMap -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Asc -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Lin -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Spi -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Asclin\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6 -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Icu -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmBc -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\PwmHl -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\Timer -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TimerWithTrigger -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Ccu6\\TPwm -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Cam -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cif\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\CStart -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Irq -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Trap -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Dma -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Dma\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Dsadc -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Rdc -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Dsadc\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Dts -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Dts\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Emem\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Eray -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Eray\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Phy_Pef7071 -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Eth\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Crc -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Fce\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Fft -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Fft\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Flash\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12 -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\IncrEnc -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gpt12\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Pwm -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\PwmHl -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Atom\\Timer -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tim\\In -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Pwm -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\PwmHl -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Tom\\Timer -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Gtm\\Trig -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Hssl -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Hssl\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\I2c -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\I2c\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Driver -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Iom\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Msc -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Msc\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Can -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Multican\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Port -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Io -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5 -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Psi5 -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Psi5s -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Psi5s\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiMaster -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\SpiSlave -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Qspi\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Sent -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Sent\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Smu\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Src -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Src\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Stm\\Timer -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Adc -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Vadc\\Std -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Infra -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Infra\\Platform -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Infra\\Platform\\Tricore -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Infra\\Platform\\Tricore\\Compilers -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Infra\\Sfr -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Infra\\Sfr\\TC26B -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\_Utilities -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\If -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\If\\Ccu6If -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\StdIf -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\SysSe -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\SysSe\\Bsp -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\SysSe\\Comm -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\SysSe\\General -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\SysSe\\Math -IG:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Service\\CpuGeneric\\SysSe\\Time -g2 --make-target=src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.o -t4 --language=-gcc,-volatile,+strings,-kanji --default-near-size=0 -O2 --default-a1-size=0 --default-a0-size=0 --source --align=0 --compact-max-size=200 --switch=auto --error-limit=42 -o src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.src ..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c"
	.compiler_name		"ctc"
	;source	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c'

	
$TC16X
	
	.sdecl	'.text.IfxMtu.IfxMtu_clearErrorTracking',code,cluster('IfxMtu_clearErrorTracking')
	.sect	'.text.IfxMtu.IfxMtu_clearErrorTracking'
	.align	2
	
	.global	IfxMtu_clearErrorTracking

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	     2   * \file IfxMtu.c
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	     4   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	     5   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	     6   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	     7   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	     9   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    10   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    12   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    13   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    14   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    15   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    16  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    18   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    19  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    20   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    21   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    22   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    23   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    24   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    25   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    26  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    27   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    28   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    29   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    30   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    31   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    32   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    33  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    34   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    35   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    36   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    37   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    38   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    39   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    40   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    41  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    42   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    44   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    45  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    46  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    47  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    48  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    49  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    50  #include "IfxMtu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    51  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    52  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    53   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    54  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    55  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    56  /*-----------------------Private Function Prototypes--------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    57  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    58  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    59  /** \brief API to wait for requested tower depth.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    60   * \param towerDepth tower depth of MBIST Ram
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    61   * \param numInstructions number of instructions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    62   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    63   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    64   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    65  IFX_STATIC void IfxMtu_waitForMbistDone(uint32 towerDepth, uint8 numInstructions, IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    66  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    67  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    68  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    69  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    70  /*-------------------------Function Implementations---------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    71  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    72  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    73  void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel)
; Function IfxMtu_clearErrorTracking
.L84:
IfxMtu_clearErrorTracking:	.type	func

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    74  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    75      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
	fcall	.cocofun_3
.L392:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    76      mc->ECCD.U |= (1 << IFX_MC_ECCD_TRC_OFF);
	or	d15,#16
	st.h	[a15]16,d15
.L600:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    77  }
	ret
.L346:
	
__IfxMtu_clearErrorTracking_function_end:
	.size	IfxMtu_clearErrorTracking,__IfxMtu_clearErrorTracking_function_end-IfxMtu_clearErrorTracking
.L159:
	; End of function
	
	.sdecl	'.text.IfxMtu..cocofun_3',code,cluster('.cocofun_3')
	.sect	'.text.IfxMtu..cocofun_3'
	.align	2
; Function .cocofun_3
.L86:
.cocofun_3:	.type	func
; Function body .cocofun_3, coco_iter:0
	fcall	.cocofun_6
.L390:
	ld.hu	d15,[a15]16
.L696:
	fret
.L194:
	; End of function
	.sdecl	'.text.IfxMtu..cocofun_6',code,cluster('.cocofun_6')
	.sect	'.text.IfxMtu..cocofun_6'
	.align	2
; Function .cocofun_6
.L88:
.cocofun_6:	.type	func
; Function body .cocofun_6, coco_iter:1
	sha	d15,d4,#8
	fcall	.cocofun_8
.L387:
	add	d15,d0
.L389:
	mov.a	a15,d15
.L391:
	fret
.L209:
	; End of function
	.sdecl	'.text.IfxMtu..cocofun_8',code,cluster('.cocofun_8')
	.sect	'.text.IfxMtu..cocofun_8'
	.align	2
; Function .cocofun_8
.L90:
.cocofun_8:	.type	func
; Function body .cocofun_8, coco_iter:2
	mov	d0,#4096
.L388:
	addih	d0,d0,#61446
	fret
.L219:
	; End of function
	.sdecl	'.text.IfxMtu.IfxMtu_clearSram',code,cluster('IfxMtu_clearSram')
	.sect	'.text.IfxMtu.IfxMtu_clearSram'
	.align	2
	
	.global	IfxMtu_clearSram

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    78  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    79  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    80  void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel)
; Function IfxMtu_clearSram
.L92:
IfxMtu_clearSram:	.type	func
	mov	d8,d4
.L395:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    81  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    82      uint8  isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    83      uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    84  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    85      password = IfxScuWdt_getSafetyWatchdogPassword();
	mov	d9,#0
	call	IfxScuWdt_getSafetyWatchdogPassword
.L393:
	mov	d10,d2

; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     1  /**
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     2   * \file IfxScuWdt.h
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     3   * \brief SCU  basic functionality
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     4   * \ingroup IfxLld_Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     5   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     6   * \version iLLD_1_0_1_11_0
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     8   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     9   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    10   *                                 IMPORTANT NOTICE
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    11   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    12   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    16   * terms of use are agreed, use of this file is subject to following:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    17  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    18  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    20  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    21   * Permission is hereby granted, free of charge, to any person or 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    22   * organization obtaining a copy of the software and accompanying 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    26   * Software is furnished to do so, all subject to the following:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    27  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    28   * The copyright notices in the Software and this entire statement, including
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    29   * the above license grant, this restriction and the following disclaimer, must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    30   * be included in all copies of the Software, in whole or in part, and all
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    31   * derivative works of the Software, unless such copies or derivative works are
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    32   * solely in the form of machine-executable object code generated by a source
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    33   * language processor.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    34  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    41   * DEALINGS IN THE SOFTWARE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    42  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    43   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    44   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    45   * This file contains the APIs for SCU Watchdog and Endinit related functions.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    46   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    47   * \defgroup IfxLld_Scu_Std_Wdt Wdt Basic Functionality
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    48   * \ingroup IfxLld_Scu_Std
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    49   * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Configuration Watchdog Configuration functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    50   * \ingroup IfxLld_Scu_Std_Wdt
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    51   * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Endinit Watchdog Endinit functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    52   * \ingroup IfxLld_Scu_Std_Wdt
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    53   * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Operative Watchdog Operative functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    54   * \ingroup IfxLld_Scu_Std_Wdt
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    55   * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Endinit_Usage How to use Endinit APIs?
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    56   * \ingroup IfxLld_Scu_Std_Wdt
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    57   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    58  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    59  #ifndef IFXSCUWDT_H
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    60  #define IFXSCUWDT_H 1
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    61  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    62  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    63  /*----------------------------------Includes----------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    64  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    65  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    66  #include "_Impl/IfxScu_cfg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    67  #include "Cpu/Std/Ifx_Types.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    68  #include "IfxScu_reg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    69  #include "IfxScu_bf.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    70  #include "IfxScuWdt.asm.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    71  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    72  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    73  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    74  /*-----------------------------------Macros-----------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    75  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    76  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    77  /** \brief Endinit operation Timeout counter
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    78   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    79  #define IFXSCUWDT_ENDINIT_WAIT_TIMEOUTCOUNT (0x100)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    80  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    81  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    82  /*-----------------------------Data Structures--------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    83  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    84  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    85  /** \brief Configuration structure for Scu Watchdog.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    86   * IfxScuWdt_Config is a type describing configuration structure of CPU and
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    87   * Safety WDT registers defined in IfxScuWdt.h file.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    88   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    89  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    90  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    91      uint16            password;                            /**< \brief password for access to WDTxCON0 reg */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    92      uint16            reload;                              /**< \brief WDT reload value */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    93      IfxScu_WDTCON1_IR inputFrequency;                      /**< \brief input frequency of the WDT */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    94      boolean           disableWatchdog;                     /**< \brief Disable Request Control Bit */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    95      boolean           enableSmuRestriction;                /**< \brief Unlock Restriction Request Control Bit */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    96      boolean           enableAutomaticPasswordChange;       /**< \brief Password Auto-sequence Request Bit */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    97      boolean           enableTimerCheck;                    /**< \brief Counter Check Request Bit */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    98      boolean           enableTimerCheckTolerance;           /**< \brief Timer Check Tolerance Request */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    99      boolean           clrInternalResetFlag;                /**< \brief Clear Internal Reset Flag */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   100  } IfxScuWdt_Config;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   101  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   102  /** \addtogroup IfxLld_Scu_Std_Wdt_Wdt_Configuration
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   103   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   104  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   105  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   106  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   107  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   108  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   109  /** \brief SCUWDT API to initialize WDT configuration structure - Constructor
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   110   *   This API initialize the ScuWdt configuration structure to default values, these default
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   111   *   values are for software specific, not necessarily hardware reset values.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   112   *   User must use this API call before IfxScuWdt_Init API call
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   113   * \param config ScuWdt configuration structure to be initialized
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   114   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   115   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   116  IFX_EXTERN void IfxScuWdt_initConfig(IfxScuWdt_Config *config);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   117  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   118  /** \brief SCUWDT API to initialize an instance of WDT Driver which corresponds to CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   119   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   120   *   This API initialize the ScuWdt software driver and corresponding CPU WDT hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   121   *   User can configure project specific Watchdog password, Watchdog timer period and other settings
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   122   *   with this interface.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   123   *   API corresponds to one instance of the hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   124   *   User must use this API call for each instance of the WDT hardware module used.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   125   * \param wdt reference to register map of CPU WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   126   * \param config ScuWdt configuration structure
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   127   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   128   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   129  IFX_EXTERN void IfxScuWdt_initCpuWatchdog(Ifx_SCU_WDTCPU *wdt, const IfxScuWdt_Config *config);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   130  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   131  /** \brief SCUWDT API to initialize an instance of WDT Driver which corresponds to Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   132   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   133   *   This API initialize the ScuWdt software driver and corresponding safety WDT hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   134   *   User can configure project specific Watchdog password, Watchdog timer period and other settings
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   135   *   with this interface.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   136   *   API corresponds to one instance of the hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   137   *   User must use this API call for each instance of the WDT hardware module used.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   138   * \param wdt reference to register map of Safety WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   139   * \param config ScuWdt configuration structure
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   140   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   141   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   142  IFX_EXTERN void IfxScuWdt_initSafetyWatchdog(Ifx_SCU_WDTS *wdt, const IfxScuWdt_Config *config);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   143  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   144  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   145  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   146  /** \addtogroup IfxLld_Scu_Std_Wdt_Wdt_Endinit
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   147   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   148  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   149  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   150  /*-------------------------Inline Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   151  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   152  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   153  /** \brief SCUWDT Inline API to Clear ENDINIT bit provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   154   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   155   * This Inline API will disable ENDINIT functionality provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   156   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   157   * User need to use this API call before modifying any ENDINIT protected register. User must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   158   * always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   159   * ENDINIT shall not be interrupted by another interrupt/call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   160   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   161   * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   162   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   163   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   164   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   165  IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   166  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   167  /** \brief SCUWDT Inline API to Clear ENDINIT bit provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   168   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   169   * This API will disable ENDINIT functionality provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   170   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   171   * User need to use this API call before modifying any ENDINIT protected register. User must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   172   * always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   173   * ENDINIT shall not be interrupted by another interrupt/call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   174   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   175   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   176   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   177   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   178  IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   179  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   180  /** \brief SCUWDT Inline API to Set ENDINIT bit provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   181   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   182   * This API will enable ENDINIT functionality provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   183   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   184   * User need to use this API call after modifying any ENDINIT protected register.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   185   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   186   * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   187   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   188   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   189   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   190  IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   191  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   192  /** \brief SCUWDT Inline API to Set ENDINIT bit provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   193   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   194   * This API will enable ENDINIT functionality provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   195   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   196   * User need to use this API call after modifying any ENDINIT protected register.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   197   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   198   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   199   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   200   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   201  IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   202  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   203  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   204  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   205  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   206  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   207  /** \brief SCUWDT API to Clear ENDINIT bit provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   208   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   209   *   This API will disable ENDINIT functionality provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   210   *   User need to use this API call before modifying any ENDINIT protected register. User must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   211   *   always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   212   *   ENDINIT shall not be interrupted by another interrupt/call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   213   *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   214   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   215   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   216   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   217  IFX_EXTERN void IfxScuWdt_clearCpuEndinit(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   218  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   219  /** \brief SCUWDT API to Clear ENDINIT bit provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   220   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   221   * This API will disable ENDINIT functionality provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   222   * User need to use this API call before modifying any ENDINIT protected register. User must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   223   * always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   224   * ENDINIT shall not be interrupted by another interrupt/call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   225   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   226   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   227   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   228   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   229  IFX_EXTERN void IfxScuWdt_clearSafetyEndinit(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   230  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   231  /** \brief SCUWDT API to set ENDINIT bit provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   232   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   233   *   This API will enable ENDINIT functionality provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   234   *   User need to use this API call after modifying any ENDINIT protected register.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   235   *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   236   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   237   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   238   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   239  IFX_EXTERN void IfxScuWdt_setCpuEndinit(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   240  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   241  /** \brief SCUWDT API to Set ENDINIT bit provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   242   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   243   * This API will enable ENDINIT functionality provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   244   * User need to use this API call after modifying any ENDINIT protected register.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   245   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   246   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   247   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   248   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   249  IFX_EXTERN void IfxScuWdt_setSafetyEndinit(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   250  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   251  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   252  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   253  /** \addtogroup IfxLld_Scu_Std_Wdt_Wdt_Operative
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   254   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   255  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   256  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   257  /*-------------------------Inline Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   258  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   259  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   260  /** \brief SCUWDT Inline API to fetch current password of CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   261   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   262   * This API will fetch current Watchdog password for CPU WDT Hardware module. password is needed to be passed
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   263   * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   264   * or store the password globally in a global variable at the application memory.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   265   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   266   * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   267   * \return password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   268   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   269  IFX_INLINE uint16 IfxScuWdt_getCpuWatchdogPasswordInline(Ifx_SCU_WDTCPU *watchdog);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   270  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   271  /** \brief SCUWDT API to fetch current endinit of CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   272   * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   273   * \return Endinit status for the CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   274   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   275  IFX_INLINE boolean IfxScuWdt_getCpuWatchdogEndInitInline(Ifx_SCU_WDTCPU *watchdog);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   276  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   277  /** \brief SCUWDT API to fetch current endinit of Safety/System Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   278   * \return Endinit status for the Safety Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   279   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   280  IFX_INLINE boolean IfxScuWdt_getSafetyWatchdogEndInit(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   281  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   282  /** \brief SCUWDT Inline API to fetch current password of Safety Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   283   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   284   * This API will fetch current Watchdog password for Safety WDT Hardware module. password is needed to be passed
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   285   * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   286   * or store the password globally in a global variable at the application memory.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   287   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   288   * \return password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   289   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   290  IFX_INLINE uint16 IfxScuWdt_getSafetyWatchdogPasswordInline(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   291  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   292  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   293  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   294  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   295  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   296  /** \brief SCUWDT API to change CPU Watchdog password.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   297   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   298   *   This API will change password to new one for the corresponding to CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   299   *   User need to have the old password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   300   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   301   * \param newPassword Application specific new password to be changed for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   302   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   303   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   304  IFX_EXTERN void IfxScuWdt_changeCpuWatchdogPassword(uint16 password, uint16 newPassword);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   305  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   306  /** \brief SCUWDT API to change CPU Watchdog timer reload value.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   307   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   308   * This API will change Watchdog timer reload value to new one for CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   309   * The Watchdog timers will be reloaded with this value after every serice of Watchdog.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   310   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   311   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   312   * \param reload Reload value for the timer.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   313   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   314   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   315  IFX_EXTERN void IfxScuWdt_changeCpuWatchdogReload(uint16 password, uint16 reload);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   316  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   317  /** \brief SCUWDT API to change Safety Watchdog password.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   318   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   319   * This API will change password to new one for the corresponding to Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   320   * User need to have the old password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   321   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   322   * \param newPassword Application specific new password to be changed for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   323   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   324   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   325  IFX_EXTERN void IfxScuWdt_changeSafetyWatchdogPassword(uint16 password, uint16 newPassword);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   326  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   327  /** \brief SCUWDT API to change Safety Watchdog timer reload value.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   328   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   329   * This API will change Watchdog timer reload value to new one for Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   330   * The Watchdog timers will be reloaded with this value after every serice of Watchdog.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   331   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   332   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   333   * \param reload Reload value for the timer.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   334   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   335   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   336  IFX_EXTERN void IfxScuWdt_changeSafetyWatchdogReload(uint16 password, uint16 reload);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   337  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   338  /** \brief SCUWDT API to disable CPU Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   339   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   340   * This API will disable Watchdog functionality of CPU WDT Hardware module. The Watchdog timers will stop counting
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   341   * after this API call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   342   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   343   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   344   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   345   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   346  IFX_EXTERN void IfxScuWdt_disableCpuWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   347  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   348  /** \brief SCUWDT API to disable Safety Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   349   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   350   * This API will disable Watchdog functionality of Safety WDT Hardware module. The Watchdog timers will stop counting
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   351   * after this API call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   352   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   353   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   354   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   355   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   356  IFX_EXTERN void IfxScuWdt_disableSafetyWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   357  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   358  /** \brief SCUWDT API to enable CPU Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   359   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   360   *   This API will enable Watchdog functionality of CPU WDT Hardware module. The Watchdog timers need to be serviced
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   361   *   periodically after this API call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   362   *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   363   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   364   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   365   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   366  IFX_EXTERN void IfxScuWdt_enableCpuWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   367  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   368  /** \brief SCUWDT API to enable Safety Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   369   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   370   * This API will enable Watchdog functionality of Safety WDT Hardware module. The Watchdog timers need to be serviced
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   371   * periodically after this API call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   372   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   373   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   374   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   375   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   376  IFX_EXTERN void IfxScuWdt_enableSafetyWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   377  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   378  /** \brief SCUWDT API to fetch current password of CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   379   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   380   * This API will fetch current Watchdog password for CPU WDT Hardware module. password is needed to be passed
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   381   * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   382   * or store the password globally in a global variable at the application memory.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   383   * \return password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   384   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   385  IFX_EXTERN uint16 IfxScuWdt_getCpuWatchdogPassword(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   386  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   387  /** \brief SCUWDT API to fetch current endinit of CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   388   * \return Endinit status for the CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   389   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   390  IFX_EXTERN boolean IfxScuWdt_getCpuWatchdogEndInit(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   391  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   392  /** \brief SCUWDT API to fetch current password of Safety Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   393   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   394   * This API will fetch current Watchdog password for Safety WDT Hardware module. password is needed to be passed
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   395   * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   396   * or store the password globally in a global variable at the application memory.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   397   * \return password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   398   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   399  IFX_EXTERN uint16 IfxScuWdt_getSafetyWatchdogPassword(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   400  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   401  /** \brief SCUWDT API to service CPU Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   402   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   403   *   This API will service Watchdog functionality corresponding to CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   404   *   User need to use this API call periodically. This API results in reloading of the Watchdog Timer.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   405   *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   406   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   407   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   408   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   409  IFX_EXTERN void IfxScuWdt_serviceCpuWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   410  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   411  /** \brief SCUWDT API to service Safety Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   412   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   413   * This API will service Watchdog functionality corresponding to Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   414   * User need to use this API call periodically. This API results in reloading of the Watchdog Timer.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   415   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   416   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   417   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   418   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   419  IFX_EXTERN void IfxScuWdt_serviceSafetyWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   420  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   421  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   422  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   423  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   424  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   425  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   426  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   427  /** \brief Enables the watchdog functionality with debugger connected,\n
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   428   * debug interface will also be enabled, if not enabled already.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   429   * \return Status, Success = 0, Failure = 1.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   430   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   431  IFX_EXTERN boolean IfxScuWdt_enableWatchdogWithDebugger(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   432  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   433  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   434  /*---------------------Inline Function Implementations------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   435  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   436  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   437  IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   438  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   439      if (watchdog->CON0.B.LCK)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   440      {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   441          /* see Table 1 (Password Access Bit Pattern Requirements) */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   442          watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   443                             (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   444                             (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   445                             (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   446      }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   447  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   448      /* Clear ENDINT and set LCK bit in Config_0 register */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   449      watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   450                         (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   451                         (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   452                         (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   453  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   454      /* read back ENDINIT and wait until it has been cleared */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   455      while (watchdog->CON0.B.ENDINIT == 1)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   456      {}
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   457  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   458  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   459  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   460  IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   461  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   462      if (SCU_WDTS_CON0.B.LCK)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   463      {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   464          /* see Table 1 (Password Access Bit Pattern Requirements) */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   465          SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   466                            (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   467                            (password << IFX_SCU_WDTS_CON0_PW_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   468                            (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   469      }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   470  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   471      /* Clear ENDINT and set LCK bit in Config_0 register */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   472      SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   473                        (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   474                        (password << IFX_SCU_WDTS_CON0_PW_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   475                        (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   476  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   477      /* read back ENDINIT and wait until it has been cleared */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   478      while (SCU_WDTS_CON0.B.ENDINIT == 1)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   479      {}
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   480  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   481  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   482  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   483  IFX_INLINE uint16 IfxScuWdt_getCpuWatchdogPasswordInline(Ifx_SCU_WDTCPU *watchdog)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   484  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   485      uint16 password;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   486  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   487      /* Read Password from CON0 register
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   488       * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   489       * to toggle them before returning password */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   490      password  = watchdog->CON0.B.PW;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   491      password ^= 0x003F;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   492  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   493      return password;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   494  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   495  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   496  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   497  IFX_INLINE boolean IfxScuWdt_getCpuWatchdogEndInitInline(Ifx_SCU_WDTCPU *watchdog)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   498  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   499      return (boolean)watchdog->CON0.B.ENDINIT;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   500  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   501  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   502  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   503  IFX_INLINE boolean IfxScuWdt_getSafetyWatchdogEndInit(void)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   504  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   505      return (boolean)MODULE_SCU.WDTS.CON0.B.ENDINIT;
	movh.a	a15,#61443
.L229:
	ld.w	d15,[a15]@los(0xf00360f0)
.L230:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    86  ally inside teh function.*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    87      if (IfxScuWdt_getSafetyWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    88      {
	jz.t	d15:0,.L2
.L493:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    89          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    90          IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    91          isEndInitEnabled = 1;
	mov	d4,d10
	call	IfxScuWdt_clearSafetyEndinit
.L394:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    92      }
	mov	d9,#1
.L2:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    93  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    94      IfxMtu_clearSramStart(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    95  
	mov	d4,d8
	call	IfxMtu_clearSramStart
.L494:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    96      /* Set EndInit Watchdog (to prevent Watchdog TO)*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    97      IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    98  
	mov	d4,d10
	call	IfxScuWdt_setSafetyEndinit
.L495:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	    99      /* wait for the end of the fill operation */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   100      IfxMtu_waitForMbistDone(IfxMtu_sramTable[mbistSel].mbistDelay, 1, mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   101      IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, (((Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel))->MSTATUS.B.DONE != 0));
	mul	d15,d8,#12
.L496:
	fcall	.cocofun_5
.L497:
	mov	d6,d8
	call	IfxMtu_waitForMbistDone
.L233:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   496  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   497  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   498  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   499  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   500  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   501      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   502      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   503      *mtuMemtest |= mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   504  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   505  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   506  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   507  IFX_INLINE void IfxMtu_enableModule(void)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   508  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   509      uint8 isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   510  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   511      if (IfxScuWdt_getCpuWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   512      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   513          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   514          IfxScuWdt_clearCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   515          isEndInitEnabled = 1;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   516      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   517  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   518      /* MTU clock enable */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   519      MTU_CLC.U = 0x0U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   520  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   521      if (isEndInitEnabled == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   522      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   523          IfxScuWdt_setCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   524      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   525  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   526  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   527  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   528  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   529  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   530      volatile uint32 *mtuMemstat = (volatile uint32 *)((uint32)&MTU_MEMSTAT0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   531      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   532      return (*mtuMemstat & mask) != 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   533  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   534  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   535  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   536  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   537  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   538      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   539      return mc->ECCS.B.TRE ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   540  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   541  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   542  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   543  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   544  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   545      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   546      return mc->ECCD.B.EOV ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   547  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   548  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   549  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   550  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   551  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   552      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
	mov	d1,#4096
.L498:
	addih	d1,d1,#61446

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   102  Mtu_isMbistDone(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   103      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   104          __nop();
	j	.L3
.L4:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   105      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   106  
	nop
.L3:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   496  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   497  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   498  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   499  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   500  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   501      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   502      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   503      *mtuMemtest |= mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   504  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   505  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   506  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   507  IFX_INLINE void IfxMtu_enableModule(void)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   508  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   509      uint8 isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   510  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   511      if (IfxScuWdt_getCpuWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   512      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   513          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   514          IfxScuWdt_clearCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   515          isEndInitEnabled = 1;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   516      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   517  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   518      /* MTU clock enable */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   519      MTU_CLC.U = 0x0U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   520  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   521      if (isEndInitEnabled == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   522      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   523          IfxScuWdt_setCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   524      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   525  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   526  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   527  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   528  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   529  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   530      volatile uint32 *mtuMemstat = (volatile uint32 *)((uint32)&MTU_MEMSTAT0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   531      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   532      return (*mtuMemstat & mask) != 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   533  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   534  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   535  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   536  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   537  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   538      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   539      return mc->ECCS.B.TRE ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   540  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   541  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   542  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   543  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   544  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   545      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   546      return mc->ECCD.B.EOV ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   547  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   548  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   549  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   550  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   551  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   552      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
	sha	d0,d8,#8
.L396:
	add	d0,d1
.L499:
	mov.a	a15,d0
.L398:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   553      uint16  status;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   554  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   555      status = mc->MSTATUS.U;
	ld.hu	d15,[a15]6
.L399:
	jz.t	d15:0,.L4
.L238:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   107  * Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   108      IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   109  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   110      IfxMtu_clearSramContinue(mbistSel);
	mov	d4,d10
	call	IfxScuWdt_clearSafetyEndinit
.L397:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   111  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   112      if (isEndInitEnabled == 1)
	mov	d4,d8
	call	IfxMtu_clearSramContinue
.L500:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   113      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   114          /* Set EndInit Watchdog (to prevent Watchdog TO)*/
	jeq	d9,#0,.L5
.L501:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   115          IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   116      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   117  }
	mov	d4,d10
.L400:
	j	IfxScuWdt_setSafetyEndinit
.L5:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   118  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   119  
	ret
.L220:
	
__IfxMtu_clearSram_function_end:
	.size	IfxMtu_clearSram,__IfxMtu_clearSram_function_end-IfxMtu_clearSram
.L129:
	; End of function
	
	.sdecl	'.text.IfxMtu..cocofun_5',code,cluster('.cocofun_5')
	.sect	'.text.IfxMtu..cocofun_5'
	.align	2
; Function .cocofun_5
.L94:
.cocofun_5:	.type	func
; Function body .cocofun_5, coco_iter:0
	movh.a	a15,#@his(IfxMtu_sramTable)
.L471:
	lea	a15,[a15]@los(IfxMtu_sramTable)
.L706:
	addsc.a	a15,a15,d15,#0
.L707:
	mov	d5,#1
.L708:
	ld.w	d4,[a15]8
.L709:
	fret
.L204:
	; End of function
	.sdecl	'.text.IfxMtu.IfxMtu_clearSramContinue',code,cluster('IfxMtu_clearSramContinue')
	.sect	'.text.IfxMtu.IfxMtu_clearSramContinue'
	.align	2
	
	.global	IfxMtu_clearSramContinue

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   120  void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   121  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   122      /* Before clearing the ECC error flags we've to issue a dummy SRAM access to get a valid memory output */
; Function IfxMtu_clearSramContinue
.L96:
IfxMtu_clearSramContinue:	.type	func
	mov	d8,d4
.L401:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   123      IfxMtu_readSramAddress(mbistSel, 0x0000);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   124      /* Note: a SMU alarm will be flagged HERE if the wrong ECC has been written! */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   125      IfxMtu_disableMbistShell(mbistSel);
	mov	d5,#0
	call	IfxMtu_readSramAddress
.L245:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
	fcall	.cocofun_4
.L506:
	mov.a	a15,d0
.L404:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
	mov	d0,#1
.L405:
	and	d1,d8,#31
.L507:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
	sha	d0,d0,d1
	ld.w	d1,[a15]
.L508:
	mov	d2,#-1
	xor	d2,d0
.L509:
	and	d1,d2
	fcall	.cocofun_2
.L246:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   126  it memories: wait for the end of the clear operation */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   127      while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   128      {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   129  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   130  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   131  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   132  void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel)
	ret
.L242:
	
__IfxMtu_clearSramContinue_function_end:
	.size	IfxMtu_clearSramContinue,__IfxMtu_clearSramContinue_function_end-IfxMtu_clearSramContinue
.L134:
	; End of function
	
	.sdecl	'.text.IfxMtu..cocofun_4',code,cluster('.cocofun_4')
	.sect	'.text.IfxMtu..cocofun_4'
	.align	2
; Function .cocofun_4
.L98:
.cocofun_4:	.type	func
; Function body .cocofun_4, coco_iter:0

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
	sha	d15,d8,#-5
.L701:
	fcall	.cocofun_7
.L402:
	fret
.L199:
	; End of function
	.sdecl	'.text.IfxMtu..cocofun_7',code,cluster('.cocofun_7')
	.sect	'.text.IfxMtu..cocofun_7'
	.align	2
; Function .cocofun_7
.L100:
.cocofun_7:	.type	func
; Function body .cocofun_7, coco_iter:1
	sha	d15,#2
.L718:
	mov	d0,#16
	addih	d0,d0,#61446
.L403:
	add	d0,d15
	fret
.L214:
	; End of function
	.sdecl	'.text.IfxMtu..cocofun_2',code,cluster('.cocofun_2')
	.sect	'.text.IfxMtu..cocofun_2'
	.align	2
; Function .cocofun_2
.L102:
.cocofun_2:	.type	func
; Function body .cocofun_2, coco_iter:0

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
	st.w	[a15],d1
.L6:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   496  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   497  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   498  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   499  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   500  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   501      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   502      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   503      *mtuMemtest |= mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   504  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   505  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   506  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   507  IFX_INLINE void IfxMtu_enableModule(void)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   508  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   509      uint8 isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   510  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   511      if (IfxScuWdt_getCpuWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   512      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   513          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   514          IfxScuWdt_clearCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   515          isEndInitEnabled = 1;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   516      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   517  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   518      /* MTU clock enable */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   519      MTU_CLC.U = 0x0U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   520  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   521      if (isEndInitEnabled == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   522      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   523          IfxScuWdt_setCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   524      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   525  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   526  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   527  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   528  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   529  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   530      volatile uint32 *mtuMemstat = (volatile uint32 *)((uint32)&MTU_MEMSTAT0 + 4 * (mbistSel >> 5));
	mov	d1,#56
	addih	d1,d1,#61446
.L686:
	add	d1,d15
.L687:
	mov.a	a15,d1
.L688:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   531      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   532      return (*mtuMemstat & mask) != 0;
	ld.w	d1,[a15]
.L689:
	and	d1,d0
.L690:
	jne	d1,#0,.L6
.L691:
	fret
.L189:
	; End of function
	.sdecl	'.text.IfxMtu.IfxMtu_clearSramStart',code,cluster('IfxMtu_clearSramStart')
	.sect	'.text.IfxMtu.IfxMtu_clearSramStart'
	.align	2
	
	.global	IfxMtu_clearSramStart

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   133  fx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   134  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   135      IfxMtu_enableMbistShell(mbistSel);
; Function IfxMtu_clearSramStart
.L104:
IfxMtu_clearSramStart:	.type	func

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   136  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   137      /* for auto-init memories: wait for the end of the clear operation */
	sha	d15,d4,#8
	fcall	.cocofun_8
.L406:
	add	d15,d0
.L514:
	mov.a	a2,d15
.L257:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   496  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   497  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   498  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   499  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   500  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   501      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
	sha	d15,d4,#-5
	fcall	.cocofun_7
.L407:
	mov.a	a15,d0
.L409:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   502      uint32           mask       = 1 << (mbistSel & 0x1f);
	mov	d0,#1
.L408:
	and	d1,d4,#31
.L515:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   503      *mtuMemtest |= mask;
	sha	d0,d0,d1
	ld.w	d1,[a15]
.L516:
	or	d1,d0
	fcall	.cocofun_2
.L258:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   138  hile (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   139      {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   140  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   141      /* write valid ECC code for all-zero data into RDBFL registers */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   142      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   143          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, mbistSel < IFXMTU_NUM_MBIST_TABLE_ITEMS);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   144          const IfxMtu_SramItem *item      = (IfxMtu_SramItem *)&IfxMtu_sramTable[mbistSel];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   145  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   146          uint8                  numBlocks = item->numBlocks;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   147          IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, numBlocks > 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   148  
	mul	d15,d4,#12
	movh.a	a15,#@his(IfxMtu_sramTable)
	lea	a15,[a15]@los(IfxMtu_sramTable)
.L517:
	addsc.a	a15,a15,d15,#0
.L267:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   149          uint16                 dataSize   = item->dataSize;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   150          uint8                  eccSize    = item->eccSize;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   151          uint32                 eccInvPos0 = dataSize + item->eccInvPos0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   152          uint32                 eccInvPos1 = dataSize + item->eccInvPos1;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   153  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   154          uint32                 memSize    = dataSize + eccSize;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   155  
	ld.bu	d15,[a15]5
.L518:
	ld.hu	d1,[a15]2
.L411:
	ld.bu	d2,[a15]4
.L413:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   156          uint32                 bitPos     = 0;
	add	d3,d15,d1
	ld.bu	d15,[a15]6
.L268:
	ld.bu	d0,[a15]
.L269:
	add	d4,d15,d1
.L410:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   157          uint32                 wordIx     = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   158          uint16                 data       = 0;
	add	d1,d2
.L412:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   159          /* de-serialize data stream into 16bit packets */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   160          uint32                 mem;
	mov	d2,#0
.L414:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   161  
	mov	d15,d2
.L415:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   162          for (mem = 0; mem < numBlocks; ++mem)
	mov	d5,d2
.L417:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   163          {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   164              uint32 i;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   165  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   166              for (i = 0; i < memSize; ++i)
	mov	d6,d2
	j	.L8
.L9:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   167              {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   168                  if ((i == eccInvPos0) || (i == eccInvPos1))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   169                  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   170                      data |= (1 << bitPos);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   171                  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   172  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   173                  ++bitPos;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   174  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   175                  if (bitPos >= 16)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   176                  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   177                      mc->RDBFL[wordIx++].U = data;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   178                      bitPos                = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   179                      data                  = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   180                  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   181              }
	addsc.a	a15,a2,d15,#1
.L519:
	mov	d7,#0
.L418:
	lea	a15,[a15]160
.L520:
	j	.L10
.L11:
	jeq	d7,d3,.L12
.L521:
	jne	d7,d4,.L13
.L12:
	mov	d8,#1
.L522:
	sha	d8,d8,d2
.L523:
	or	d5,d8
.L13:
	add	d2,#1
.L524:
	mov	d8,#16
.L525:
	jlt.u	d2,d8,.L14
.L526:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   182          }
	mov	d2,#0
	st.h	[a15+],d5
.L527:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   183  
	mov	d5,d2
.L528:
	add	d15,#1
.L14:
	add	d7,#1
.L10:
	jlt.u	d7,d1,.L11
.L280:
	add	d6,#1
.L8:
	jlt.u	d6,d0,.L9
.L529:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   184          /* final word? */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   185          if (bitPos != 0)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   186          {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   187              mc->RDBFL[wordIx].U = data;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   188          }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   189      }
	jeq	d2,#0,.L15
.L530:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   190  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   191      /* start fill operation */
	addsc.a	a15,a2,d15,#1
.L531:
	st.h	[a15]160,d5
.L15:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   192      uint16 mcontrolMask = 0x4000;                                                                        /* set USERED flag */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   193      mc->MCONTROL.U = mcontrolMask | (1 << IFX_MC_MCONTROL_DINIT_OFF) | (1 << IFX_MC_MCONTROL_START_OFF); /* START = DINIT = 1 */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   194      mc->MCONTROL.U = mcontrolMask | (0 << IFX_MC_MCONTROL_DINIT_OFF) | (1 << IFX_MC_MCONTROL_DINIT_OFF); /* START = 0 */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   195  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   196  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   197  
	mov	d15,#16401
	st.h	[a2]4,d15
.L416:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   198  void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable)
	mov	d15,#16400
	st.h	[a2]4,d15
.L532:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   199  {
	ret
.L253:
	
__IfxMtu_clearSramStart_function_end:
	.size	IfxMtu_clearSramStart,__IfxMtu_clearSramStart_function_end-IfxMtu_clearSramStart
.L139:
	; End of function
	
	.sdecl	'.text.IfxMtu.IfxMtu_enableErrorTracking',code,cluster('IfxMtu_enableErrorTracking')
	.sect	'.text.IfxMtu.IfxMtu_enableErrorTracking'
	.align	2
	
	.global	IfxMtu_enableErrorTracking

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   200      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   201  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   202      if (enable == FALSE)
; Function IfxMtu_enableErrorTracking
.L106:
IfxMtu_enableErrorTracking:	.type	func

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   203      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   204          mc->ECCS.U &= ~(1 << IFX_MC_ECCS_TRE_OFF);
	fcall	.cocofun_6
.L419:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   205      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   206      else
	jne	d5,#0,.L16
.L605:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   207      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   208          mc->ECCS.U |= (1 << IFX_MC_ECCS_TRE_OFF);
	ld.hu	d15,[a15]14
.L420:
	mov.u	d0,#65519
.L606:
	and	d15,d0
	j	.L17
.L16:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   209      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   210  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   211  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   212  
	ld.hu	d15,[a15]14
.L421:
	or	d15,#16
.L17:
	st.h	[a15]14,d15
.L607:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   213  uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   214  {
	ret
.L350:
	
__IfxMtu_enableErrorTracking_function_end:
	.size	IfxMtu_enableErrorTracking,__IfxMtu_enableErrorTracking_function_end-IfxMtu_enableErrorTracking
.L164:
	; End of function
	
	.sdecl	'.text.IfxMtu.IfxMtu_getSystemAddress',code,cluster('IfxMtu_getSystemAddress')
	.sect	'.text.IfxMtu.IfxMtu_getSystemAddress'
	.align	2
	
	.global	IfxMtu_getSystemAddress

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   215      uint32 sramAddress   = trackedSramAddress.B.ADDR;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   216      uint32 mbi           = trackedSramAddress.B.MBI;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   217      uint32 systemAddress = 0;
; Function IfxMtu_getSystemAddress
.L108:
IfxMtu_getSystemAddress:	.type	func

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   218  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   219      switch (mbistSel)
	extr.u	d15,d5,#0,#16
	extr.u	d0,d5,#0,#13
.L422:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   220      {
	extr.u	d15,d15,#13,#3
.L424:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   221      case IfxMtu_MbistSel_cpu0Pspr:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   222          systemAddress = 0x70100000 | ((sramAddress << 3) | ((mbi & 1) << 2));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   223          break;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   224  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   225      case IfxMtu_MbistSel_cpu0Dspr:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   226          systemAddress = 0x70000000 | ((sramAddress << 4) | ((mbi & 3) << 2));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   227          break;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   228  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   229      case IfxMtu_MbistSel_cpu1Pspr:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   230          systemAddress = 0x60100000 | ((sramAddress << 4) | ((mbi & 1) << 3));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   231          break;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   232  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   233      case IfxMtu_MbistSel_cpu1Dspr:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   234          systemAddress = 0x60000000 | ((sramAddress << 4) | ((mbi & 3) << 2));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   235          break;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   236  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   237      case IfxMtu_MbistSel_dma:
	jeq	d4,#6,.L18
.L612:
	mov	d1,#9
	jeq	d1,d4,.L19
.L613:
	mov	d1,#14
	jeq	d1,d4,.L20
.L614:
	mov	d1,#16
	jeq	d1,d4,.L21
.L615:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   238          systemAddress = 0xf0012000 | ((sramAddress << 5) | ((mbi & 3) << 3));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   239          break;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   240  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   241      default:
	mov	d1,#83
	jeq	d1,d4,.L22
	j	.L23
.L21:
	sh	d0,#3
.L423:
	and	d15,#1
.L425:
	sh	d15,#2
.L616:
	movh	d2,#28688
	j	.L24
.L20:
	sh	d0,#4
.L427:
	and	d15,#3
.L426:
	sh	d15,#2
.L617:
	or	d0,d15
.L618:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   242          systemAddress = 0; /* unsupported address descrambling */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   243      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   244  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   245      return systemAddress;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   246  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   247  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   248  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   249  uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   250  {
	insert	d2,d0,#7,#28,#3
	ret
.L19:
	sh	d0,#4
.L429:
	and	d15,#1
.L428:
	movh	d2,#24592
	j	.L26
.L18:
	sh	d0,#4
.L431:
	and	d15,#3
.L430:
	sh	d15,#2
.L619:
	or	d0,d15
.L620:
	insert	d2,d0,#3,#29,#2
	ret
.L22:
	sh	d0,#5
.L433:
	and	d15,#3
.L432:
	mov	d2,#8192
	addih	d2,d2,#61441
.L26:
	sh	d15,#3
.L24:
	or	d0,d15
.L434:
	or	d2,d0
	ret
.L23:
	mov	d2,#0
	ret
.L354:
	
__IfxMtu_getSystemAddress_function_end:
	.size	IfxMtu_getSystemAddress,__IfxMtu_getSystemAddress_function_end-IfxMtu_getSystemAddress
.L169:
	; End of function
	
	.sdecl	'.text.IfxMtu.IfxMtu_getTrackedSramAddresses',code,cluster('IfxMtu_getTrackedSramAddresses')
	.sect	'.text.IfxMtu.IfxMtu_getTrackedSramAddresses'
	.align	2
	
	.global	IfxMtu_getTrackedSramAddresses

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   251      Ifx_MC *mc                  = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   252      uint8   validFlags          = (mc->ECCD.U >> IFX_MC_ECCD_VAL_OFF) & IFX_MC_ECCD_VAL_MSK;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   253      uint8   numTrackedAddresses = 0;
; Function IfxMtu_getTrackedSramAddresses
.L110:
IfxMtu_getTrackedSramAddresses:	.type	func

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   254      int     i;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   255  
	fcall	.cocofun_3
.L435:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   256  #if IFX_MC_ECCD_VAL_LEN > IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   257  # error "Unexpected size of VAL mask"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   258  #endif
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   259  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   260      for (i = 0; i < IFXMTU_MAX_TRACKED_ADDRESSES; ++i)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   261      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   262          if (validFlags & (1 << i))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   263          {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   264              trackedSramAddresses[numTrackedAddresses].U = mc->ETRR[i].U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   265              ++numTrackedAddresses;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   266          }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   267      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   268  
	mov	d2,#0
	lea	a15,[a15]18
.L436:
	sha	d15,#-5
	mov.a	a2,#4
.L438:
	and	d15,#31
.L625:
	mov	d1,d2
.L30:
	mov	d0,#1
.L626:
	sha	d0,d0,d1
.L627:
	and	d0,d15
.L628:
	jeq	d0,#0,.L31
.L629:
	addsc.a	a5,a4,d2,#1
.L630:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   269      return numTrackedAddresses;
	add	d2,#1
	ld.hu	d0,[a15]0
.L437:
	extr.u	d2,d2,#0,#8
	st.h	[a5],d0
.L31:
	add	d1,#1
	add.a	a15,#2
	loop	a2,.L30
.L631:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   270  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   271  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   272  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   273  void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   274  {
	ret
.L361:
	
__IfxMtu_getTrackedSramAddresses_function_end:
	.size	IfxMtu_getTrackedSramAddresses,__IfxMtu_getTrackedSramAddresses_function_end-IfxMtu_getTrackedSramAddresses
.L174:
	; End of function
	
	.sdecl	'.text.IfxMtu.IfxMtu_readSramAddress',code,cluster('IfxMtu_readSramAddress')
	.sect	'.text.IfxMtu.IfxMtu_readSramAddress'
	.align	2
	
	.global	IfxMtu_readSramAddress

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   275      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   276  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   277      /* configure MBIST for single read opeation */
; Function IfxMtu_readSramAddress
.L112:
IfxMtu_readSramAddress:	.type	func
	mov	d6,d4
.L441:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   278      uint16  mcontrolMask = 0x4000;                                                           /* set USERED flag */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   279      mc->MCONTROL.U = mcontrolMask | (1 << IFX_MC_MCONTROL_DIR_OFF);
	mov	d15,#4096
	addih	d15,d15,#61446
.L537:
	sha	d8,d6,#8
.L538:
	add	d8,d15
.L539:
	mov.a	a15,d8
.L442:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   280      mc->CONFIG0.U  = (1 << IFX_MC_CONFIG0_NUMACCS_OFF) | (1 << IFX_MC_CONFIG0_ACCSTYPE_OFF); /* 1 read access */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   281      mc->CONFIG1.U  = 0;                                                                      /* ensure that linear scrambling is used */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   282  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   283      /* Set the address to be read (RAEN = 0) */
	mov	d15,#16392
.L540:
	st.h	[a15]4,d15
.L541:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   284      mc->RANGE.U = sramAddress;
	mov	d0,#4097
	st.h	[a15],d0
.L542:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   285  
	mov	d0,#0
	st.h	[a15]2,d0
.L543:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   286      /* Start operation */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   287      mc->MCONTROL.U = mcontrolMask | (1 << IFX_MC_MCONTROL_DIR_OFF) | (1 << IFX_MC_MCONTROL_START_OFF);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   288      mc->MCONTROL.U = mcontrolMask | (1 << IFX_MC_MCONTROL_DIR_OFF);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   289  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   290      /* wait for the end of the fill operation */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   291      IfxMtu_waitForMbistDone(256, 1, mbistSel);
	mov	d0,#16393
	st.h	[a15]8,d5
.L544:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   292  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   293      while (!IfxMtu_isMbistDone(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   294      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   295          __nop();
	mov	d4,#256
	st.h	[a15]4,d0
.L439:
	mov	d5,#1
	st.h	[a15]4,d15
.L440:
	call	IfxMtu_waitForMbistDone
.L286:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   496  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   497  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   498  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   499  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   500  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   501      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   502      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   503      *mtuMemtest |= mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   504  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   505  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   506  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   507  IFX_INLINE void IfxMtu_enableModule(void)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   508  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   509      uint8 isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   510  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   511      if (IfxScuWdt_getCpuWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   512      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   513          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   514          IfxScuWdt_clearCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   515          isEndInitEnabled = 1;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   516      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   517  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   518      /* MTU clock enable */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   519      MTU_CLC.U = 0x0U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   520  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   521      if (isEndInitEnabled == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   522      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   523          IfxScuWdt_setCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   524      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   525  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   526  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   527  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   528  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   529  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   530      volatile uint32 *mtuMemstat = (volatile uint32 *)((uint32)&MTU_MEMSTAT0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   531      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   532      return (*mtuMemstat & mask) != 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   533  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   534  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   535  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   536  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   537  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   538      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   539      return mc->ECCS.B.TRE ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   540  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   541  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   542  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   543  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   544  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   545      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   546      return mc->ECCD.B.EOV ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   547  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   548  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   549  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   550  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   551  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   552      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
	mov.a	a15,d8
.L287:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   296  runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   297  {
	j	.L33
.L34:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   298      /* Select MBIST Memory Controller:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   299       * Ifx_MC is a type describing structure of MBIST Memory Controller
	nop
.L33:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   496  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   497  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   498  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   499  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   500  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   501      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   502      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   503      *mtuMemtest |= mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   504  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   505  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   506  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   507  IFX_INLINE void IfxMtu_enableModule(void)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   508  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   509      uint8 isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   510  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   511      if (IfxScuWdt_getCpuWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   512      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   513          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   514          IfxScuWdt_clearCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   515          isEndInitEnabled = 1;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   516      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   517  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   518      /* MTU clock enable */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   519      MTU_CLC.U = 0x0U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   520  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   521      if (isEndInitEnabled == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   522      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   523          IfxScuWdt_setCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   524      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   525  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   526  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   527  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   528  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   529  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   530      volatile uint32 *mtuMemstat = (volatile uint32 *)((uint32)&MTU_MEMSTAT0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   531      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   532      return (*mtuMemstat & mask) != 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   533  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   534  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   535  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   536  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   537  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   538      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   539      return mc->ECCS.B.TRE ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   540  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   541  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   542  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   543  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   544  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   545      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   546      return mc->ECCD.B.EOV ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   547  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   548  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   549  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   550  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   551  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   552      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   553      uint16  status;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   554  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   555      status = mc->MSTATUS.U;
	ld.hu	d15,[a15]6
.L443:
	jz.t	d15:0,.L34
.L290:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   300   * registers defined in IfxMc_regdef.h file - MC object */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   301      Ifx_MC *mc               = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
	ret
.L282:
	
__IfxMtu_readSramAddress_function_end:
	.size	IfxMtu_readSramAddress,__IfxMtu_readSramAddress_function_end-IfxMtu_readSramAddress
.L144:
	; End of function
	
	.sdecl	'.text.IfxMtu.IfxMtu_runNonDestructiveInversionTest',code,cluster('IfxMtu_runNonDestructiveInversionTest')
	.sect	'.text.IfxMtu.IfxMtu_runNonDestructiveInversionTest'
	.align	2
	
	.global	IfxMtu_runNonDestructiveInversionTest

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   302      uint16  password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   303      uint8   retVal           = 0U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   304      uint8   isEndInitEnabled = 0;
; Function IfxMtu_runNonDestructiveInversionTest
.L114:
IfxMtu_runNonDestructiveInversionTest:	.type	func
	mov	d8,d4
	sub.a	a10,#24
.L444:
	mov	d10,d5
	st.w	[a10]8,d7
.L446:
	mov	d9,d6
	mov.aa	a12,a4
.L447:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   305      password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   306  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   307      /* Check if the Endinit is cleared by application. If not, then handle it internally inside teh function.*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   308      if (IfxScuWdt_getSafetyWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   309      {
	sha	d15,d8,#8
	st.w	[a10]4,d15
.L445:
	fcall	.cocofun_8
.L448:
	add	d11,d15,d0
.L549:
	mov.a	a15,d11
.L450:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   310          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   311          IfxScuWdt_clearSafetyEndinit(password);
	mov	d15,#0
	st.w	[a10]12,d15
.L451:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   312          isEndInitEnabled = 1;
	st.w	[a10]16,d15
.L452:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   313      }
	call	IfxScuWdt_getSafetyWatchdogPassword
.L449:
	mov	d12,d2

; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     1  /**
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     2   * \file IfxScuWdt.h
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     3   * \brief SCU  basic functionality
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     4   * \ingroup IfxLld_Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     5   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     6   * \version iLLD_1_0_1_11_0
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     8   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     9   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    10   *                                 IMPORTANT NOTICE
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    11   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    12   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    16   * terms of use are agreed, use of this file is subject to following:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    17  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    18  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    20  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    21   * Permission is hereby granted, free of charge, to any person or 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    22   * organization obtaining a copy of the software and accompanying 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    26   * Software is furnished to do so, all subject to the following:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    27  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    28   * The copyright notices in the Software and this entire statement, including
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    29   * the above license grant, this restriction and the following disclaimer, must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    30   * be included in all copies of the Software, in whole or in part, and all
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    31   * derivative works of the Software, unless such copies or derivative works are
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    32   * solely in the form of machine-executable object code generated by a source
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    33   * language processor.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    34  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    41   * DEALINGS IN THE SOFTWARE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    42  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    43   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    44   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    45   * This file contains the APIs for SCU Watchdog and Endinit related functions.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    46   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    47   * \defgroup IfxLld_Scu_Std_Wdt Wdt Basic Functionality
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    48   * \ingroup IfxLld_Scu_Std
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    49   * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Configuration Watchdog Configuration functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    50   * \ingroup IfxLld_Scu_Std_Wdt
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    51   * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Endinit Watchdog Endinit functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    52   * \ingroup IfxLld_Scu_Std_Wdt
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    53   * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Operative Watchdog Operative functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    54   * \ingroup IfxLld_Scu_Std_Wdt
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    55   * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Endinit_Usage How to use Endinit APIs?
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    56   * \ingroup IfxLld_Scu_Std_Wdt
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    57   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    58  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    59  #ifndef IFXSCUWDT_H
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    60  #define IFXSCUWDT_H 1
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    61  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    62  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    63  /*----------------------------------Includes----------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    64  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    65  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    66  #include "_Impl/IfxScu_cfg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    67  #include "Cpu/Std/Ifx_Types.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    68  #include "IfxScu_reg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    69  #include "IfxScu_bf.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    70  #include "IfxScuWdt.asm.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    71  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    72  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    73  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    74  /*-----------------------------------Macros-----------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    75  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    76  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    77  /** \brief Endinit operation Timeout counter
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    78   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    79  #define IFXSCUWDT_ENDINIT_WAIT_TIMEOUTCOUNT (0x100)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    80  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    81  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    82  /*-----------------------------Data Structures--------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    83  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    84  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    85  /** \brief Configuration structure for Scu Watchdog.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    86   * IfxScuWdt_Config is a type describing configuration structure of CPU and
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    87   * Safety WDT registers defined in IfxScuWdt.h file.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    88   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    89  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    90  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    91      uint16            password;                            /**< \brief password for access to WDTxCON0 reg */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    92      uint16            reload;                              /**< \brief WDT reload value */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    93      IfxScu_WDTCON1_IR inputFrequency;                      /**< \brief input frequency of the WDT */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    94      boolean           disableWatchdog;                     /**< \brief Disable Request Control Bit */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    95      boolean           enableSmuRestriction;                /**< \brief Unlock Restriction Request Control Bit */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    96      boolean           enableAutomaticPasswordChange;       /**< \brief Password Auto-sequence Request Bit */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    97      boolean           enableTimerCheck;                    /**< \brief Counter Check Request Bit */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    98      boolean           enableTimerCheckTolerance;           /**< \brief Timer Check Tolerance Request */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    99      boolean           clrInternalResetFlag;                /**< \brief Clear Internal Reset Flag */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   100  } IfxScuWdt_Config;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   101  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   102  /** \addtogroup IfxLld_Scu_Std_Wdt_Wdt_Configuration
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   103   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   104  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   105  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   106  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   107  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   108  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   109  /** \brief SCUWDT API to initialize WDT configuration structure - Constructor
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   110   *   This API initialize the ScuWdt configuration structure to default values, these default
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   111   *   values are for software specific, not necessarily hardware reset values.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   112   *   User must use this API call before IfxScuWdt_Init API call
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   113   * \param config ScuWdt configuration structure to be initialized
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   114   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   115   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   116  IFX_EXTERN void IfxScuWdt_initConfig(IfxScuWdt_Config *config);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   117  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   118  /** \brief SCUWDT API to initialize an instance of WDT Driver which corresponds to CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   119   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   120   *   This API initialize the ScuWdt software driver and corresponding CPU WDT hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   121   *   User can configure project specific Watchdog password, Watchdog timer period and other settings
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   122   *   with this interface.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   123   *   API corresponds to one instance of the hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   124   *   User must use this API call for each instance of the WDT hardware module used.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   125   * \param wdt reference to register map of CPU WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   126   * \param config ScuWdt configuration structure
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   127   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   128   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   129  IFX_EXTERN void IfxScuWdt_initCpuWatchdog(Ifx_SCU_WDTCPU *wdt, const IfxScuWdt_Config *config);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   130  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   131  /** \brief SCUWDT API to initialize an instance of WDT Driver which corresponds to Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   132   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   133   *   This API initialize the ScuWdt software driver and corresponding safety WDT hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   134   *   User can configure project specific Watchdog password, Watchdog timer period and other settings
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   135   *   with this interface.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   136   *   API corresponds to one instance of the hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   137   *   User must use this API call for each instance of the WDT hardware module used.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   138   * \param wdt reference to register map of Safety WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   139   * \param config ScuWdt configuration structure
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   140   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   141   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   142  IFX_EXTERN void IfxScuWdt_initSafetyWatchdog(Ifx_SCU_WDTS *wdt, const IfxScuWdt_Config *config);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   143  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   144  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   145  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   146  /** \addtogroup IfxLld_Scu_Std_Wdt_Wdt_Endinit
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   147   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   148  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   149  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   150  /*-------------------------Inline Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   151  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   152  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   153  /** \brief SCUWDT Inline API to Clear ENDINIT bit provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   154   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   155   * This Inline API will disable ENDINIT functionality provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   156   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   157   * User need to use this API call before modifying any ENDINIT protected register. User must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   158   * always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   159   * ENDINIT shall not be interrupted by another interrupt/call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   160   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   161   * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   162   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   163   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   164   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   165  IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   166  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   167  /** \brief SCUWDT Inline API to Clear ENDINIT bit provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   168   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   169   * This API will disable ENDINIT functionality provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   170   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   171   * User need to use this API call before modifying any ENDINIT protected register. User must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   172   * always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   173   * ENDINIT shall not be interrupted by another interrupt/call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   174   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   175   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   176   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   177   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   178  IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   179  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   180  /** \brief SCUWDT Inline API to Set ENDINIT bit provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   181   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   182   * This API will enable ENDINIT functionality provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   183   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   184   * User need to use this API call after modifying any ENDINIT protected register.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   185   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   186   * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   187   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   188   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   189   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   190  IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   191  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   192  /** \brief SCUWDT Inline API to Set ENDINIT bit provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   193   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   194   * This API will enable ENDINIT functionality provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   195   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   196   * User need to use this API call after modifying any ENDINIT protected register.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   197   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   198   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   199   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   200   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   201  IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   202  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   203  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   204  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   205  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   206  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   207  /** \brief SCUWDT API to Clear ENDINIT bit provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   208   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   209   *   This API will disable ENDINIT functionality provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   210   *   User need to use this API call before modifying any ENDINIT protected register. User must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   211   *   always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   212   *   ENDINIT shall not be interrupted by another interrupt/call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   213   *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   214   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   215   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   216   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   217  IFX_EXTERN void IfxScuWdt_clearCpuEndinit(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   218  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   219  /** \brief SCUWDT API to Clear ENDINIT bit provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   220   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   221   * This API will disable ENDINIT functionality provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   222   * User need to use this API call before modifying any ENDINIT protected register. User must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   223   * always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   224   * ENDINIT shall not be interrupted by another interrupt/call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   225   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   226   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   227   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   228   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   229  IFX_EXTERN void IfxScuWdt_clearSafetyEndinit(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   230  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   231  /** \brief SCUWDT API to set ENDINIT bit provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   232   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   233   *   This API will enable ENDINIT functionality provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   234   *   User need to use this API call after modifying any ENDINIT protected register.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   235   *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   236   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   237   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   238   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   239  IFX_EXTERN void IfxScuWdt_setCpuEndinit(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   240  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   241  /** \brief SCUWDT API to Set ENDINIT bit provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   242   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   243   * This API will enable ENDINIT functionality provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   244   * User need to use this API call after modifying any ENDINIT protected register.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   245   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   246   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   247   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   248   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   249  IFX_EXTERN void IfxScuWdt_setSafetyEndinit(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   250  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   251  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   252  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   253  /** \addtogroup IfxLld_Scu_Std_Wdt_Wdt_Operative
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   254   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   255  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   256  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   257  /*-------------------------Inline Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   258  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   259  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   260  /** \brief SCUWDT Inline API to fetch current password of CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   261   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   262   * This API will fetch current Watchdog password for CPU WDT Hardware module. password is needed to be passed
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   263   * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   264   * or store the password globally in a global variable at the application memory.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   265   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   266   * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   267   * \return password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   268   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   269  IFX_INLINE uint16 IfxScuWdt_getCpuWatchdogPasswordInline(Ifx_SCU_WDTCPU *watchdog);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   270  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   271  /** \brief SCUWDT API to fetch current endinit of CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   272   * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   273   * \return Endinit status for the CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   274   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   275  IFX_INLINE boolean IfxScuWdt_getCpuWatchdogEndInitInline(Ifx_SCU_WDTCPU *watchdog);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   276  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   277  /** \brief SCUWDT API to fetch current endinit of Safety/System Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   278   * \return Endinit status for the Safety Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   279   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   280  IFX_INLINE boolean IfxScuWdt_getSafetyWatchdogEndInit(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   281  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   282  /** \brief SCUWDT Inline API to fetch current password of Safety Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   283   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   284   * This API will fetch current Watchdog password for Safety WDT Hardware module. password is needed to be passed
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   285   * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   286   * or store the password globally in a global variable at the application memory.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   287   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   288   * \return password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   289   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   290  IFX_INLINE uint16 IfxScuWdt_getSafetyWatchdogPasswordInline(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   291  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   292  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   293  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   294  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   295  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   296  /** \brief SCUWDT API to change CPU Watchdog password.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   297   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   298   *   This API will change password to new one for the corresponding to CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   299   *   User need to have the old password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   300   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   301   * \param newPassword Application specific new password to be changed for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   302   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   303   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   304  IFX_EXTERN void IfxScuWdt_changeCpuWatchdogPassword(uint16 password, uint16 newPassword);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   305  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   306  /** \brief SCUWDT API to change CPU Watchdog timer reload value.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   307   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   308   * This API will change Watchdog timer reload value to new one for CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   309   * The Watchdog timers will be reloaded with this value after every serice of Watchdog.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   310   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   311   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   312   * \param reload Reload value for the timer.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   313   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   314   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   315  IFX_EXTERN void IfxScuWdt_changeCpuWatchdogReload(uint16 password, uint16 reload);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   316  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   317  /** \brief SCUWDT API to change Safety Watchdog password.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   318   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   319   * This API will change password to new one for the corresponding to Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   320   * User need to have the old password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   321   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   322   * \param newPassword Application specific new password to be changed for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   323   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   324   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   325  IFX_EXTERN void IfxScuWdt_changeSafetyWatchdogPassword(uint16 password, uint16 newPassword);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   326  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   327  /** \brief SCUWDT API to change Safety Watchdog timer reload value.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   328   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   329   * This API will change Watchdog timer reload value to new one for Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   330   * The Watchdog timers will be reloaded with this value after every serice of Watchdog.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   331   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   332   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   333   * \param reload Reload value for the timer.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   334   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   335   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   336  IFX_EXTERN void IfxScuWdt_changeSafetyWatchdogReload(uint16 password, uint16 reload);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   337  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   338  /** \brief SCUWDT API to disable CPU Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   339   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   340   * This API will disable Watchdog functionality of CPU WDT Hardware module. The Watchdog timers will stop counting
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   341   * after this API call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   342   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   343   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   344   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   345   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   346  IFX_EXTERN void IfxScuWdt_disableCpuWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   347  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   348  /** \brief SCUWDT API to disable Safety Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   349   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   350   * This API will disable Watchdog functionality of Safety WDT Hardware module. The Watchdog timers will stop counting
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   351   * after this API call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   352   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   353   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   354   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   355   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   356  IFX_EXTERN void IfxScuWdt_disableSafetyWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   357  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   358  /** \brief SCUWDT API to enable CPU Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   359   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   360   *   This API will enable Watchdog functionality of CPU WDT Hardware module. The Watchdog timers need to be serviced
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   361   *   periodically after this API call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   362   *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   363   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   364   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   365   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   366  IFX_EXTERN void IfxScuWdt_enableCpuWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   367  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   368  /** \brief SCUWDT API to enable Safety Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   369   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   370   * This API will enable Watchdog functionality of Safety WDT Hardware module. The Watchdog timers need to be serviced
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   371   * periodically after this API call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   372   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   373   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   374   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   375   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   376  IFX_EXTERN void IfxScuWdt_enableSafetyWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   377  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   378  /** \brief SCUWDT API to fetch current password of CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   379   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   380   * This API will fetch current Watchdog password for CPU WDT Hardware module. password is needed to be passed
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   381   * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   382   * or store the password globally in a global variable at the application memory.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   383   * \return password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   384   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   385  IFX_EXTERN uint16 IfxScuWdt_getCpuWatchdogPassword(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   386  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   387  /** \brief SCUWDT API to fetch current endinit of CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   388   * \return Endinit status for the CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   389   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   390  IFX_EXTERN boolean IfxScuWdt_getCpuWatchdogEndInit(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   391  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   392  /** \brief SCUWDT API to fetch current password of Safety Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   393   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   394   * This API will fetch current Watchdog password for Safety WDT Hardware module. password is needed to be passed
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   395   * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   396   * or store the password globally in a global variable at the application memory.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   397   * \return password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   398   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   399  IFX_EXTERN uint16 IfxScuWdt_getSafetyWatchdogPassword(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   400  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   401  /** \brief SCUWDT API to service CPU Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   402   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   403   *   This API will service Watchdog functionality corresponding to CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   404   *   User need to use this API call periodically. This API results in reloading of the Watchdog Timer.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   405   *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   406   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   407   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   408   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   409  IFX_EXTERN void IfxScuWdt_serviceCpuWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   410  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   411  /** \brief SCUWDT API to service Safety Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   412   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   413   * This API will service Watchdog functionality corresponding to Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   414   * User need to use this API call periodically. This API results in reloading of the Watchdog Timer.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   415   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   416   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   417   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   418   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   419  IFX_EXTERN void IfxScuWdt_serviceSafetyWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   420  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   421  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   422  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   423  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   424  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   425  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   426  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   427  /** \brief Enables the watchdog functionality with debugger connected,\n
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   428   * debug interface will also be enabled, if not enabled already.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   429   * \return Status, Success = 0, Failure = 1.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   430   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   431  IFX_EXTERN boolean IfxScuWdt_enableWatchdogWithDebugger(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   432  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   433  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   434  /*---------------------Inline Function Implementations------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   435  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   436  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   437  IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   438  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   439      if (watchdog->CON0.B.LCK)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   440      {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   441          /* see Table 1 (Password Access Bit Pattern Requirements) */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   442          watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   443                             (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   444                             (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   445                             (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   446      }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   447  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   448      /* Clear ENDINT and set LCK bit in Config_0 register */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   449      watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   450                         (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   451                         (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   452                         (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   453  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   454      /* read back ENDINIT and wait until it has been cleared */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   455      while (watchdog->CON0.B.ENDINIT == 1)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   456      {}
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   457  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   458  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   459  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   460  IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   461  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   462      if (SCU_WDTS_CON0.B.LCK)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   463      {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   464          /* see Table 1 (Password Access Bit Pattern Requirements) */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   465          SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   466                            (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   467                            (password << IFX_SCU_WDTS_CON0_PW_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   468                            (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   469      }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   470  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   471      /* Clear ENDINT and set LCK bit in Config_0 register */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   472      SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   473                        (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   474                        (password << IFX_SCU_WDTS_CON0_PW_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   475                        (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   476  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   477      /* read back ENDINIT and wait until it has been cleared */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   478      while (SCU_WDTS_CON0.B.ENDINIT == 1)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   479      {}
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   480  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   481  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   482  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   483  IFX_INLINE uint16 IfxScuWdt_getCpuWatchdogPasswordInline(Ifx_SCU_WDTCPU *watchdog)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   484  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   485      uint16 password;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   486  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   487      /* Read Password from CON0 register
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   488       * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   489       * to toggle them before returning password */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   490      password  = watchdog->CON0.B.PW;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   491      password ^= 0x003F;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   492  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   493      return password;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   494  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   495  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   496  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   497  IFX_INLINE boolean IfxScuWdt_getCpuWatchdogEndInitInline(Ifx_SCU_WDTCPU *watchdog)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   498  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   499      return (boolean)watchdog->CON0.B.ENDINIT;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   500  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   501  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   502  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   503  IFX_INLINE boolean IfxScuWdt_getSafetyWatchdogEndInit(void)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   504  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   505      return (boolean)MODULE_SCU.WDTS.CON0.B.ENDINIT;
	movh.a	a2,#61443
.L304:
	ld.w	d15,[a2]@los(0xf00360f0)
.L305:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   314   MBIST Memory Controller */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   315      IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   316  
	jz.t	d15:0,.L35
.L550:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   317      /* for auto-init memories: wait for the end of the clear operation */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   318      while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   319      {}
	mov	d4,d12
	call	IfxScuWdt_clearSafetyEndinit
.L453:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   320  
	mov	d15,#1
	st.w	[a10]16,d15
.L35:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   496  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   497  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   498  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   499  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   500  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   501      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
	fcall	.cocofun_4
.L454:
	mov.a	a2,d0
.L457:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   502      uint32           mask       = 1 << (mbistSel & 0x1f);
	mov	d13,#1
	st.w	[a10],d0
.L551:
	and	d0,d8,#31
.L552:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   503      *mtuMemtest |= mask;
	sha	d13,d13,d0
	ld.w	d0,[a2]
.L553:
	or	d0,d13
	st.w	[a2],d0
.L306:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   504  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   505  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   506  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   507  IFX_INLINE void IfxMtu_enableModule(void)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   508  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   509      uint8 isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   510  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   511      if (IfxScuWdt_getCpuWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   512      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   513          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   514          IfxScuWdt_clearCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   515          isEndInitEnabled = 1;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   516      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   517  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   518      /* MTU clock enable */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   519      MTU_CLC.U = 0x0U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   520  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   521      if (isEndInitEnabled == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   522      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   523          IfxScuWdt_setCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   524      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   525  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   526  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   527  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   528  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   529  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   530      volatile uint32 *mtuMemstat = (volatile uint32 *)((uint32)&MTU_MEMSTAT0 + 4 * (mbistSel >> 5));
	mov	d0,#56
	addih	d0,d0,#61446
.L554:
	add	d14,d15,d0
.L555:
	mov.a	a2,d14

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   321  Configure Non-destructive Inversion test */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   322      mc->CONFIG0.U = 0x4005; //NUMACCS=4, ACCSTYPE=5
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   323      mc->CONFIG1.U = 0x5000; //AG_MOD=5
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   324      /* Set the range register */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   325      mc->RANGE.U   = (rangeSel << 15) | (rangeAddrUp << 7) | (rangeAddrLow << 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   326      /* Run the tests */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   327      /* As per AP32917 and Errata MTU_TC.007 DIR is set to 0 */
.L36:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   496  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   497  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   498  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   499  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   500  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   501      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   502      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   503      *mtuMemtest |= mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   504  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   505  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   506  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   507  IFX_INLINE void IfxMtu_enableModule(void)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   508  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   509      uint8 isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   510  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   511      if (IfxScuWdt_getCpuWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   512      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   513          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   514          IfxScuWdt_clearCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   515          isEndInitEnabled = 1;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   516      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   517  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   518      /* MTU clock enable */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   519      MTU_CLC.U = 0x0U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   520  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   521      if (isEndInitEnabled == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   522      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   523          IfxScuWdt_setCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   524      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   525  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   526  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   527  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   528  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   529  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   530      volatile uint32 *mtuMemstat = (volatile uint32 *)((uint32)&MTU_MEMSTAT0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   531      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   532      return (*mtuMemstat & mask) != 0;
	ld.w	d15,[a2]
.L556:
	and	d15,d13
.L310:
	jne	d15,#0,.L36
.L557:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   328  >MCONTROL.U       = 0x4001;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   329      mc->MCONTROL.B.START = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   330      /* Set EndInit Watchdog (to prevent Watchdog TO)*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   331      IfxScuWdt_setSafetyEndinit(password);
	mov	d15,#16389
	st.h	[a15],d15
.L558:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   332  
	mov	d15,#20480
	st.h	[a15]2,d15
.L559:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   333      /* wait for the end of the fill operation */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   334      IfxMtu_waitForMbistDone(IfxMtu_sramTable[mbistSel].mbistDelay, 4, mbistSel);
	sha	d15,d10,#15
.L560:
	extr.u	d0,d15,#0,#16
	ld.w	d15,[a10]8
.L458:
	sha	d9,#7
.L456:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   335      IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, mc->MSTATUS.B.DONE != 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   336  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   337      while (!IfxMtu_isMbistDone(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   338      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   339          __nop();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   340      }
	mov	d4,d12
.L460:
	or	d0,d9
.L561:
	or	d0,d15
	st.h	[a15]8,d0
.L562:
	mov	d15,#16385
	st.h	[a15]4,d15
.L459:
	ld.hu	d15,[a15]4
.L563:
	insert	d15,d15,#0,#0,#1
	st.h	[a15]4,d15
.L564:
	call	IfxScuWdt_setSafetyEndinit
.L461:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   341  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   342      /* Clear EndInit Again */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   343      IfxScuWdt_clearSafetyEndinit(password);
	mul	d15,d8,#12
	movh.a	a2,#@his(IfxMtu_sramTable)
	lea	a2,[a2]@los(IfxMtu_sramTable)
.L565:
	addsc.a	a2,a2,d15,#0
.L566:
	mov	d6,d8
.L462:
	ld.w	d4,[a2]8
.L567:
	mov	d5,#4
	call	IfxMtu_waitForMbistDone
.L314:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   496  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   497  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   498  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   499  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   500  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   501      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   502      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   503      *mtuMemtest |= mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   504  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   505  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   506  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   507  IFX_INLINE void IfxMtu_enableModule(void)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   508  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   509      uint8 isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   510  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   511      if (IfxScuWdt_getCpuWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   512      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   513          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   514          IfxScuWdt_clearCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   515          isEndInitEnabled = 1;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   516      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   517  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   518      /* MTU clock enable */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   519      MTU_CLC.U = 0x0U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   520  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   521      if (isEndInitEnabled == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   522      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   523          IfxScuWdt_setCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   524      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   525  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   526  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   527  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   528  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   529  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   530      volatile uint32 *mtuMemstat = (volatile uint32 *)((uint32)&MTU_MEMSTAT0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   531      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   532      return (*mtuMemstat & mask) != 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   533  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   534  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   535  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   536  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   537  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   538      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   539      return mc->ECCS.B.TRE ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   540  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   541  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   542  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   543  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   544  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   545      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   546      return mc->ECCD.B.EOV ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   547  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   548  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   549  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   550  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   551  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   552      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
	mov.a	a2,d11
.L315:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   344  e Fail Status */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   345      if (IfxMtu_checkErrorFlags(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   346      {
	j	.L37
.L38:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   347          /* Read the Error tracking register and return saying test failed */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   348          *errorAddr = mc->ETRR[0].U;
	nop
.L37:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   496  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   497  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   498  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   499  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   500  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   501      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   502      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   503      *mtuMemtest |= mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   504  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   505  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   506  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   507  IFX_INLINE void IfxMtu_enableModule(void)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   508  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   509      uint8 isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   510  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   511      if (IfxScuWdt_getCpuWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   512      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   513          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   514          IfxScuWdt_clearCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   515          isEndInitEnabled = 1;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   516      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   517  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   518      /* MTU clock enable */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   519      MTU_CLC.U = 0x0U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   520  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   521      if (isEndInitEnabled == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   522      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   523          IfxScuWdt_setCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   524      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   525  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   526  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   527  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   528  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   529  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   530      volatile uint32 *mtuMemstat = (volatile uint32 *)((uint32)&MTU_MEMSTAT0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   531      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   532      return (*mtuMemstat & mask) != 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   533  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   534  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   535  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   536  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   537  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   538      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   539      return mc->ECCS.B.TRE ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   540  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   541  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   542  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   543  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   544  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   545      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   546      return mc->ECCD.B.EOV ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   547  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   548  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   549  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   550  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   551  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   552      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   553      uint16  status;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   554  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   555      status = mc->MSTATUS.U;
	ld.hu	d15,[a2]6
.L463:
	jz.t	d15:0,.L38
.L318:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   349     retVal     = 1U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   350      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   351  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   352      /* Disable Memory Controller */
	mov	d4,d12
	call	IfxScuWdt_clearSafetyEndinit
.L322:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   496  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   497  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   498  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   499  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   500  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   501      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   502      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   503      *mtuMemtest |= mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   504  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   505  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   506  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   507  IFX_INLINE void IfxMtu_enableModule(void)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   508  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   509      uint8 isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   510  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   511      if (IfxScuWdt_getCpuWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   512      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   513          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   514          IfxScuWdt_clearCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   515          isEndInitEnabled = 1;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   516      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   517  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   518      /* MTU clock enable */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   519      MTU_CLC.U = 0x0U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   520  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   521      if (isEndInitEnabled == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   522      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   523          IfxScuWdt_setCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   524      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   525  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   526  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   527  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   528  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   529  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   530      volatile uint32 *mtuMemstat = (volatile uint32 *)((uint32)&MTU_MEMSTAT0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   531      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   532      return (*mtuMemstat & mask) != 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   533  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   534  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   535  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   536  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   537  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   538      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   539      return mc->ECCS.B.TRE ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   540  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   541  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   542  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   543  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   544  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   545      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   546      return mc->ECCD.B.EOV ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   547  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   548  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   549  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   550  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   551  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   552      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   553      uint16  status;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   554  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   555      status = mc->MSTATUS.U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   556      return (boolean)(status & 0x01);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   557  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   558  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   559  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   560  IFX_INLINE boolean IfxMtu_isModuleEnabled(void)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   561  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   562      return MTU_CLC.B.DISS == 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   563  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   564  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   565  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   566  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   567  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   568      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   569      return (boolean)((mc->ECCD.U & IFXMTU_ERROR_FLAGS_MASK) > 0);
	ld.w	d15,[a10]4
.L464:
	mov.a	a2,d15
.L568:
	movh.a	a3,#61446
	add.a	a3,a2
	ld.hu	d15,[a3]4112
.L569:
	mov.u	d0,#32782
.L570:
	and	d15,d0
.L323:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   353  IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   354  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   355      /* for auto-init memories: wait for the end of the clear operation */
	jeq	d15,#0,.L39
.L571:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   356      while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   357      {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   358  
	ld.hu	d15,[a15]18
.L572:
	st.h	[a12],d15
.L573:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   359      /* Restore the endinit state */
	mov	d15,#1
	st.w	[a10]12,d15
.L39:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
	ld.w	d15,[a10]
.L574:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
	mov	d0,#-1
.L575:
	mov.a	a15,d15
.L455:
	xor	d0,d13
.L576:
	ld.w	d15,[a15]
.L577:
	and	d15,d0
	st.w	[a15],d15
.L327:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   496  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   497  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   498  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   499  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   500  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   501      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   502      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   503      *mtuMemtest |= mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   504  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   505  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   506  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   507  IFX_INLINE void IfxMtu_enableModule(void)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   508  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   509      uint8 isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   510  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   511      if (IfxScuWdt_getCpuWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   512      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   513          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   514          IfxScuWdt_clearCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   515          isEndInitEnabled = 1;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   516      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   517  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   518      /* MTU clock enable */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   519      MTU_CLC.U = 0x0U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   520  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   521      if (isEndInitEnabled == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   522      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   523          IfxScuWdt_setCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   524      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   525  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   526  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   527  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   528  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   529  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   530      volatile uint32 *mtuMemstat = (volatile uint32 *)((uint32)&MTU_MEMSTAT0 + 4 * (mbistSel >> 5));
	mov.a	a15,d14

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   360  (isEndInitEnabled == 1)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   361      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   362          /* Set EndInit Watchdog (to prevent Watchdog TO)*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   363          IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   364      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   365  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   366      return retVal;
.L40:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   496  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   497  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   498  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   499  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   500  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   501      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   502      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   503      *mtuMemtest |= mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   504  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   505  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   506  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   507  IFX_INLINE void IfxMtu_enableModule(void)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   508  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   509      uint8 isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   510  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   511      if (IfxScuWdt_getCpuWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   512      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   513          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   514          IfxScuWdt_clearCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   515          isEndInitEnabled = 1;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   516      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   517  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   518      /* MTU clock enable */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   519      MTU_CLC.U = 0x0U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   520  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   521      if (isEndInitEnabled == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   522      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   523          IfxScuWdt_setCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   524      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   525  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   526  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   527  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   528  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   529  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   530      volatile uint32 *mtuMemstat = (volatile uint32 *)((uint32)&MTU_MEMSTAT0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   531      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   532      return (*mtuMemstat & mask) != 0;
	ld.w	d15,[a15]
.L578:
	and	d15,d13
.L330:
	jne	d15,#0,.L40
.L579:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   367  et EndInit Watchdog (to prevent Watchdog TO)*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   368          IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   369      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   370  
	ld.w	d15,[a10]16
.L465:
	jeq	d15,#0,.L41
.L580:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   371      return retVal;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   372  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   373  
	mov	d4,d12
	call	IfxScuWdt_setSafetyEndinit
.L41:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   375  void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   376  {
	ld.w	d2,[a10]12
.L466:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   377      Ifx_MC *mc               = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
	ret
.L293:
	
__IfxMtu_runNonDestructiveInversionTest_function_end:
	.size	IfxMtu_runNonDestructiveInversionTest,__IfxMtu_runNonDestructiveInversionTest_function_end-IfxMtu_runNonDestructiveInversionTest
.L149:
	; End of function
	
	.sdecl	'.text.IfxMtu.IfxMtu_writeSramAddress',code,cluster('IfxMtu_writeSramAddress')
	.sect	'.text.IfxMtu.IfxMtu_writeSramAddress'
	.align	2
	
	.global	IfxMtu_writeSramAddress

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   378      uint8   isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   379      uint16  password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   380      password = IfxScuWdt_getSafetyWatchdogPassword();
; Function IfxMtu_writeSramAddress
.L116:
IfxMtu_writeSramAddress:	.type	func
	mov	d9,d4
.L472:
	mov	d10,d5
.L473:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   381  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   382      /* Check if the Endinit is cleared by application. If not, then handle it internally inside teh function.*/
	sha	d8,d9,#8
	fcall	.cocofun_8
.L585:
	add	d8,d0
.L586:
	mov.a	a15,d8
.L468:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   383      if (IfxScuWdt_getSafetyWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   384      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   385          /* Clear EndInit */
	mov	d11,#0
	call	IfxScuWdt_getSafetyWatchdogPassword
.L467:
	mov	d12,d2

; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     1  /**
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     2   * \file IfxScuWdt.h
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     3   * \brief SCU  basic functionality
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     4   * \ingroup IfxLld_Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     5   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     6   * \version iLLD_1_0_1_11_0
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     7   * \copyright Copyright (c) 2019 Infineon Technologies AG. All rights reserved.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     8   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	     9   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    10   *                                 IMPORTANT NOTICE
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    11   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    12   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    16   * terms of use are agreed, use of this file is subject to following:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    17  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    18  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    20  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    21   * Permission is hereby granted, free of charge, to any person or 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    22   * organization obtaining a copy of the software and accompanying 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    26   * Software is furnished to do so, all subject to the following:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    27  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    28   * The copyright notices in the Software and this entire statement, including
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    29   * the above license grant, this restriction and the following disclaimer, must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    30   * be included in all copies of the Software, in whole or in part, and all
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    31   * derivative works of the Software, unless such copies or derivative works are
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    32   * solely in the form of machine-executable object code generated by a source
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    33   * language processor.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    34  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    41   * DEALINGS IN THE SOFTWARE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    42  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    43   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    44   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    45   * This file contains the APIs for SCU Watchdog and Endinit related functions.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    46   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    47   * \defgroup IfxLld_Scu_Std_Wdt Wdt Basic Functionality
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    48   * \ingroup IfxLld_Scu_Std
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    49   * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Configuration Watchdog Configuration functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    50   * \ingroup IfxLld_Scu_Std_Wdt
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    51   * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Endinit Watchdog Endinit functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    52   * \ingroup IfxLld_Scu_Std_Wdt
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    53   * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Operative Watchdog Operative functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    54   * \ingroup IfxLld_Scu_Std_Wdt
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    55   * \defgroup IfxLld_Scu_Std_Wdt_Wdt_Endinit_Usage How to use Endinit APIs?
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    56   * \ingroup IfxLld_Scu_Std_Wdt
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    57   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    58  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    59  #ifndef IFXSCUWDT_H
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    60  #define IFXSCUWDT_H 1
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    61  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    62  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    63  /*----------------------------------Includes----------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    64  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    65  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    66  #include "_Impl/IfxScu_cfg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    67  #include "Cpu/Std/Ifx_Types.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    68  #include "IfxScu_reg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    69  #include "IfxScu_bf.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    70  #include "IfxScuWdt.asm.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    71  #include "Cpu/Std/IfxCpu_Intrinsics.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    72  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    73  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    74  /*-----------------------------------Macros-----------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    75  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    76  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    77  /** \brief Endinit operation Timeout counter
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    78   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    79  #define IFXSCUWDT_ENDINIT_WAIT_TIMEOUTCOUNT (0x100)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    80  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    81  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    82  /*-----------------------------Data Structures--------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    83  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    84  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    85  /** \brief Configuration structure for Scu Watchdog.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    86   * IfxScuWdt_Config is a type describing configuration structure of CPU and
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    87   * Safety WDT registers defined in IfxScuWdt.h file.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    88   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    89  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    90  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    91      uint16            password;                            /**< \brief password for access to WDTxCON0 reg */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    92      uint16            reload;                              /**< \brief WDT reload value */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    93      IfxScu_WDTCON1_IR inputFrequency;                      /**< \brief input frequency of the WDT */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    94      boolean           disableWatchdog;                     /**< \brief Disable Request Control Bit */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    95      boolean           enableSmuRestriction;                /**< \brief Unlock Restriction Request Control Bit */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    96      boolean           enableAutomaticPasswordChange;       /**< \brief Password Auto-sequence Request Bit */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    97      boolean           enableTimerCheck;                    /**< \brief Counter Check Request Bit */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    98      boolean           enableTimerCheckTolerance;           /**< \brief Timer Check Tolerance Request */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	    99      boolean           clrInternalResetFlag;                /**< \brief Clear Internal Reset Flag */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   100  } IfxScuWdt_Config;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   101  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   102  /** \addtogroup IfxLld_Scu_Std_Wdt_Wdt_Configuration
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   103   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   104  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   105  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   106  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   107  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   108  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   109  /** \brief SCUWDT API to initialize WDT configuration structure - Constructor
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   110   *   This API initialize the ScuWdt configuration structure to default values, these default
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   111   *   values are for software specific, not necessarily hardware reset values.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   112   *   User must use this API call before IfxScuWdt_Init API call
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   113   * \param config ScuWdt configuration structure to be initialized
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   114   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   115   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   116  IFX_EXTERN void IfxScuWdt_initConfig(IfxScuWdt_Config *config);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   117  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   118  /** \brief SCUWDT API to initialize an instance of WDT Driver which corresponds to CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   119   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   120   *   This API initialize the ScuWdt software driver and corresponding CPU WDT hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   121   *   User can configure project specific Watchdog password, Watchdog timer period and other settings
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   122   *   with this interface.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   123   *   API corresponds to one instance of the hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   124   *   User must use this API call for each instance of the WDT hardware module used.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   125   * \param wdt reference to register map of CPU WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   126   * \param config ScuWdt configuration structure
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   127   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   128   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   129  IFX_EXTERN void IfxScuWdt_initCpuWatchdog(Ifx_SCU_WDTCPU *wdt, const IfxScuWdt_Config *config);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   130  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   131  /** \brief SCUWDT API to initialize an instance of WDT Driver which corresponds to Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   132   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   133   *   This API initialize the ScuWdt software driver and corresponding safety WDT hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   134   *   User can configure project specific Watchdog password, Watchdog timer period and other settings
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   135   *   with this interface.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   136   *   API corresponds to one instance of the hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   137   *   User must use this API call for each instance of the WDT hardware module used.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   138   * \param wdt reference to register map of Safety WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   139   * \param config ScuWdt configuration structure
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   140   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   141   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   142  IFX_EXTERN void IfxScuWdt_initSafetyWatchdog(Ifx_SCU_WDTS *wdt, const IfxScuWdt_Config *config);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   143  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   144  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   145  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   146  /** \addtogroup IfxLld_Scu_Std_Wdt_Wdt_Endinit
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   147   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   148  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   149  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   150  /*-------------------------Inline Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   151  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   152  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   153  /** \brief SCUWDT Inline API to Clear ENDINIT bit provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   154   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   155   * This Inline API will disable ENDINIT functionality provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   156   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   157   * User need to use this API call before modifying any ENDINIT protected register. User must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   158   * always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   159   * ENDINIT shall not be interrupted by another interrupt/call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   160   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   161   * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   162   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   163   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   164   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   165  IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   166  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   167  /** \brief SCUWDT Inline API to Clear ENDINIT bit provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   168   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   169   * This API will disable ENDINIT functionality provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   170   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   171   * User need to use this API call before modifying any ENDINIT protected register. User must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   172   * always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   173   * ENDINIT shall not be interrupted by another interrupt/call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   174   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   175   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   176   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   177   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   178  IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   179  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   180  /** \brief SCUWDT Inline API to Set ENDINIT bit provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   181   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   182   * This API will enable ENDINIT functionality provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   183   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   184   * User need to use this API call after modifying any ENDINIT protected register.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   185   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   186   * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   187   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   188   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   189   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   190  IFX_INLINE void IfxScuWdt_setCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   191  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   192  /** \brief SCUWDT Inline API to Set ENDINIT bit provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   193   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   194   * This API will enable ENDINIT functionality provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   195   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   196   * User need to use this API call after modifying any ENDINIT protected register.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   197   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   198   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   199   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   200   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   201  IFX_INLINE void IfxScuWdt_setSafetyEndinitInline(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   202  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   203  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   204  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   205  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   206  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   207  /** \brief SCUWDT API to Clear ENDINIT bit provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   208   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   209   *   This API will disable ENDINIT functionality provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   210   *   User need to use this API call before modifying any ENDINIT protected register. User must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   211   *   always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   212   *   ENDINIT shall not be interrupted by another interrupt/call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   213   *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   214   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   215   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   216   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   217  IFX_EXTERN void IfxScuWdt_clearCpuEndinit(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   218  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   219  /** \brief SCUWDT API to Clear ENDINIT bit provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   220   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   221   * This API will disable ENDINIT functionality provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   222   * User need to use this API call before modifying any ENDINIT protected register. User must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   223   * always set the ENDINIT bit using other API IfxScuWdt_setCpuEndinit. The sequence clear and set
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   224   * ENDINIT shall not be interrupted by another interrupt/call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   225   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   226   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   227   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   228   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   229  IFX_EXTERN void IfxScuWdt_clearSafetyEndinit(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   230  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   231  /** \brief SCUWDT API to set ENDINIT bit provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   232   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   233   *   This API will enable ENDINIT functionality provided by CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   234   *   User need to use this API call after modifying any ENDINIT protected register.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   235   *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   236   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   237   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   238   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   239  IFX_EXTERN void IfxScuWdt_setCpuEndinit(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   240  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   241  /** \brief SCUWDT API to Set ENDINIT bit provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   242   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   243   * This API will enable ENDINIT functionality provided by Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   244   * User need to use this API call after modifying any ENDINIT protected register.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   245   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   246   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   247   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   248   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   249  IFX_EXTERN void IfxScuWdt_setSafetyEndinit(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   250  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   251  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   252  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   253  /** \addtogroup IfxLld_Scu_Std_Wdt_Wdt_Operative
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   254   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   255  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   256  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   257  /*-------------------------Inline Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   258  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   259  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   260  /** \brief SCUWDT Inline API to fetch current password of CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   261   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   262   * This API will fetch current Watchdog password for CPU WDT Hardware module. password is needed to be passed
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   263   * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   264   * or store the password globally in a global variable at the application memory.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   265   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   266   * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   267   * \return password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   268   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   269  IFX_INLINE uint16 IfxScuWdt_getCpuWatchdogPasswordInline(Ifx_SCU_WDTCPU *watchdog);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   270  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   271  /** \brief SCUWDT API to fetch current endinit of CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   272   * \param watchdog pointer to the watchdog register map of CPU WDT hardware instance
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   273   * \return Endinit status for the CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   274   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   275  IFX_INLINE boolean IfxScuWdt_getCpuWatchdogEndInitInline(Ifx_SCU_WDTCPU *watchdog);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   276  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   277  /** \brief SCUWDT API to fetch current endinit of Safety/System Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   278   * \return Endinit status for the Safety Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   279   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   280  IFX_INLINE boolean IfxScuWdt_getSafetyWatchdogEndInit(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   281  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   282  /** \brief SCUWDT Inline API to fetch current password of Safety Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   283   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   284   * This API will fetch current Watchdog password for Safety WDT Hardware module. password is needed to be passed
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   285   * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   286   * or store the password globally in a global variable at the application memory.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   287   * This API is only meant to be used with startup routines where function call is not possible.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   288   * \return password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   289   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   290  IFX_INLINE uint16 IfxScuWdt_getSafetyWatchdogPasswordInline(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   291  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   292  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   293  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   294  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   295  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   296  /** \brief SCUWDT API to change CPU Watchdog password.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   297   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   298   *   This API will change password to new one for the corresponding to CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   299   *   User need to have the old password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   300   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   301   * \param newPassword Application specific new password to be changed for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   302   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   303   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   304  IFX_EXTERN void IfxScuWdt_changeCpuWatchdogPassword(uint16 password, uint16 newPassword);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   305  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   306  /** \brief SCUWDT API to change CPU Watchdog timer reload value.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   307   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   308   * This API will change Watchdog timer reload value to new one for CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   309   * The Watchdog timers will be reloaded with this value after every serice of Watchdog.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   310   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   311   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   312   * \param reload Reload value for the timer.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   313   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   314   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   315  IFX_EXTERN void IfxScuWdt_changeCpuWatchdogReload(uint16 password, uint16 reload);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   316  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   317  /** \brief SCUWDT API to change Safety Watchdog password.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   318   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   319   * This API will change password to new one for the corresponding to Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   320   * User need to have the old password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   321   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   322   * \param newPassword Application specific new password to be changed for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   323   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   324   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   325  IFX_EXTERN void IfxScuWdt_changeSafetyWatchdogPassword(uint16 password, uint16 newPassword);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   326  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   327  /** \brief SCUWDT API to change Safety Watchdog timer reload value.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   328   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   329   * This API will change Watchdog timer reload value to new one for Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   330   * The Watchdog timers will be reloaded with this value after every serice of Watchdog.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   331   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   332   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   333   * \param reload Reload value for the timer.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   334   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   335   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   336  IFX_EXTERN void IfxScuWdt_changeSafetyWatchdogReload(uint16 password, uint16 reload);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   337  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   338  /** \brief SCUWDT API to disable CPU Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   339   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   340   * This API will disable Watchdog functionality of CPU WDT Hardware module. The Watchdog timers will stop counting
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   341   * after this API call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   342   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   343   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   344   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   345   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   346  IFX_EXTERN void IfxScuWdt_disableCpuWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   347  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   348  /** \brief SCUWDT API to disable Safety Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   349   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   350   * This API will disable Watchdog functionality of Safety WDT Hardware module. The Watchdog timers will stop counting
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   351   * after this API call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   352   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   353   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   354   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   355   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   356  IFX_EXTERN void IfxScuWdt_disableSafetyWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   357  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   358  /** \brief SCUWDT API to enable CPU Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   359   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   360   *   This API will enable Watchdog functionality of CPU WDT Hardware module. The Watchdog timers need to be serviced
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   361   *   periodically after this API call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   362   *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   363   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   364   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   365   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   366  IFX_EXTERN void IfxScuWdt_enableCpuWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   367  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   368  /** \brief SCUWDT API to enable Safety Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   369   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   370   * This API will enable Watchdog functionality of Safety WDT Hardware module. The Watchdog timers need to be serviced
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   371   * periodically after this API call.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   372   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   373   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   374   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   375   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   376  IFX_EXTERN void IfxScuWdt_enableSafetyWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   377  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   378  /** \brief SCUWDT API to fetch current password of CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   379   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   380   * This API will fetch current Watchdog password for CPU WDT Hardware module. password is needed to be passed
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   381   * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   382   * or store the password globally in a global variable at the application memory.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   383   * \return password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   384   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   385  IFX_EXTERN uint16 IfxScuWdt_getCpuWatchdogPassword(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   386  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   387  /** \brief SCUWDT API to fetch current endinit of CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   388   * \return Endinit status for the CPU Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   389   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   390  IFX_EXTERN boolean IfxScuWdt_getCpuWatchdogEndInit(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   391  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   392  /** \brief SCUWDT API to fetch current password of Safety Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   393   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   394   * This API will fetch current Watchdog password for Safety WDT Hardware module. password is needed to be passed
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   395   * with most of the WDT APIs. Normally this API can be used to store the password locally in the caller function
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   396   * or store the password globally in a global variable at the application memory.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   397   * \return password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   398   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   399  IFX_EXTERN uint16 IfxScuWdt_getSafetyWatchdogPassword(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   400  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   401  /** \brief SCUWDT API to service CPU Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   402   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   403   *   This API will service Watchdog functionality corresponding to CPU WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   404   *   User need to use this API call periodically. This API results in reloading of the Watchdog Timer.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   405   *   User need to have the password stored locally in the caller function, (use IfxScuWdt_getCpuWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   406   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   407   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   408   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   409  IFX_EXTERN void IfxScuWdt_serviceCpuWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   410  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   411  /** \brief SCUWDT API to service Safety Watchdog functionality.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   412   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   413   * This API will service Watchdog functionality corresponding to Safety WDT Hardware module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   414   * User need to use this API call periodically. This API results in reloading of the Watchdog Timer.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   415   * User need to have the password stored locally in the caller function, (use IfxScuWdt_getSafetyWatchdogPassword).
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   416   * \param password Existing (Application specific) password for the Watchdog module.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   417   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   418   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   419  IFX_EXTERN void IfxScuWdt_serviceSafetyWatchdog(uint16 password);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   420  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   421  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   422  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   423  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   424  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   425  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   426  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   427  /** \brief Enables the watchdog functionality with debugger connected,\n
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   428   * debug interface will also be enabled, if not enabled already.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   429   * \return Status, Success = 0, Failure = 1.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   430   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   431  IFX_EXTERN boolean IfxScuWdt_enableWatchdogWithDebugger(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   432  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   433  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   434  /*---------------------Inline Function Implementations------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   435  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   436  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   437  IFX_INLINE void IfxScuWdt_clearCpuEndinitInline(Ifx_SCU_WDTCPU *watchdog, uint16 password)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   438  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   439      if (watchdog->CON0.B.LCK)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   440      {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   441          /* see Table 1 (Password Access Bit Pattern Requirements) */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   442          watchdog->CON0.U = (1 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   443                             (0 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   444                             (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   445                             (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   446      }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   447  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   448      /* Clear ENDINT and set LCK bit in Config_0 register */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   449      watchdog->CON0.U = (0 << IFX_SCU_WDTCPU_CON0_ENDINIT_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   450                         (1 << IFX_SCU_WDTCPU_CON0_LCK_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   451                         (password << IFX_SCU_WDTCPU_CON0_PW_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   452                         (watchdog->CON0.B.REL << IFX_SCU_WDTCPU_CON0_REL_OFF);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   453  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   454      /* read back ENDINIT and wait until it has been cleared */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   455      while (watchdog->CON0.B.ENDINIT == 1)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   456      {}
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   457  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   458  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   459  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   460  IFX_INLINE void IfxScuWdt_clearSafetyEndinitInline(uint16 password)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   461  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   462      if (SCU_WDTS_CON0.B.LCK)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   463      {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   464          /* see Table 1 (Password Access Bit Pattern Requirements) */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   465          SCU_WDTS_CON0.U = (1 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   466                            (0 << IFX_SCU_WDTS_CON0_LCK_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   467                            (password << IFX_SCU_WDTS_CON0_PW_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   468                            (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   469      }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   470  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   471      /* Clear ENDINT and set LCK bit in Config_0 register */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   472      SCU_WDTS_CON0.U = (0 << IFX_SCU_WDTS_CON0_ENDINIT_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   473                        (1 << IFX_SCU_WDTS_CON0_LCK_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   474                        (password << IFX_SCU_WDTS_CON0_PW_OFF) |
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   475                        (SCU_WDTS_CON0.B.REL << IFX_SCU_WDTS_CON0_REL_OFF);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   476  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   477      /* read back ENDINIT and wait until it has been cleared */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   478      while (SCU_WDTS_CON0.B.ENDINIT == 1)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   479      {}
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   480  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   481  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   482  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   483  IFX_INLINE uint16 IfxScuWdt_getCpuWatchdogPasswordInline(Ifx_SCU_WDTCPU *watchdog)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   484  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   485      uint16 password;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   486  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   487      /* Read Password from CON0 register
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   488       * !!! NOTE: !!! when read bottom six bit of password are inverted so we have
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   489       * to toggle them before returning password */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   490      password  = watchdog->CON0.B.PW;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   491      password ^= 0x003F;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   492  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   493      return password;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   494  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   495  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   496  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   497  IFX_INLINE boolean IfxScuWdt_getCpuWatchdogEndInitInline(Ifx_SCU_WDTCPU *watchdog)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   498  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   499      return (boolean)watchdog->CON0.B.ENDINIT;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   500  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   501  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   502  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   503  IFX_INLINE boolean IfxScuWdt_getSafetyWatchdogEndInit(void)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   504  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuWdt.h	   505      return (boolean)MODULE_SCU.WDTS.CON0.B.ENDINIT;
	movh.a	a2,#61443
.L337:
	ld.w	d15,[a2]@los(0xf00360f0)
.L338:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   386  de teh function.*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   387      if (IfxScuWdt_getSafetyWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   388      {
	jz.t	d15:0,.L43
.L587:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   389          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   390          IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   391          isEndInitEnabled = 1;
	mov	d4,d12
	call	IfxScuWdt_clearSafetyEndinit
.L470:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   392      }
	mov	d11,#1
.L43:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   393  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   394      /* configure MBIST for single write opeation */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   395      uint16 mcontrolMask = 0x4000;                                                            /* set USERED flag */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   396      mc->MCONTROL.U = mcontrolMask | (1 << IFX_MC_MCONTROL_DIR_OFF);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   397      mc->CONFIG0.U  = (1 << IFX_MC_CONFIG0_NUMACCS_OFF) | (0 << IFX_MC_CONFIG0_ACCSTYPE_OFF); /* 1 write access */
	mov	d0,#16392
	st.h	[a15]4,d0
.L588:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   398      mc->CONFIG1.U  = 0;                                                                      /* ensure that linear scrambling is used */
	mov	d1,#4096
	st.h	[a15],d1
.L589:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   399  
	mov	d15,#0
	st.h	[a15]2,d15
.L590:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   400      /* Set the address to be written (RAEN = 0) */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   401      mc->RANGE.U = sramAddress;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   402  
	st.h	[a15]8,d10
.L591:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   403      /* Start operation */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   404      mc->MCONTROL.U = mcontrolMask | (1 << IFX_MC_MCONTROL_DIR_OFF) | (1 << IFX_MC_MCONTROL_START_OFF);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   405      mc->MCONTROL.U = mcontrolMask | (1 << IFX_MC_MCONTROL_DIR_OFF);
	mov	d15,#16393
	st.h	[a15]4,d15
.L592:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   406  
	st.h	[a15]4,d0
.L593:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   407      if (isEndInitEnabled == 1)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   408      {
	jeq	d11,#0,.L44
.L594:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   409          /* Set EndInit Watchdog (to prevent Watchdog TO)*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   410          IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   411      }
	mov	d4,d12
	call	IfxScuWdt_setSafetyEndinit
.L44:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   412  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   413      /* Wait for the end of the operation */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   414      IfxMtu_waitForMbistDone(IfxMtu_sramTable[mbistSel].mbistDelay, 1, mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   415      IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, mc->MSTATUS.B.DONE != 0);
	mul	d15,d9,#12
.L595:
	fcall	.cocofun_5
.L469:
	mov	d6,d9
	call	IfxMtu_waitForMbistDone
.L339:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   496  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   497  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   498  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   499  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   500  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   501      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   502      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   503      *mtuMemtest |= mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   504  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   505  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   506  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   507  IFX_INLINE void IfxMtu_enableModule(void)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   508  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   509      uint8 isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   510  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   511      if (IfxScuWdt_getCpuWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   512      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   513          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   514          IfxScuWdt_clearCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   515          isEndInitEnabled = 1;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   516      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   517  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   518      /* MTU clock enable */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   519      MTU_CLC.U = 0x0U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   520  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   521      if (isEndInitEnabled == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   522      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   523          IfxScuWdt_setCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   524      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   525  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   526  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   527  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   528  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   529  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   530      volatile uint32 *mtuMemstat = (volatile uint32 *)((uint32)&MTU_MEMSTAT0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   531      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   532      return (*mtuMemstat & mask) != 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   533  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   534  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   535  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   536  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   537  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   538      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   539      return mc->ECCS.B.TRE ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   540  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   541  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   542  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   543  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   544  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   545      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   546      return mc->ECCD.B.EOV ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   547  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   548  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   549  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   550  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   551  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   552      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
	mov.a	a15,d8
.L340:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   416  , mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   417      IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, mc->MSTATUS.B.DONE != 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   418  
	j	.L45
.L46:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   419      while (!IfxMtu_isMbistDone(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   420      {
	nop
.L45:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     1  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     2   * \file IfxMtu.h
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     3   * \brief MTU  basic functionality
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     4   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     5   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     6   * \version iLLD_1_0_1_11_0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     8   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	     9   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    10   *                                 IMPORTANT NOTICE
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    11   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    12   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    16   * terms of use are agreed, use of this file is subject to following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    17  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    18  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    20  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    22   * organization obtaining a copy of the software and accompanying 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    26   * Software is furnished to do so, all subject to the following:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    27  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    28   * The copyright notices in the Software and this entire statement, including
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    32   * solely in the form of machine-executable object code generated by a source
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    33   * language processor.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    34  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    41   * DEALINGS IN THE SOFTWARE.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    42  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    43   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    44   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    45   * \defgroup IfxLld_Mtu_Usage How to use the Mtu driver?
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    46   * \ingroup IfxLld_Mtu
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    47   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    48   * The Memory Test Unit (MTU)  controls and monitors the test, initialization and data integrity checking functions of the various internal memories in the device
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    49   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    50   * The Mtu driver provides set of routines for various Mbist operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    51   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    52   * In the following sections it will be described, how to integrate the Mtu driver into the application framework.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    53   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    54   * \section IfxLld_Mtu_SramInit Sram Initialisation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    55   * \subsection IfxLld_Mtu_Include Include Files
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    56   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    57   * Include following header file into your C code:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    58   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    59   * #include <Mtu/IfxMtu.h>
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    60   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    61   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    62   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    63   * \subsection IfxLld_Mtu_ClearSram_SyncPolling Clear Sram (Synchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    64   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    65   * The Sram initialisation in synchronous polling mode (i.e wait till the complete operation is done) can be used as:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    66   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    67   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    68   *     clearSram(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    69   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    70   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    71   * \subsection IfxLld_Mtu_ClearSram_ASyncPolling Clear Sram (Asynchronous polling mode)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    72   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    73   * The Sram initialisation can be triggered by calling IfxMtu_clearSramStart() function, then can be queried for completion in a task using IfxMtu_isMbistDone. Once it's completed, then IfxMtu_clearSramContinue() has to be
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    74   * called.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    75   * Note: The Safety Endinit watchdog has to be cleared before and set after for the IfxMtu_clearSramStart() and IfxMtu_clearSramContinue() functions.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    76   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    77   * Following code triggers Sram initilisation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    78   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    79   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    80   *     uint16 password         = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    81   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    82   *     password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    83   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    84   *     // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    85   *     IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    86   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    87   *     IfxMtu_clearSramStart(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    88   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    89   *     // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    90   *     IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    91   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    92   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    93   * Sram initialisation status can be queried in a task and once done complete the operation using:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    94   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    95   *     if (IfxMtu_isMbistDone(IfxMtu_MbistSel_cpu0Dspr))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    96   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    97   *         // Sram Clear operation done
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    98   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	    99   *         // Clear EndInit
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   100   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   101   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   102   *         IfxMtu_clearSramContinue(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   103   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   104   *         // Set EndInit Watchdog
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   105   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   106   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   107   *     else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   108   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   109   *         // Sram operation is still in progress
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   110   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   111   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   112   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   113   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   114   * \section IfxLld_Mtu_SramError Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   115   * Example usage of Sram Error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   116   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   117   * IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   118   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   119   * IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_cpu1Dspr;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   120   * Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   121   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   122   * IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   123   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   124   * // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   125   * while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   126   * {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   127   * IfxMtu_enableErrorTracking(mbistSel, TRUE);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   128   * uint32 numEtrr = 5;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   129   * // print tracked error address
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   130   * {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   131   *  Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   132   *  uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   133   *  for(uint32 i=0; i<numEtrr; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   134   *                         printf("%d: Error Address:0x%04x, Error System Address:0x%04x \n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   135   *                                    i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   136   *                                    trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   137   *                                    IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   138   *                       }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   139   *        }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   140   * }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   141   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   142   * IfxMtu_disableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   143   * IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   144   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   145   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   146   * \section IfxLld_Mtu_MemoryTest Memory Tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   147   * \subsection IfxLld_Mtu_MemoryTest_NDI Non Destructive Inversion Test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   148   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   149   * Usage Example:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   150   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   151   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   152   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   153   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   154   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   155   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   156   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   157   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   158   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   159   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   160   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   161   *         uint16 password = IfxScuWdt_getSafetyWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   162   *         uint16 errAddr = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   163   *         IfxScuWdt_clearSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   164   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   165   *        // run Non distructive inversion test for cpu0 DSPR memory (Range selection disabled)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   166   *         IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel_cpu0Dspr, 0, 0xFF, 0, &errAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   167   *       // Clear Error Flags which are set in case you want to run further tests
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   168   *         IfxMtu_clearErrorTracking(IfxMtu_MbistSel_cpu0Dspr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   169   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   170   *         IfxScuWdt_setSafetyEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   171   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   172   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   173   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   174   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   175   * \defgroup IfxLld_Mtu_Std_Utility Utility Functions
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   176   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   177   * \defgroup IfxLld_Mtu_Std_Operative MBIST Operations
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   178   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   179   * \defgroup IfxLld_Mtu_Std_ErrorTracking MBIST Error Tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   180   * \ingroup IfxLld_Mtu_Std
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   181   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   182  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   183  #ifndef IFXMTU_H
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   184  #define IFXMTU_H 1
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   185  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   186  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   187  /*----------------------------------Includes----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   188  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   189  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   190  #include "_Impl/IfxMtu_cfg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   191  #include "IfxMc_bf.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   192  #include "IfxMtu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   193  #include "IfxMc_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   194  #include "IfxScu_reg.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   195  #include "_Utilities/Ifx_Assert.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   196  #include "Scu/Std/IfxScuWdt.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   197  #include "Scu/Std/IfxScuCcu.h"
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   198  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   199  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   200  /*-----------------------------------Macros-----------------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   201  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   202  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   203  /** \brief Mask for the ERROR flags
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   204   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   205  #define IFXMTU_ERROR_FLAGS_MASK                                     \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   206      (((unsigned int)IFX_MC_ECCD_EOV_MSK << IFX_MC_ECCD_EOV_OFF) |   \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   207       ((unsigned int)IFX_MC_ECCD_CERR_MSK << IFX_MC_ECCD_CERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   208       ((unsigned int)IFX_MC_ECCD_UERR_MSK << IFX_MC_ECCD_UERR_OFF) | \ 
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   209       ((unsigned int)IFX_MC_ECCD_AERR_MSK << IFX_MC_ECCD_AERR_OFF))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   210  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   211  /** \addtogroup IfxLld_Mtu_Std_Utility
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   212   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   213  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   214  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   215  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   216  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   217  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   218  /** \brief Disables the MBIST Shell of the given SRAM
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   219   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   220   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   221   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   222   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   223   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   224   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   225   *     IfxMtu_disableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   226   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   227   *     // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   228   *     while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   229   *     {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   230   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   231   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   232   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   233  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   234  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   235  /** \brief Enables the MBIST Shell of the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   236   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   237   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   238   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   239   * Usage Example
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   240   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   241   *     // Enable MTU clock
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   242   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   243   *         uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   244   *         IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   245   *         IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   246   *         IfxScuWdt_setCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   247   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   248   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   249   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   250   *       IfxMtu_enableMbistShell(IfxMtu_MbistSel_cpu0Dtag);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   251   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   252   *       // Note: Wait for Auto-initilisation to be completed for auto-init memories like cpu-Dtag, cpu-Ptag,  Cpu-Dcache, Cpu-Pcache,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   253   *       while (IfxMtu_isAutoInitRunning(IfxMtu_MbistSel_cpu0Dtag))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   254   *       {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   255   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   256   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   257   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   258   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   259  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   260  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   261  /** \brief Enables the MTU module
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   262   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   263   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   264  IFX_INLINE void IfxMtu_enableModule(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   265  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   266  /** \brief Returns TRUE if Auto-Initialisation is running for the given SRAM.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   267   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   268   * Should be polled after MBIST enableMbistShell to ensure that an auto-init operation is finished before starting a new operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   269   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   270   * \return TRUE if auto-initialisation running.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   271   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   272  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   273  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   274  /** \brief Returns the status of whether the module is enabled or not
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   275   * \return
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   276   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   277  IFX_INLINE boolean IfxMtu_isModuleEnabled(void);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   278  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   279  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   280  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   281  /** \addtogroup IfxLld_Mtu_Std_Operative
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   282   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   283  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   284  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   285  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   286  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   287  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   288  /** \brief This Function returns the status of MBIST clear Sram operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   289   * Caution: It is recommended not to call this function continously in a loop. Use IfxMtu_ClearSram() function for Synchronous polling mode.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   290   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   291   * \return status of Mbist Clear Sram operation (TRUE - Operation completed, FALSE - Operation still in progress)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   292   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   293   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   294   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   295   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   296  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   297  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   298  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   299  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   300  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   301  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   302  /** \brief Function to Clear the MBIST SRAM (Synchronous mode).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   303   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   304   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   305   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   306   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   307   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   308   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   309   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   310  IFX_EXTERN void IfxMtu_clearSram(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   311  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   312  /** \brief This Function should be called after MBIST Clear SRAM operation is completed.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   313   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   314   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   315   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   316   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   317   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   318   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   319   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   320  IFX_EXTERN void IfxMtu_clearSramContinue(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   321  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   322  /** \brief This Function triggers the Clear the MBIST SRAM operation (Asynchronous operation). It doesn't wait till the end of operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   323   * The application has to poll the Mbist status (IfxMtu_isMbistDone()) in a task and once the operation is done, the IfxMtu_clearSramContinue() function should be called to complete the operation.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   324   * If Synchronous usage is need, use IfxMtu_clearSram() function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   325   * Note: The function should be called with safety endinit bit cleared.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   326   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   327   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   328   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   329   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   330   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   331   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   332  IFX_EXTERN void IfxMtu_clearSramStart(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   333  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   334  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   335   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   336   * \param sramAddress SRAM address which should be read
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   337   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   338   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   339   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   340   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   341   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   342  IFX_EXTERN void IfxMtu_readSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   343  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   344  /** \brief This function runs the Non-Destructive Inversion test algorithm.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   345   * Non-Destructive Inversion test can be considered as a simple linear test that is able to find all Stuck-At faults (the cell remains stuck at a value for any operation) without destroying any user data. The test accesses every Word in the address range defined by the RANGE register, four times.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   346   * Test Steps:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   347   * 1. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   348   * 2. write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   349   * 3. Read data Word including check bits
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   350   * 4. Write back all bits inverted
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   351   * At the end of this procedure the user data remains unchanged and and every bit has been set to 0 and 1. Any single Stuck-At error will be visible as a correctable error.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   352   * Note: The function clears & sets safety endinit bit while running the test to prevent watchdog TO and automatically restores the endinit state (same state at the time of entering the function) at the end.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   353   * The Error flags need to be cleared to enable further tracking after the test
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   354   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   355   * \param rangeSel enable/disable range Selection (0 - disable, 1- enable)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   356   * \param rangeAddrUp when range mode is enabled, it specifies the upper logical block address limit in 64 word increments.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   357   * \param rangeAddrLow when range mode is enabled, it specifies the lower logical block address limit.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   358   * \param errorAddr If the test fails, it contains the error address (bit0 - bit12) and memory block index (Bit13 - Bit15)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   359   * \return Test Status (0-PASS, 1- FAIL)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   360   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   361  IFX_EXTERN uint8 IfxMtu_runNonDestructiveInversionTest(IfxMtu_MbistSel mbistSel, uint8 rangeSel, uint8 rangeAddrUp, uint8 rangeAddrLow, uint16 *errorAddr);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   362  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   363  /**
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   364   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   365   * \param sramAddress SRAM address which should be written
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   366   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   367   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   368  IFX_EXTERN void IfxMtu_writeSramAddress(IfxMtu_MbistSel mbistSel, uint16 sramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   369  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   370  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   371  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   372  /** \addtogroup IfxLld_Mtu_Std_ErrorTracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   373   * \{ */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   374  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   375  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   376  /*-------------------------Inline Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   377  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   378  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   379  /** \brief Returns the status of the error tracking
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   380   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   381   * \return TRUE if error tracking enabled.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   382   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   383  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   384  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   385  /** \brief Returns the error tracking overflow status.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   386   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   387   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   388   * \return TRUE if more errors were detected since last clear than error tracking registers are available, or if more than one memory block was in error at the same time.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   389   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   390  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   391  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   392  /** \brief Returns True if any Error Flags are set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   393   * \param mbistSel Memory slection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   394   * \return True if any error Flag is set
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   395   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   396  IFX_INLINE boolean IfxMtu_checkErrorFlags(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   397  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   398  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   399  /*-------------------------Global Function Prototypes-------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   400  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   401  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   402  /** \brief Clears the error tracking registers (ETRR), valid and overflow bits.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   403   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   404   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   405   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   406   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   407   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   408   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   409   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   410  IFX_EXTERN void IfxMtu_clearErrorTracking(IfxMtu_MbistSel mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   411  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   412  /** \brief Enables the tracking of SRAM errors.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   413   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   414   * \param enable TRUE to enable error tracking, FALSE to disable error tracking.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   415   * \return None
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   416   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   417   * A coding example can be found in \ref IfxLld_Mtu_Usage
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   418   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   419   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   420  IFX_EXTERN void IfxMtu_enableErrorTracking(IfxMtu_MbistSel mbistSel, boolean enable);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   421  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   422  /** \brief Returns the descrambled system address based on a tracked SRAM error which consists of ADDR and MBI (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   423   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   424   * Please note that not all memories of the system are supported by this function.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   425   * Additional memories will be considered on request.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   426   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   427   * \param trackedSramAddress tracked SRAM address which consists of an ADDR and MBI field (SRAM address and block)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   428   * \return descrambled system address if supported by this function, otherwise 0
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   429   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   430   * Example usage: see \ref IfxMtu_getTrackedSramAddresses
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   431   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   432   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   433  IFX_EXTERN uint32 IfxMtu_getSystemAddress(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR trackedSramAddress);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   435  /** \brief Returns the tracked SRAM error addresses and memory blocks which are stored in the MBIST ETRR registers.
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   436   * CAUTION: This function should be called after enabling Mbist Shell (Refer Errata: MTU_TC.005).
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   437   * \param mbistSel Memory Selection
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   438   * \param trackedSramAddresses will contain the tracked error addresses in trackedSramAdresses[x].B.ADDR and affected blocks in sramAddresses[x].B.MBI
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   439   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   440   * The array size shall be IFXMTU_MAX_TRACKED_ADDRESSES
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   441   * \return number of tracked errors (0..IFXMTU_MAX_TRACKED_ADDRESSES)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   442   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   443   * Example usage to print out tracked errors of a given memory:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   444   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   445   * We assume that the MTU clock has already been enabled, and that the MBIST instance has been selected; e.g. for LMU:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   446   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   447   *     uint16 password = IfxScuWdt_getCpuWatchdogPassword();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   448   *     IfxScuWdt_clearCpuEndinit(password);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   449   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   450   *     IfxMtu_enableModule();
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   451   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   452   *     IfxMtu_MbistSel mbistSel = IfxMtu_MbistSel_lmu;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   453   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   454   *     IfxMtu_enableMbistShell(mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   455   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   456   *     // for auto-init memories: wait for the end of the clear operation
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   457   *     while (IfxMtu_isAutoInitRunning(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   458   *         {}
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   459   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   460   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   461   * Now the tracking information can be retrieved with:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   462   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   463   * \code
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   464   *     {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   465   *         Ifx_MC_ETRR trackedSramAddresses[IFXMTU_MAX_TRACKED_ADDRESSES];
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   466   *         uint8  numTrackedAddresses = IfxMtu_getTrackedSramAddresses(mbistSel, trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   467   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   468   *         clib_ver_printf("Tracked addresses: %d (Overflow: %d)\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   469   *                         numTrackedAddresses,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   470   *                         IfxMtu_isErrorTrackingOverflow(mbistSel) ? 1 : 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   471   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   472   *         for(int i=0; i<numTrackedAddresses; ++i) {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   473   *             clib_ver_printf("%d: A:0x%04x MBI:%d -> SystemAddress: 0x%08x\n",
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   474   *                             i,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   475   *                             trackedSramAddresses[i].B.ADDR,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   476   *                             trackedSramAddresses[i].B.MBI,
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   477   *                             IfxMtu_getSystemAddress(mbistSel, trackedSramAddresses[i]));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   478   *         }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   479   *     }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   480   * \endcode
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   481   *
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   482   */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   483  IFX_EXTERN uint8 IfxMtu_getTrackedSramAddresses(IfxMtu_MbistSel mbistSel, Ifx_MC_ETRR *trackedSramAddresses);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   484  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   485  /** \} */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   486  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   487  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   488  /*---------------------Inline Function Implementations------------------------*/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   489  /******************************************************************************/
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   490  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   491  IFX_INLINE void IfxMtu_disableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   492  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   493      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   494      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   495      *mtuMemtest &= ~mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   496  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   497  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   498  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   499  IFX_INLINE void IfxMtu_enableMbistShell(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   500  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   501      volatile uint32 *mtuMemtest = (volatile uint32 *)((uint32)&MTU_MEMTEST0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   502      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   503      *mtuMemtest |= mask;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   504  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   505  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   506  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   507  IFX_INLINE void IfxMtu_enableModule(void)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   508  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   509      uint8 isEndInitEnabled = 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   510  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   511      if (IfxScuWdt_getCpuWatchdogEndInit() == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   512      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   513          /* Clear EndInit */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   514          IfxScuWdt_clearCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   515          isEndInitEnabled = 1;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   516      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   517  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   518      /* MTU clock enable */
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   519      MTU_CLC.U = 0x0U;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   520  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   521      if (isEndInitEnabled == 1U)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   522      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   523          IfxScuWdt_setCpuEndinit(IfxScuWdt_getCpuWatchdogPassword());
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   524      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   525  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   526  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   527  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   528  IFX_INLINE boolean IfxMtu_isAutoInitRunning(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   529  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   530      volatile uint32 *mtuMemstat = (volatile uint32 *)((uint32)&MTU_MEMSTAT0 + 4 * (mbistSel >> 5));
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   531      uint32           mask       = 1 << (mbistSel & 0x1f);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   532      return (*mtuMemstat & mask) != 0;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   533  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   534  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   535  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   536  IFX_INLINE boolean IfxMtu_isErrorTrackingEnabled(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   537  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   538      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   539      return mc->ECCS.B.TRE ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   540  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   541  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   542  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   543  IFX_INLINE boolean IfxMtu_isErrorTrackingOverflow(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   544  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   545      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   546      return mc->ECCD.B.EOV ? TRUE : FALSE;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   547  }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   548  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   549  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   550  IFX_INLINE boolean IfxMtu_isMbistDone(IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   551  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   552      Ifx_MC *mc = (Ifx_MC *)(IFXMTU_MC_ADDRESS_BASE + 0x100 * mbistSel);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   553      uint16  status;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   554  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.h	   555      status = mc->MSTATUS.U;
	ld.hu	d15,[a15]6
.L474:
	jz.t	d15:0,.L46
.L343:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   421   mc->MSTATUS.B.DONE != 0);
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   422  
	ret
.L331:
	
__IfxMtu_writeSramAddress_function_end:
	.size	IfxMtu_writeSramAddress,__IfxMtu_writeSramAddress_function_end-IfxMtu_writeSramAddress
.L154:
	; End of function
	
	.sdecl	'.text.IfxMtu.IfxMtu_waitForMbistDone',code,cluster('IfxMtu_waitForMbistDone')
	.sect	'.text.IfxMtu.IfxMtu_waitForMbistDone'
	.align	2
	

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   423      while (!IfxMtu_isMbistDone(mbistSel))
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   424      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   425          __nop();
; Function IfxMtu_waitForMbistDone
.L118:
IfxMtu_waitForMbistDone:	.type	func

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   426      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   427  }
	movh.a	a15,#61443
	ld.bu	d15,[a15]@los(0xf0036032)
.L636:
	mov	e8,d5,d4
	sub.a	a10,#8
.L475:
	and	d0,d15,#15
	ld.bu	d15,[a15]@los(0xf0036031)
	and	d15,#15
.L637:
	div	e0,d0,d15
.L638:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   428  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   429  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   430  IFX_STATIC void IfxMtu_waitForMbistDone(uint32 towerDepth, uint8 numInstructions, IfxMtu_MbistSel mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   431  {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   432      uint32          waitFact = (SCU_CCUCON0.B.SPBDIV / SCU_CCUCON0.B.SRIDIV) * numInstructions;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   433      volatile uint32 waitTime;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   434  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   435      switch (mbistSel)
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   436      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   437      case IfxMtu_MbistSel_gtmFifo:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   438      case IfxMtu_MbistSel_gtmMcs0:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   439      case IfxMtu_MbistSel_gtmMcs1:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   440      case IfxMtu_MbistSel_gtmDpll1a:
	mov	d15,#22
.L477:
	mul	d0,d9
.L478:
	jeq	d15,d6,.L47
.L639:
	mov	d15,#28
	jeq	d15,d6,.L48
.L640:
	mov	d15,#29
	jeq	d15,d6,.L49
.L641:
	mov	d15,#30
	jeq	d15,d6,.L50
.L642:
	mov	d15,#31
	jeq	d15,d6,.L51
.L643:
	mov	d15,#32
	jeq	d15,d6,.L52
.L644:
	mov	d15,#33
	jeq	d15,d6,.L53
.L645:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   441      case IfxMtu_MbistSel_gtmDpll1b:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   442      case IfxMtu_MbistSel_gtmDpll2:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   443          waitFact = waitFact * SCU_CCUCON1.B.GTMDIV;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   444          break;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   445      case IfxMtu_MbistSel_ethermac:
	mov	d15,#34
	jeq	d15,d6,.L54
.L646:
	mov	d15,#36
	jeq	d15,d6,.L55
.L647:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   446          waitFact = waitFact * SCU_CCUCON1.B.GTMDIV;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   447          break;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   448  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   449      case IfxMtu_MbistSel_mcan:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   450      case IfxMtu_MbistSel_psi5:
	mov	d15,#38
	jeq	d15,d6,.L56
.L648:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   451          waitFact = waitFact * SCU_CCUCON0.B.BAUD1DIV;
	mov	d15,#39
	jeq	d15,d6,.L57
.L649:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   452  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   453          break;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   454  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   455      case IfxMtu_MbistSel_erayObf:
	mov	d15,#40
	jeq	d15,d6,.L58
.L650:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   456      case IfxMtu_MbistSel_erayIbfTbf:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   457          waitFact = (IfxScuCcu_getSriFrequency() / IfxScuCcu_getPll2ErayFrequency()) * numInstructions;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   458          break;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   459  
	mov	d15,#46
	jeq	d15,d6,.L59
.L651:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   460      case IfxMtu_MbistSel_erayMbf:
	mov	d15,#47
	jeq	d15,d6,.L60
.L652:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   461          waitFact = (IfxScuCcu_getSriFrequency() / IfxScuCcu_getPll2ErayFrequency()) * numInstructions * 4;
	mov	d15,#48
	jeq	d15,d6,.L61
.L653:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   462          break;
	mov	d15,#49
	jeq	d15,d6,.L62
.L654:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   463  
	mov	d15,#50
	jeq	d15,d6,.L63
.L655:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   464      case IfxMtu_MbistSel_emem0:
	mov	d15,#51
	jeq	d15,d6,.L64
.L656:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   465      case IfxMtu_MbistSel_emem1:
	mov	d15,#52
	jeq	d15,d6,.L65
.L657:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   466      case IfxMtu_MbistSel_emem2:
	mov	d15,#53
	jeq	d15,d6,.L66
.L658:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   467      case IfxMtu_MbistSel_emem3:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   468      case IfxMtu_MbistSel_emem4:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   469      case IfxMtu_MbistSel_emem5:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   470      case IfxMtu_MbistSel_emem6:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   471      case IfxMtu_MbistSel_emem7:
	mov	d15,#78
	jeq	d15,d6,.L67
.L659:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   472      case IfxMtu_MbistSel_ememXtm0:
	mov	d15,#80
	jeq	d15,d6,.L68
.L660:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   473      case IfxMtu_MbistSel_ememXtm1:
	mov	d15,#81
	jeq	d15,d6,.L69
.L661:
	mov	d15,#84
	jeq	d15,d6,.L70
.L662:
	mov	d15,#85
	jeq	d15,d6,.L71
.L663:
	mov	d15,#86
	jeq	d15,d6,.L72
.L664:
	mov	d15,#87
	jeq	d15,d6,.L73
	j	.L74
.L47:
.L53:
.L52:
.L51:
.L50:
.L49:
.L48:
	ld.bu	d15,[a15]@los(0xf0036035)
.L665:
	extr.u	d15,d15,#4,#4
	j	.L75
.L54:
.L55:
	ld.bu	d15,[a15]@los(0xf0036030)
.L666:
	j	.L76
.L57:
.L56:
	call	IfxScuCcu_getSriFrequency
.L476:
	mov	d10,d2

; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     1  /**
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     2   * \file IfxScuCcu.h
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     3   * \brief SCU  basic functionality
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     4   * \ingroup IfxLld_Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     5   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     6   * \version iLLD_1_0_1_11_0
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     8   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     9   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    10   *                                 IMPORTANT NOTICE
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    11   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    12   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    16   * terms of use are agreed, use of this file is subject to following:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    17  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    18  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    20  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    22   * organization obtaining a copy of the software and accompanying 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    26   * Software is furnished to do so, all subject to the following:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    27  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    28   * The copyright notices in the Software and this entire statement, including
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    32   * solely in the form of machine-executable object code generated by a source
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    33   * language processor.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    34  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    41   * DEALINGS IN THE SOFTWARE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    42  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    43   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    44   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    45   * \defgroup IfxLld_Scu SCU
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    46   * \addtogroup IfxLld_Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    47   * \{
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    48   * \defgroup IfxLld_ScuCcu How to use the Scu Clock driver?
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    49   * \addtogroup IfxLld_ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    50   * \{
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    51   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    52   * The Scu Clock control unit driver provides a default configuration for pll and Clock initialisation and set of peripheral clock configuration functions.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    53   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    54   * In the following sections it will be described, how to integrate the driver into the application framework.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    55   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    56   * \section IfxLld_ScuCcu_Std_Preparation Preparation
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    57   * \subsection IfxLld_ScuCcu_Std_Include Include Files
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    58   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    59   * Include following header file into your C code:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    60   * \code
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    61   * #include <Scu/Std/IfxScuCcu.h>
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    62   * \endcode
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    63   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    64   * \subsection IfxLld_ScuCcu_Std_Variables Variables
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    65   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    66   * Declare the Clock Configuration variables in your C code:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    67   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    68   * \code
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    69   * // used globally
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    70   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    71   * // configuration for the PLL  steps
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    72   * static IfxScuCcu_PllStepsConfig IfxScuCcu_testPllConfigSteps[] = {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    73   *     IFXSCU_CFG_PLL_STEPS
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    74   * };
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    75   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    76   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    77   * // Default configuration for the Clock Configuration
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    78   * IfxScuCcu_Config                      IfxScuCcu_testClockConfig = {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    79   *     {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    80   *        sizeof(IfxScuCcu_testPllConfigSteps) / sizeof(IfxScuCcu_PllStepsConfig),
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    81   *        (IfxScuCcu_PllStepsConfig *)IfxScuCcu_testPllConfigSteps,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    82   *        IFXSCU_CFG_PLL_INITIAL_STEP,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    83   *     },
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    84   *     IFXSCU_CFG_CLK_DISTRIBUTION,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    85   *     IFXSCU_CFG_FLASH_WAITSTATE,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    86   *     IFX_CFG_SCU_XTAL_FREQUENCY
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    87   * };
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    88   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    89   * \endcode
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    90   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    91   * \subsection IfxLld_ScuCcu_Std_Init Module Initialisation
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    92   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    93   * The module initialisation can be done in the same function. Here an example:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    94   * \code
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    95   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    96   *        // standard PLL & clock initialisation
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    97   *         IfxScuCcu_init(&IfxScuCcu_testClockConfig);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    98   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    99   * \endcode
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   100   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   101   *    The PLL and clocks are now initialised based on the IFXSCU_CFG_XTAL_FREQ and  IFXSCU_CFG_PLL_FREQ values configured in Ifx_Cfg.h.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   102   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   103   * \}
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   104   * \}
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   105   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   106   * \defgroup IfxLld_Scu_Std_Ccu Ccu Basic Functionality
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   107   * \ingroup IfxLld_Scu_Std
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   108   * \defgroup IfxLld_Scu_Std_Ccu_Ccu Clock Control Functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   109   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   110   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Operative Clock Control Operative Functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   111   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   112   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Configuration Clock Control Configuration Functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   113   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   114   * \defgroup IfxLld_Scu_Std_Ccu_Enum Enumerations
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   115   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   116   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   117  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   118  #ifndef IFXSCUCCU_H
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   119  #define IFXSCUCCU_H 1
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   120  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   121  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   122  /*----------------------------------Includes----------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   123  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   124  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   125  #include "_Impl/IfxScu_cfg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   126  #include "Scu/Std/IfxScuWdt.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   127  #include "Cpu/Std/IfxCpu.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   128  #include "IfxStm_reg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   129  #include "IfxScu_reg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   130  #include "IfxFlash_reg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   131  #include "_PinMap/IfxScu_PinMap.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   132  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   133  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   134  /*-----------------------------------Macros-----------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   135  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   136  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   137  /** \brief Oscillator stability check timeout count
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   138   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   139  #define IFXSCUCCU_OSC_STABLECHK_TIME (640)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   140  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   141  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   142  /*------------------------------Type Definitions------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   143  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   144  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   145  /** \brief Function pointer type for the hooks
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   146   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   147   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   148  typedef void (*IfxScuCcu_PllStepsFunctionHook)(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   149  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   150  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   151  /*--------------------------------Enumerations--------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   152  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   153  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   154  /** \addtogroup IfxLld_Scu_Std_Ccu_Enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   155   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   156  /** \brief MODULE_SCU.PLLCON1.B.K1DIV, specifies the K1-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   157   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   158  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   159  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   160      IfxScuCcu_K1divider_1 = 0,      /**< \brief K1-Divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   161      IfxScuCcu_K1divider_2,          /**< \brief K1-Divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   162      IfxScuCcu_K1divider_3,          /**< \brief K1-Divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   163      IfxScuCcu_K1divider_4,          /**< \brief K1-Divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   164      IfxScuCcu_K1divider_5,          /**< \brief K1-Divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   165      IfxScuCcu_K1divider_6,          /**< \brief K1-Divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   166      IfxScuCcu_K1divider_7,          /**< \brief K1-Divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   167      IfxScuCcu_K1divider_8,          /**< \brief K1-Divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   168      IfxScuCcu_K1divider_9,          /**< \brief K1-Divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   169      IfxScuCcu_K1divider_10,         /**< \brief K1-Divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   170      IfxScuCcu_K1divider_11,         /**< \brief K1-Divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   171      IfxScuCcu_K1divider_12,         /**< \brief K1-Divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   172      IfxScuCcu_K1divider_13,         /**< \brief K1-Divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   173      IfxScuCcu_K1divider_14,         /**< \brief K1-Divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   174      IfxScuCcu_K1divider_15,         /**< \brief K1-Divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   175      IfxScuCcu_K1divider_16,         /**< \brief K1-Divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   176      IfxScuCcu_K1divider_17,         /**< \brief K1-Divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   177      IfxScuCcu_K1divider_18,         /**< \brief K1-Divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   178      IfxScuCcu_K1divider_19,         /**< \brief K1-Divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   179      IfxScuCcu_K1divider_20,         /**< \brief K1-Divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   180      IfxScuCcu_K1divider_21,         /**< \brief K1-Divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   181      IfxScuCcu_K1divider_22,         /**< \brief K1-Divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   182      IfxScuCcu_K1divider_23,         /**< \brief K1-Divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   183      IfxScuCcu_K1divider_24,         /**< \brief K1-Divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   184      IfxScuCcu_K1divider_25,         /**< \brief K1-Divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   185      IfxScuCcu_K1divider_26,         /**< \brief K1-Divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   186      IfxScuCcu_K1divider_27,         /**< \brief K1-Divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   187      IfxScuCcu_K1divider_28,         /**< \brief K1-Divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   188      IfxScuCcu_K1divider_29,         /**< \brief K1-Divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   189      IfxScuCcu_K1divider_30,         /**< \brief K1-Divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   190      IfxScuCcu_K1divider_31,         /**< \brief K1-Divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   191      IfxScuCcu_K1divider_32,         /**< \brief K1-Divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   192      IfxScuCcu_K1divider_33,         /**< \brief K1-Divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   193      IfxScuCcu_K1divider_34,         /**< \brief K1-Divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   194      IfxScuCcu_K1divider_35,         /**< \brief K1-Divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   195      IfxScuCcu_K1divider_36,         /**< \brief K1-Divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   196      IfxScuCcu_K1divider_37,         /**< \brief K1-Divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   197      IfxScuCcu_K1divider_38,         /**< \brief K1-Divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   198      IfxScuCcu_K1divider_39,         /**< \brief K1-Divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   199      IfxScuCcu_K1divider_40,         /**< \brief K1-Divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   200      IfxScuCcu_K1divider_41,         /**< \brief K1-Divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   201      IfxScuCcu_K1divider_42,         /**< \brief K1-Divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   202      IfxScuCcu_K1divider_43,         /**< \brief K1-Divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   203      IfxScuCcu_K1divider_44,         /**< \brief K1-Divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   204      IfxScuCcu_K1divider_45,         /**< \brief K1-Divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   205      IfxScuCcu_K1divider_46,         /**< \brief K1-Divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   206      IfxScuCcu_K1divider_47,         /**< \brief K1-Divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   207      IfxScuCcu_K1divider_48,         /**< \brief K1-Divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   208      IfxScuCcu_K1divider_49,         /**< \brief K1-Divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   209      IfxScuCcu_K1divider_50,         /**< \brief K1-Divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   210      IfxScuCcu_K1divider_51,         /**< \brief K1-Divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   211      IfxScuCcu_K1divider_52,         /**< \brief K1-Divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   212      IfxScuCcu_K1divider_53,         /**< \brief K1-Divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   213      IfxScuCcu_K1divider_54,         /**< \brief K1-Divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   214      IfxScuCcu_K1divider_55,         /**< \brief K1-Divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   215      IfxScuCcu_K1divider_56,         /**< \brief K1-Divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   216      IfxScuCcu_K1divider_57,         /**< \brief K1-Divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   217      IfxScuCcu_K1divider_58,         /**< \brief K1-Divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   218      IfxScuCcu_K1divider_59,         /**< \brief K1-Divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   219      IfxScuCcu_K1divider_60,         /**< \brief K1-Divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   220      IfxScuCcu_K1divider_61,         /**< \brief K1-Divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   221      IfxScuCcu_K1divider_62,         /**< \brief K1-Divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   222      IfxScuCcu_K1divider_63,         /**< \brief K1-Divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   223      IfxScuCcu_K1divider_64,         /**< \brief K1-Divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   224      IfxScuCcu_K1divider_65,         /**< \brief K1-Divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   225      IfxScuCcu_K1divider_66,         /**< \brief K1-Divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   226      IfxScuCcu_K1divider_67,         /**< \brief K1-Divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   227      IfxScuCcu_K1divider_68,         /**< \brief K1-Divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   228      IfxScuCcu_K1divider_69,         /**< \brief K1-Divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   229      IfxScuCcu_K1divider_70,         /**< \brief K1-Divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   230      IfxScuCcu_K1divider_71,         /**< \brief K1-Divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   231      IfxScuCcu_K1divider_72,         /**< \brief K1-Divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   232      IfxScuCcu_K1divider_73,         /**< \brief K1-Divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   233      IfxScuCcu_K1divider_74,         /**< \brief K1-Divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   234      IfxScuCcu_K1divider_75,         /**< \brief K1-Divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   235      IfxScuCcu_K1divider_76,         /**< \brief K1-Divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   236      IfxScuCcu_K1divider_77,         /**< \brief K1-Divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   237      IfxScuCcu_K1divider_78,         /**< \brief K1-Divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   238      IfxScuCcu_K1divider_79,         /**< \brief K1-Divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   239      IfxScuCcu_K1divider_80,         /**< \brief K1-Divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   240      IfxScuCcu_K1divider_81,         /**< \brief K1-Divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   241      IfxScuCcu_K1divider_82,         /**< \brief K1-Divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   242      IfxScuCcu_K1divider_83,         /**< \brief K1-Divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   243      IfxScuCcu_K1divider_84,         /**< \brief K1-Divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   244      IfxScuCcu_K1divider_85,         /**< \brief K1-Divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   245      IfxScuCcu_K1divider_86,         /**< \brief K1-Divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   246      IfxScuCcu_K1divider_87,         /**< \brief K1-Divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   247      IfxScuCcu_K1divider_88,         /**< \brief K1-Divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   248      IfxScuCcu_K1divider_89,         /**< \brief K1-Divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   249      IfxScuCcu_K1divider_90,         /**< \brief K1-Divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   250      IfxScuCcu_K1divider_91,         /**< \brief K1-Divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   251      IfxScuCcu_K1divider_92,         /**< \brief K1-Divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   252      IfxScuCcu_K1divider_93,         /**< \brief K1-Divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   253      IfxScuCcu_K1divider_94,         /**< \brief K1-Divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   254      IfxScuCcu_K1divider_95,         /**< \brief K1-Divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   255      IfxScuCcu_K1divider_96,         /**< \brief K1-Divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   256      IfxScuCcu_K1divider_97,         /**< \brief K1-Divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   257      IfxScuCcu_K1divider_98,         /**< \brief K1-Divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   258      IfxScuCcu_K1divider_99,         /**< \brief K1-Divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   259      IfxScuCcu_K1divider_100,        /**< \brief K1-Divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   260      IfxScuCcu_K1divider_101,        /**< \brief K1-Divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   261      IfxScuCcu_K1divider_102,        /**< \brief K1-Divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   262      IfxScuCcu_K1divider_103,        /**< \brief K1-Divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   263      IfxScuCcu_K1divider_104,        /**< \brief K1-Divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   264      IfxScuCcu_K1divider_105,        /**< \brief K1-Divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   265      IfxScuCcu_K1divider_106,        /**< \brief K1-Divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   266      IfxScuCcu_K1divider_107,        /**< \brief K1-Divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   267      IfxScuCcu_K1divider_108,        /**< \brief K1-Divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   268      IfxScuCcu_K1divider_109,        /**< \brief K1-Divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   269      IfxScuCcu_K1divider_110,        /**< \brief K1-Divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   270      IfxScuCcu_K1divider_111,        /**< \brief K1-Divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   271      IfxScuCcu_K1divider_112,        /**< \brief K1-Divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   272      IfxScuCcu_K1divider_113,        /**< \brief K1-Divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   273      IfxScuCcu_K1divider_114,        /**< \brief K1-Divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   274      IfxScuCcu_K1divider_115,        /**< \brief K1-Divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   275      IfxScuCcu_K1divider_116,        /**< \brief K1-Divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   276      IfxScuCcu_K1divider_117,        /**< \brief K1-Divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   277      IfxScuCcu_K1divider_118,        /**< \brief K1-Divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   278      IfxScuCcu_K1divider_119,        /**< \brief K1-Divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   279      IfxScuCcu_K1divider_120,        /**< \brief K1-Divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   280      IfxScuCcu_K1divider_121,        /**< \brief K1-Divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   281      IfxScuCcu_K1divider_122,        /**< \brief K1-Divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   282      IfxScuCcu_K1divider_123,        /**< \brief K1-Divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   283      IfxScuCcu_K1divider_124,        /**< \brief K1-Divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   284      IfxScuCcu_K1divider_125,        /**< \brief K1-Divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   285      IfxScuCcu_K1divider_126,        /**< \brief K1-Divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   286      IfxScuCcu_K1divider_127,        /**< \brief K1-Divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   287      IfxScuCcu_K1divider_128         /**< \brief K1-Divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   288  } IfxScuCcu_K1divider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   289  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   290  /** \brief MODULE_SCU.PLLCON1.B.K2DIV, specifies the K2-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   291   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   292  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   293  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   294      IfxScuCcu_K2divider_1 = 0,      /**< \brief K2-Divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   295      IfxScuCcu_K2divider_2,          /**< \brief K2-Divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   296      IfxScuCcu_K2divider_3,          /**< \brief K2-Divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   297      IfxScuCcu_K2divider_4,          /**< \brief K2-Divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   298      IfxScuCcu_K2divider_5,          /**< \brief K2-Divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   299      IfxScuCcu_K2divider_6,          /**< \brief K2-Divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   300      IfxScuCcu_K2divider_7,          /**< \brief K2-Divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   301      IfxScuCcu_K2divider_8,          /**< \brief K2-Divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   302      IfxScuCcu_K2divider_9,          /**< \brief K2-Divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   303      IfxScuCcu_K2divider_10,         /**< \brief K2-Divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   304      IfxScuCcu_K2divider_11,         /**< \brief K2-Divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   305      IfxScuCcu_K2divider_12,         /**< \brief K2-Divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   306      IfxScuCcu_K2divider_13,         /**< \brief K2-Divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   307      IfxScuCcu_K2divider_14,         /**< \brief K2-Divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   308      IfxScuCcu_K2divider_15,         /**< \brief K2-Divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   309      IfxScuCcu_K2divider_16,         /**< \brief K2-Divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   310      IfxScuCcu_K2divider_17,         /**< \brief K2-Divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   311      IfxScuCcu_K2divider_18,         /**< \brief K2-Divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   312      IfxScuCcu_K2divider_19,         /**< \brief K2-Divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   313      IfxScuCcu_K2divider_20,         /**< \brief K2-Divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   314      IfxScuCcu_K2divider_21,         /**< \brief K2-Divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   315      IfxScuCcu_K2divider_22,         /**< \brief K2-Divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   316      IfxScuCcu_K2divider_23,         /**< \brief K2-Divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   317      IfxScuCcu_K2divider_24,         /**< \brief K2-Divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   318      IfxScuCcu_K2divider_25,         /**< \brief K2-Divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   319      IfxScuCcu_K2divider_26,         /**< \brief K2-Divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   320      IfxScuCcu_K2divider_27,         /**< \brief K2-Divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   321      IfxScuCcu_K2divider_28,         /**< \brief K2-Divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   322      IfxScuCcu_K2divider_29,         /**< \brief K2-Divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   323      IfxScuCcu_K2divider_30,         /**< \brief K2-Divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   324      IfxScuCcu_K2divider_31,         /**< \brief K2-Divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   325      IfxScuCcu_K2divider_32,         /**< \brief K2-Divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   326      IfxScuCcu_K2divider_33,         /**< \brief K2-Divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   327      IfxScuCcu_K2divider_34,         /**< \brief K2-Divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   328      IfxScuCcu_K2divider_35,         /**< \brief K2-Divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   329      IfxScuCcu_K2divider_36,         /**< \brief K2-Divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   330      IfxScuCcu_K2divider_37,         /**< \brief K2-Divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   331      IfxScuCcu_K2divider_38,         /**< \brief K2-Divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   332      IfxScuCcu_K2divider_39,         /**< \brief K2-Divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   333      IfxScuCcu_K2divider_40,         /**< \brief K2-Divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   334      IfxScuCcu_K2divider_41,         /**< \brief K2-Divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   335      IfxScuCcu_K2divider_42,         /**< \brief K2-Divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   336      IfxScuCcu_K2divider_43,         /**< \brief K2-Divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   337      IfxScuCcu_K2divider_44,         /**< \brief K2-Divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   338      IfxScuCcu_K2divider_45,         /**< \brief K2-Divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   339      IfxScuCcu_K2divider_46,         /**< \brief K2-Divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   340      IfxScuCcu_K2divider_47,         /**< \brief K2-Divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   341      IfxScuCcu_K2divider_48,         /**< \brief K2-Divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   342      IfxScuCcu_K2divider_49,         /**< \brief K2-Divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   343      IfxScuCcu_K2divider_50,         /**< \brief K2-Divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   344      IfxScuCcu_K2divider_51,         /**< \brief K2-Divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   345      IfxScuCcu_K2divider_52,         /**< \brief K2-Divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   346      IfxScuCcu_K2divider_53,         /**< \brief K2-Divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   347      IfxScuCcu_K2divider_54,         /**< \brief K2-Divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   348      IfxScuCcu_K2divider_55,         /**< \brief K2-Divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   349      IfxScuCcu_K2divider_56,         /**< \brief K2-Divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   350      IfxScuCcu_K2divider_57,         /**< \brief K2-Divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   351      IfxScuCcu_K2divider_58,         /**< \brief K2-Divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   352      IfxScuCcu_K2divider_59,         /**< \brief K2-Divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   353      IfxScuCcu_K2divider_60,         /**< \brief K2-Divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   354      IfxScuCcu_K2divider_61,         /**< \brief K2-Divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   355      IfxScuCcu_K2divider_62,         /**< \brief K2-Divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   356      IfxScuCcu_K2divider_63,         /**< \brief K2-Divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   357      IfxScuCcu_K2divider_64,         /**< \brief K2-Divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   358      IfxScuCcu_K2divider_65,         /**< \brief K2-Divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   359      IfxScuCcu_K2divider_66,         /**< \brief K2-Divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   360      IfxScuCcu_K2divider_67,         /**< \brief K2-Divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   361      IfxScuCcu_K2divider_68,         /**< \brief K2-Divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   362      IfxScuCcu_K2divider_69,         /**< \brief K2-Divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   363      IfxScuCcu_K2divider_70,         /**< \brief K2-Divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   364      IfxScuCcu_K2divider_71,         /**< \brief K2-Divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   365      IfxScuCcu_K2divider_72,         /**< \brief K2-Divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   366      IfxScuCcu_K2divider_73,         /**< \brief K2-Divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   367      IfxScuCcu_K2divider_74,         /**< \brief K2-Divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   368      IfxScuCcu_K2divider_75,         /**< \brief K2-Divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   369      IfxScuCcu_K2divider_76,         /**< \brief K2-Divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   370      IfxScuCcu_K2divider_77,         /**< \brief K2-Divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   371      IfxScuCcu_K2divider_78,         /**< \brief K2-Divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   372      IfxScuCcu_K2divider_79,         /**< \brief K2-Divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   373      IfxScuCcu_K2divider_80,         /**< \brief K2-Divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   374      IfxScuCcu_K2divider_81,         /**< \brief K2-Divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   375      IfxScuCcu_K2divider_82,         /**< \brief K2-Divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   376      IfxScuCcu_K2divider_83,         /**< \brief K2-Divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   377      IfxScuCcu_K2divider_84,         /**< \brief K2-Divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   378      IfxScuCcu_K2divider_85,         /**< \brief K2-Divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   379      IfxScuCcu_K2divider_86,         /**< \brief K2-Divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   380      IfxScuCcu_K2divider_87,         /**< \brief K2-Divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   381      IfxScuCcu_K2divider_88,         /**< \brief K2-Divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   382      IfxScuCcu_K2divider_89,         /**< \brief K2-Divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   383      IfxScuCcu_K2divider_90,         /**< \brief K2-Divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   384      IfxScuCcu_K2divider_91,         /**< \brief K2-Divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   385      IfxScuCcu_K2divider_92,         /**< \brief K2-Divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   386      IfxScuCcu_K2divider_93,         /**< \brief K2-Divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   387      IfxScuCcu_K2divider_94,         /**< \brief K2-Divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   388      IfxScuCcu_K2divider_95,         /**< \brief K2-Divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   389      IfxScuCcu_K2divider_96,         /**< \brief K2-Divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   390      IfxScuCcu_K2divider_97,         /**< \brief K2-Divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   391      IfxScuCcu_K2divider_98,         /**< \brief K2-Divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   392      IfxScuCcu_K2divider_99,         /**< \brief K2-Divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   393      IfxScuCcu_K2divider_100,        /**< \brief K2-Divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   394      IfxScuCcu_K2divider_101,        /**< \brief K2-Divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   395      IfxScuCcu_K2divider_102,        /**< \brief K2-Divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   396      IfxScuCcu_K2divider_103,        /**< \brief K2-Divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   397      IfxScuCcu_K2divider_104,        /**< \brief K2-Divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   398      IfxScuCcu_K2divider_105,        /**< \brief K2-Divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   399      IfxScuCcu_K2divider_106,        /**< \brief K2-Divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   400      IfxScuCcu_K2divider_107,        /**< \brief K2-Divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   401      IfxScuCcu_K2divider_108,        /**< \brief K2-Divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   402      IfxScuCcu_K2divider_109,        /**< \brief K2-Divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   403      IfxScuCcu_K2divider_110,        /**< \brief K2-Divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   404      IfxScuCcu_K2divider_111,        /**< \brief K2-Divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   405      IfxScuCcu_K2divider_112,        /**< \brief K2-Divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   406      IfxScuCcu_K2divider_113,        /**< \brief K2-Divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   407      IfxScuCcu_K2divider_114,        /**< \brief K2-Divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   408      IfxScuCcu_K2divider_115,        /**< \brief K2-Divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   409      IfxScuCcu_K2divider_116,        /**< \brief K2-Divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   410      IfxScuCcu_K2divider_117,        /**< \brief K2-Divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   411      IfxScuCcu_K2divider_118,        /**< \brief K2-Divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   412      IfxScuCcu_K2divider_119,        /**< \brief K2-Divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   413      IfxScuCcu_K2divider_120,        /**< \brief K2-Divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   414      IfxScuCcu_K2divider_121,        /**< \brief K2-Divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   415      IfxScuCcu_K2divider_122,        /**< \brief K2-Divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   416      IfxScuCcu_K2divider_123,        /**< \brief K2-Divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   417      IfxScuCcu_K2divider_124,        /**< \brief K2-Divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   418      IfxScuCcu_K2divider_125,        /**< \brief K2-Divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   419      IfxScuCcu_K2divider_126,        /**< \brief K2-Divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   420      IfxScuCcu_K2divider_127,        /**< \brief K2-Divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   421      IfxScuCcu_K2divider_128         /**< \brief K2-Divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   422  } IfxScuCcu_K2divider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   423  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   424  /** \brief MODULE_SCU.PLLCON1.B.K3DIV, specifies the K3-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   425   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   426  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   427  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   428      IfxScuCcu_K3divider_1 = 0,      /**< \brief K3-Divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   429      IfxScuCcu_K3divider_2,          /**< \brief K3-Divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   430      IfxScuCcu_K3divider_3,          /**< \brief K3-Divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   431      IfxScuCcu_K3divider_4,          /**< \brief K3-Divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   432      IfxScuCcu_K3divider_5,          /**< \brief K3-Divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   433      IfxScuCcu_K3divider_6,          /**< \brief K3-Divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   434      IfxScuCcu_K3divider_7,          /**< \brief K3-Divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   435      IfxScuCcu_K3divider_8,          /**< \brief K3-Divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   436      IfxScuCcu_K3divider_9,          /**< \brief K3-Divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   437      IfxScuCcu_K3divider_10,         /**< \brief K3-Divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   438      IfxScuCcu_K3divider_11,         /**< \brief K3-Divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   439      IfxScuCcu_K3divider_12,         /**< \brief K3-Divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   440      IfxScuCcu_K3divider_13,         /**< \brief K3-Divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   441      IfxScuCcu_K3divider_14,         /**< \brief K3-Divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   442      IfxScuCcu_K3divider_15,         /**< \brief K3-Divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   443      IfxScuCcu_K3divider_16,         /**< \brief K3-Divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   444      IfxScuCcu_K3divider_17,         /**< \brief K3-Divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   445      IfxScuCcu_K3divider_18,         /**< \brief K3-Divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   446      IfxScuCcu_K3divider_19,         /**< \brief K3-Divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   447      IfxScuCcu_K3divider_20,         /**< \brief K3-Divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   448      IfxScuCcu_K3divider_21,         /**< \brief K3-Divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   449      IfxScuCcu_K3divider_22,         /**< \brief K3-Divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   450      IfxScuCcu_K3divider_23,         /**< \brief K3-Divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   451      IfxScuCcu_K3divider_24,         /**< \brief K3-Divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   452      IfxScuCcu_K3divider_25,         /**< \brief K3-Divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   453      IfxScuCcu_K3divider_26,         /**< \brief K3-Divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   454      IfxScuCcu_K3divider_27,         /**< \brief K3-Divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   455      IfxScuCcu_K3divider_28,         /**< \brief K3-Divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   456      IfxScuCcu_K3divider_29,         /**< \brief K3-Divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   457      IfxScuCcu_K3divider_30,         /**< \brief K3-Divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   458      IfxScuCcu_K3divider_31,         /**< \brief K3-Divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   459      IfxScuCcu_K3divider_32,         /**< \brief K3-Divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   460      IfxScuCcu_K3divider_33,         /**< \brief K3-Divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   461      IfxScuCcu_K3divider_34,         /**< \brief K3-Divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   462      IfxScuCcu_K3divider_35,         /**< \brief K3-Divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   463      IfxScuCcu_K3divider_36,         /**< \brief K3-Divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   464      IfxScuCcu_K3divider_37,         /**< \brief K3-Divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   465      IfxScuCcu_K3divider_38,         /**< \brief K3-Divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   466      IfxScuCcu_K3divider_39,         /**< \brief K3-Divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   467      IfxScuCcu_K3divider_40,         /**< \brief K3-Divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   468      IfxScuCcu_K3divider_41,         /**< \brief K3-Divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   469      IfxScuCcu_K3divider_42,         /**< \brief K3-Divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   470      IfxScuCcu_K3divider_43,         /**< \brief K3-Divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   471      IfxScuCcu_K3divider_44,         /**< \brief K3-Divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   472      IfxScuCcu_K3divider_45,         /**< \brief K3-Divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   473      IfxScuCcu_K3divider_46,         /**< \brief K3-Divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   474      IfxScuCcu_K3divider_47,         /**< \brief K3-Divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   475      IfxScuCcu_K3divider_48,         /**< \brief K3-Divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   476      IfxScuCcu_K3divider_49,         /**< \brief K3-Divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   477      IfxScuCcu_K3divider_50,         /**< \brief K3-Divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   478      IfxScuCcu_K3divider_51,         /**< \brief K3-Divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   479      IfxScuCcu_K3divider_52,         /**< \brief K3-Divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   480      IfxScuCcu_K3divider_53,         /**< \brief K3-Divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   481      IfxScuCcu_K3divider_54,         /**< \brief K3-Divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   482      IfxScuCcu_K3divider_55,         /**< \brief K3-Divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   483      IfxScuCcu_K3divider_56,         /**< \brief K3-Divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   484      IfxScuCcu_K3divider_57,         /**< \brief K3-Divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   485      IfxScuCcu_K3divider_58,         /**< \brief K3-Divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   486      IfxScuCcu_K3divider_59,         /**< \brief K3-Divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   487      IfxScuCcu_K3divider_60,         /**< \brief K3-Divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   488      IfxScuCcu_K3divider_61,         /**< \brief K3-Divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   489      IfxScuCcu_K3divider_62,         /**< \brief K3-Divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   490      IfxScuCcu_K3divider_63,         /**< \brief K3-Divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   491      IfxScuCcu_K3divider_64,         /**< \brief K3-Divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   492      IfxScuCcu_K3divider_65,         /**< \brief K3-Divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   493      IfxScuCcu_K3divider_66,         /**< \brief K3-Divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   494      IfxScuCcu_K3divider_67,         /**< \brief K3-Divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   495      IfxScuCcu_K3divider_68,         /**< \brief K3-Divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   496      IfxScuCcu_K3divider_69,         /**< \brief K3-Divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   497      IfxScuCcu_K3divider_70,         /**< \brief K3-Divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   498      IfxScuCcu_K3divider_71,         /**< \brief K3-Divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   499      IfxScuCcu_K3divider_72,         /**< \brief K3-Divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   500      IfxScuCcu_K3divider_73,         /**< \brief K3-Divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   501      IfxScuCcu_K3divider_74,         /**< \brief K3-Divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   502      IfxScuCcu_K3divider_75,         /**< \brief K3-Divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   503      IfxScuCcu_K3divider_76,         /**< \brief K3-Divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   504      IfxScuCcu_K3divider_77,         /**< \brief K3-Divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   505      IfxScuCcu_K3divider_78,         /**< \brief K3-Divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   506      IfxScuCcu_K3divider_79,         /**< \brief K3-Divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   507      IfxScuCcu_K3divider_80,         /**< \brief K3-Divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   508      IfxScuCcu_K3divider_81,         /**< \brief K3-Divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   509      IfxScuCcu_K3divider_82,         /**< \brief K3-Divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   510      IfxScuCcu_K3divider_83,         /**< \brief K3-Divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   511      IfxScuCcu_K3divider_84,         /**< \brief K3-Divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   512      IfxScuCcu_K3divider_85,         /**< \brief K3-Divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   513      IfxScuCcu_K3divider_86,         /**< \brief K3-Divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   514      IfxScuCcu_K3divider_87,         /**< \brief K3-Divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   515      IfxScuCcu_K3divider_88,         /**< \brief K3-Divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   516      IfxScuCcu_K3divider_89,         /**< \brief K3-Divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   517      IfxScuCcu_K3divider_90,         /**< \brief K3-Divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   518      IfxScuCcu_K3divider_91,         /**< \brief K3-Divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   519      IfxScuCcu_K3divider_92,         /**< \brief K3-Divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   520      IfxScuCcu_K3divider_93,         /**< \brief K3-Divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   521      IfxScuCcu_K3divider_94,         /**< \brief K3-Divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   522      IfxScuCcu_K3divider_95,         /**< \brief K3-Divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   523      IfxScuCcu_K3divider_96,         /**< \brief K3-Divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   524      IfxScuCcu_K3divider_97,         /**< \brief K3-Divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   525      IfxScuCcu_K3divider_98,         /**< \brief K3-Divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   526      IfxScuCcu_K3divider_99,         /**< \brief K3-Divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   527      IfxScuCcu_K3divider_100,        /**< \brief K3-Divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   528      IfxScuCcu_K3divider_101,        /**< \brief K3-Divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   529      IfxScuCcu_K3divider_102,        /**< \brief K3-Divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   530      IfxScuCcu_K3divider_103,        /**< \brief K3-Divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   531      IfxScuCcu_K3divider_104,        /**< \brief K3-Divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   532      IfxScuCcu_K3divider_105,        /**< \brief K3-Divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   533      IfxScuCcu_K3divider_106,        /**< \brief K3-Divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   534      IfxScuCcu_K3divider_107,        /**< \brief K3-Divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   535      IfxScuCcu_K3divider_108,        /**< \brief K3-Divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   536      IfxScuCcu_K3divider_109,        /**< \brief K3-Divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   537      IfxScuCcu_K3divider_110,        /**< \brief K3-Divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   538      IfxScuCcu_K3divider_111,        /**< \brief K3-Divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   539      IfxScuCcu_K3divider_112,        /**< \brief K3-Divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   540      IfxScuCcu_K3divider_113,        /**< \brief K3-Divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   541      IfxScuCcu_K3divider_114,        /**< \brief K3-Divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   542      IfxScuCcu_K3divider_115,        /**< \brief K3-Divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   543      IfxScuCcu_K3divider_116,        /**< \brief K3-Divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   544      IfxScuCcu_K3divider_117,        /**< \brief K3-Divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   545      IfxScuCcu_K3divider_118,        /**< \brief K3-Divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   546      IfxScuCcu_K3divider_119,        /**< \brief K3-Divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   547      IfxScuCcu_K3divider_120,        /**< \brief K3-Divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   548      IfxScuCcu_K3divider_121,        /**< \brief K3-Divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   549      IfxScuCcu_K3divider_122,        /**< \brief K3-Divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   550      IfxScuCcu_K3divider_123,        /**< \brief K3-Divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   551      IfxScuCcu_K3divider_124,        /**< \brief K3-Divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   552      IfxScuCcu_K3divider_125,        /**< \brief K3-Divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   553      IfxScuCcu_K3divider_126,        /**< \brief K3-Divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   554      IfxScuCcu_K3divider_127,        /**< \brief K3-Divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   555      IfxScuCcu_K3divider_128         /**< \brief K3-Divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   556  } IfxScuCcu_K3divider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   557  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   558  /** \brief MODULE_SCU.PLLCON0.B.NDIV, specifies the N-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   559   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   560  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   561  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   562      IfxScuCcu_Ndivider_1 = 0,      /**< \brief  N-divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   563      IfxScuCcu_Ndivider_2,          /**< \brief  N-divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   564      IfxScuCcu_Ndivider_3,          /**< \brief  N-divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   565      IfxScuCcu_Ndivider_4,          /**< \brief  N-divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   566      IfxScuCcu_Ndivider_5,          /**< \brief  N-divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   567      IfxScuCcu_Ndivider_6,          /**< \brief  N-divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   568      IfxScuCcu_Ndivider_7,          /**< \brief  N-divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   569      IfxScuCcu_Ndivider_8,          /**< \brief  N-divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   570      IfxScuCcu_Ndivider_9,          /**< \brief  N-divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   571      IfxScuCcu_Ndivider_10,         /**< \brief  N-divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   572      IfxScuCcu_Ndivider_11,         /**< \brief  N-divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   573      IfxScuCcu_Ndivider_12,         /**< \brief  N-divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   574      IfxScuCcu_Ndivider_13,         /**< \brief  N-divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   575      IfxScuCcu_Ndivider_14,         /**< \brief  N-divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   576      IfxScuCcu_Ndivider_15,         /**< \brief  N-divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   577      IfxScuCcu_Ndivider_16,         /**< \brief  N-divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   578      IfxScuCcu_Ndivider_17,         /**< \brief  N-divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   579      IfxScuCcu_Ndivider_18,         /**< \brief  N-divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   580      IfxScuCcu_Ndivider_19,         /**< \brief  N-divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   581      IfxScuCcu_Ndivider_20,         /**< \brief  N-divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   582      IfxScuCcu_Ndivider_21,         /**< \brief  N-divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   583      IfxScuCcu_Ndivider_22,         /**< \brief  N-divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   584      IfxScuCcu_Ndivider_23,         /**< \brief  N-divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   585      IfxScuCcu_Ndivider_24,         /**< \brief  N-divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   586      IfxScuCcu_Ndivider_25,         /**< \brief  N-divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   587      IfxScuCcu_Ndivider_26,         /**< \brief  N-divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   588      IfxScuCcu_Ndivider_27,         /**< \brief  N-divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   589      IfxScuCcu_Ndivider_28,         /**< \brief  N-divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   590      IfxScuCcu_Ndivider_29,         /**< \brief  N-divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   591      IfxScuCcu_Ndivider_30,         /**< \brief  N-divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   592      IfxScuCcu_Ndivider_31,         /**< \brief  N-divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   593      IfxScuCcu_Ndivider_32,         /**< \brief  N-divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   594      IfxScuCcu_Ndivider_33,         /**< \brief  N-divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   595      IfxScuCcu_Ndivider_34,         /**< \brief  N-divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   596      IfxScuCcu_Ndivider_35,         /**< \brief  N-divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   597      IfxScuCcu_Ndivider_36,         /**< \brief  N-divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   598      IfxScuCcu_Ndivider_37,         /**< \brief  N-divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   599      IfxScuCcu_Ndivider_38,         /**< \brief  N-divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   600      IfxScuCcu_Ndivider_39,         /**< \brief  N-divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   601      IfxScuCcu_Ndivider_40,         /**< \brief  N-divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   602      IfxScuCcu_Ndivider_41,         /**< \brief  N-divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   603      IfxScuCcu_Ndivider_42,         /**< \brief  N-divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   604      IfxScuCcu_Ndivider_43,         /**< \brief  N-divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   605      IfxScuCcu_Ndivider_44,         /**< \brief  N-divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   606      IfxScuCcu_Ndivider_45,         /**< \brief  N-divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   607      IfxScuCcu_Ndivider_46,         /**< \brief  N-divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   608      IfxScuCcu_Ndivider_47,         /**< \brief  N-divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   609      IfxScuCcu_Ndivider_48,         /**< \brief  N-divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   610      IfxScuCcu_Ndivider_49,         /**< \brief  N-divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   611      IfxScuCcu_Ndivider_50,         /**< \brief  N-divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   612      IfxScuCcu_Ndivider_51,         /**< \brief  N-divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   613      IfxScuCcu_Ndivider_52,         /**< \brief  N-divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   614      IfxScuCcu_Ndivider_53,         /**< \brief  N-divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   615      IfxScuCcu_Ndivider_54,         /**< \brief  N-divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   616      IfxScuCcu_Ndivider_55,         /**< \brief  N-divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   617      IfxScuCcu_Ndivider_56,         /**< \brief  N-divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   618      IfxScuCcu_Ndivider_57,         /**< \brief  N-divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   619      IfxScuCcu_Ndivider_58,         /**< \brief  N-divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   620      IfxScuCcu_Ndivider_59,         /**< \brief  N-divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   621      IfxScuCcu_Ndivider_60,         /**< \brief  N-divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   622      IfxScuCcu_Ndivider_61,         /**< \brief  N-divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   623      IfxScuCcu_Ndivider_62,         /**< \brief  N-divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   624      IfxScuCcu_Ndivider_63,         /**< \brief  N-divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   625      IfxScuCcu_Ndivider_64,         /**< \brief  N-divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   626      IfxScuCcu_Ndivider_65,         /**< \brief  N-divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   627      IfxScuCcu_Ndivider_66,         /**< \brief  N-divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   628      IfxScuCcu_Ndivider_67,         /**< \brief  N-divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   629      IfxScuCcu_Ndivider_68,         /**< \brief  N-divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   630      IfxScuCcu_Ndivider_69,         /**< \brief  N-divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   631      IfxScuCcu_Ndivider_70,         /**< \brief  N-divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   632      IfxScuCcu_Ndivider_71,         /**< \brief  N-divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   633      IfxScuCcu_Ndivider_72,         /**< \brief  N-divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   634      IfxScuCcu_Ndivider_73,         /**< \brief  N-divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   635      IfxScuCcu_Ndivider_74,         /**< \brief  N-divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   636      IfxScuCcu_Ndivider_75,         /**< \brief  N-divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   637      IfxScuCcu_Ndivider_76,         /**< \brief  N-divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   638      IfxScuCcu_Ndivider_77,         /**< \brief  N-divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   639      IfxScuCcu_Ndivider_78,         /**< \brief  N-divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   640      IfxScuCcu_Ndivider_79,         /**< \brief  N-divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   641      IfxScuCcu_Ndivider_80,         /**< \brief  N-divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   642      IfxScuCcu_Ndivider_81,         /**< \brief  N-divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   643      IfxScuCcu_Ndivider_82,         /**< \brief  N-divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   644      IfxScuCcu_Ndivider_83,         /**< \brief  N-divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   645      IfxScuCcu_Ndivider_84,         /**< \brief  N-divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   646      IfxScuCcu_Ndivider_85,         /**< \brief  N-divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   647      IfxScuCcu_Ndivider_86,         /**< \brief  N-divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   648      IfxScuCcu_Ndivider_87,         /**< \brief  N-divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   649      IfxScuCcu_Ndivider_88,         /**< \brief  N-divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   650      IfxScuCcu_Ndivider_89,         /**< \brief  N-divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   651      IfxScuCcu_Ndivider_90,         /**< \brief  N-divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   652      IfxScuCcu_Ndivider_91,         /**< \brief  N-divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   653      IfxScuCcu_Ndivider_92,         /**< \brief  N-divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   654      IfxScuCcu_Ndivider_93,         /**< \brief  N-divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   655      IfxScuCcu_Ndivider_94,         /**< \brief  N-divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   656      IfxScuCcu_Ndivider_95,         /**< \brief  N-divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   657      IfxScuCcu_Ndivider_96,         /**< \brief  N-divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   658      IfxScuCcu_Ndivider_97,         /**< \brief  N-divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   659      IfxScuCcu_Ndivider_98,         /**< \brief  N-divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   660      IfxScuCcu_Ndivider_99,         /**< \brief  N-divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   661      IfxScuCcu_Ndivider_100,        /**< \brief  N-divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   662      IfxScuCcu_Ndivider_101,        /**< \brief  N-divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   663      IfxScuCcu_Ndivider_102,        /**< \brief  N-divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   664      IfxScuCcu_Ndivider_103,        /**< \brief  N-divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   665      IfxScuCcu_Ndivider_104,        /**< \brief  N-divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   666      IfxScuCcu_Ndivider_105,        /**< \brief  N-divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   667      IfxScuCcu_Ndivider_106,        /**< \brief  N-divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   668      IfxScuCcu_Ndivider_107,        /**< \brief  N-divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   669      IfxScuCcu_Ndivider_108,        /**< \brief  N-divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   670      IfxScuCcu_Ndivider_109,        /**< \brief  N-divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   671      IfxScuCcu_Ndivider_110,        /**< \brief  N-divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   672      IfxScuCcu_Ndivider_111,        /**< \brief  N-divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   673      IfxScuCcu_Ndivider_112,        /**< \brief  N-divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   674      IfxScuCcu_Ndivider_113,        /**< \brief  N-divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   675      IfxScuCcu_Ndivider_114,        /**< \brief  N-divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   676      IfxScuCcu_Ndivider_115,        /**< \brief  N-divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   677      IfxScuCcu_Ndivider_116,        /**< \brief  N-divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   678      IfxScuCcu_Ndivider_117,        /**< \brief  N-divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   679      IfxScuCcu_Ndivider_118,        /**< \brief  N-divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   680      IfxScuCcu_Ndivider_119,        /**< \brief  N-divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   681      IfxScuCcu_Ndivider_120,        /**< \brief  N-divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   682      IfxScuCcu_Ndivider_121,        /**< \brief  N-divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   683      IfxScuCcu_Ndivider_122,        /**< \brief  N-divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   684      IfxScuCcu_Ndivider_123,        /**< \brief  N-divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   685      IfxScuCcu_Ndivider_124,        /**< \brief  N-divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   686      IfxScuCcu_Ndivider_125,        /**< \brief  N-divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   687      IfxScuCcu_Ndivider_126,        /**< \brief  N-divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   688      IfxScuCcu_Ndivider_127,        /**< \brief  N-divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   689      IfxScuCcu_Ndivider_128         /**< \brief  N-divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   690  } IfxScuCcu_Ndivider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   691  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   692  /** \brief MODULE_SCU.PLLCON0.B.PDIV, specifies the P-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   693   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   694  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   695  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   696      IfxScuCcu_Pdivider_1 = 0,      /**< \brief  P-divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   697      IfxScuCcu_Pdivider_2,          /**< \brief  P-divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   698      IfxScuCcu_Pdivider_3,          /**< \brief  P-divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   699      IfxScuCcu_Pdivider_4,          /**< \brief  P-divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   700      IfxScuCcu_Pdivider_5,          /**< \brief  P-divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   701      IfxScuCcu_Pdivider_6,          /**< \brief  P-divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   702      IfxScuCcu_Pdivider_7,          /**< \brief  P-divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   703      IfxScuCcu_Pdivider_8,          /**< \brief  P-divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   704      IfxScuCcu_Pdivider_9,          /**< \brief  P-divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   705      IfxScuCcu_Pdivider_10,         /**< \brief  P-divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   706      IfxScuCcu_Pdivider_11,         /**< \brief  P-divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   707      IfxScuCcu_Pdivider_12,         /**< \brief  P-divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   708      IfxScuCcu_Pdivider_13,         /**< \brief  P-divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   709      IfxScuCcu_Pdivider_14,         /**< \brief  P-divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   710      IfxScuCcu_Pdivider_15,         /**< \brief  P-divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   711      IfxScuCcu_Pdivider_16          /**< \brief  P-divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   712  } IfxScuCcu_Pdivider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   713  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   714  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   715  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   716  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   717  /*-----------------------------Data Structures--------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   718  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   719  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   720  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   721   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   722  /** \brief Configuration structure type for CCUCON registers.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   723   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   724  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   725  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   726      uint32 value;       /**< \brief CCUCON Register value to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   727      uint32 mask;        /**< \brief CCUCON Mask to select the bit fields to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   728  } IfxScuCcu_CcuconRegConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   729  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   730  /** \brief Configuration structure type for the Pll initial step.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   731   * This structure must be used to configure the P, N and K2 dividers for initial step.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   732   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   733  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   734  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   735      uint8   pDivider;        /**< \brief P divider value for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   736      uint8   nDivider;        /**< \brief N divider value for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   737      uint8   k2Initial;       /**< \brief K2 divider value for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   738      float32 waitTime;        /**< \brief Wait time for for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   739  } IfxScuCcu_InitialStepConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   740  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   741  /** \brief Configuration structure type for the Pll Steps for current jump control.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   742   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   743  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   744  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   745      uint8                          k2Step;             /**< \brief K2 divider value for this step. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   746      float32                        waitTime;           /**< \brief Wait time for for this step. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   747      IfxScuCcu_PllStepsFunctionHook hookFunction;       /**< \brief Hook function called at the end of this step. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   748  } IfxScuCcu_PllStepsConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   749  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   750  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   751  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   752  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   753   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   754  /** \brief Configuration structure type for all the CCUCON registers to configure clock distribution.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   755   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   756  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   757  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   758      IfxScuCcu_CcuconRegConfig ccucon0;       /**< \brief CCUCON0 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   759      IfxScuCcu_CcuconRegConfig ccucon1;       /**< \brief CCUCON1 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   760      IfxScuCcu_CcuconRegConfig ccucon2;       /**< \brief CCUCON2 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   761      IfxScuCcu_CcuconRegConfig ccucon5;       /**< \brief CCUCON5 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   762      IfxScuCcu_CcuconRegConfig ccucon6;       /**< \brief CCUCON6 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   763      IfxScuCcu_CcuconRegConfig ccucon7;       /**< \brief CCUCON7 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   764  } IfxScuCcu_ClockDistributionConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   765  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   766  /** \brief Configuration structure type for the Flash waitstate configuration.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   767   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   768  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   769  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   770      uint32 value;       /**< \brief FLASH.FCON Register value to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   771      uint32 mask;        /**< \brief FLASH.FCON Mask to select the bit fields to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   772  } IfxScuCcu_FlashWaitstateConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   773  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   774  /** \brief Configuration structure type for the System Pll step.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   775   * This structure must be used to configure the P, N and K1 dividers .
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   776   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   777  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   778  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   779      uint8                       numOfPllDividerSteps;       /**< \brief Number of PLL divider steps during clock throttling. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   780      IfxScuCcu_PllStepsConfig   *pllDividerStep;             /**< \brief Pointer to the array of Pll divider step configuration. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   781      IfxScuCcu_InitialStepConfig pllInitialStep;             /**< \brief Configuration of first step which is same as internal osc frequency. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   782  } IfxScuCcu_SysPllConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   783  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   784  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   785  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   786  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   787   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   788  /** \brief Configuration structure SCU module
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   789   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   790  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   791  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   792      IfxScuCcu_SysPllConfig            sysPll;                         /**< \brief System PLL configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   793      IfxScuCcu_ClockDistributionConfig clockDistribution;              /**< \brief Configuration of of bus clocks and other module clock distribution. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   794      IfxScuCcu_FlashWaitstateConfig    flashFconWaitStateConfig;       /**< \brief Configuration of flash waitstate */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   795      uint32                            xtalFrequency;                  /**< \brief Xtal Frequency */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   796  } IfxScuCcu_Config;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   797  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   798  /** \brief Configuration structure for E-ray PLL
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   799   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   800  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   801  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   802      IfxScuCcu_InitialStepConfig pllInitialStep;       /**< \brief Configuration of first step which is same as internal osc frequency. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   803  } IfxScuCcu_ErayPllConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   804  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   805  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   806  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   807  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Operative
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   808   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   809  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   810  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   811  /*-------------------------Inline Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   812  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   813  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   814  /** \brief API to get EVR Oscillator frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   815   * This API returns the constant which is specific to the ScuCcu of the controller.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   816   * \return EVR Oscillator frequency (fBACK or fEVR) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   817   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   818  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   819  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   820  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   821   * This API returns the  PLL2ERAY frequency based on the K3 divider value in PLLERAYCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   822   * \return PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   823   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   824  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   825  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   826  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   827   * This API returns the  PLL2 frequency based on the K3 divider value in PLLCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   828   * \return PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   829   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   830  IFX_INLINE float32 IfxScuCcu_getPll2Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   831  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   832  /** \brief Returns the clock source selection
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   833   * \return Clock source selection
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   834   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   835  IFX_INLINE IfxScu_CCUCON0_CLKSEL IfxScuCcu_getSourceSelection(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   836  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   837  /** \brief API to get STM divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   838   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   839   * \return STM frequency (fSTM) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   840   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   841  IFX_INLINE float32 IfxScuCcu_getStmFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   842  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   843  /** \brief API to get CAN divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   844   * This API returns the fCAN frequency based on the divider value in CCUCON register and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   845   * \return STM frequency (fSTM) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   846   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   847  IFX_INLINE float32 IfxScuCcu_getCanFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   848  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   849  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   850  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   851  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   852  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   853  /** \brief API to get BAUD1 divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   854   * This API returns the based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   855   * \return Baud1 frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   856   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   857  IFX_EXTERN float32 IfxScuCcu_getBaud1Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   858  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   859  /** \brief API to get BAUD2 divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   860   * This API returns the Baud2 frequency based on the divider value in CCUCON register and the fMAX.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   861   * \return Baud2 frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   862   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   863  IFX_EXTERN float32 IfxScuCcu_getBaud2Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   864  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   865  /** \brief API to get BBB divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   866   * This API returns the BBBDivider frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   867   * \return BBB frequency (fBBB) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   868   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   869  IFX_EXTERN float32 IfxScuCcu_getBbbFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   870  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   871  /** \brief This API returns the Cpu frequency based on the divider value in CCUCON register and fSource frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   872   * \param cpu CPU number for which effective fCPU is sought
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   873   * \return Cpu[x] frequency in Hz, where x is cpu number passed as parameter
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   874   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   875  IFX_EXTERN float32 IfxScuCcu_getCpuFrequency(const IfxCpu_ResourceCpu cpu);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   876  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   877  /** \brief API to get FSI2 divider frequency in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   878   * This API returns the fFSI2 frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   879   * \return FSI2 frequency (fFSI2) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   880   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   881  IFX_EXTERN float32 IfxScuCcu_getFsi2Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   882  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   883  /** \brief API to get FSI divider frequency in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   884   * This API returns the fFSI based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   885   * \return FSI frequency (fFSI) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   886   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   887  IFX_EXTERN float32 IfxScuCcu_getFsiFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   888  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   889  /** \brief API to get FMAX divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   890   * This API returns the fMax frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   891   * \return Max frequency (fMAX) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   892   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   893  IFX_EXTERN float32 IfxScuCcu_getMaxFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   894  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   895  /** \brief get source frequency fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   896   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   897   * \return Module frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   898   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   899  IFX_EXTERN float32 IfxScuCcu_getModuleFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   900  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   901  /** \brief API to get Oscillator 0 frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   902   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   903   * \return Osc0 frequency (fOSC0) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   904   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   905  IFX_EXTERN float32 IfxScuCcu_getOsc0Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   906  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   907  /** \brief API to get Oscillator 0 frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   908   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   909   * \return Osc frequency (fOSC) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   910   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   911  IFX_EXTERN float32 IfxScuCcu_getOscFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   912  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   913  /** \brief API to get actual PLL (Eray) frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   914   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   915   * \return frequency of Pll Eray (fPLLERAY) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   916   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   917  IFX_EXTERN float32 IfxScuCcu_getPllErayFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   918  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   919  /** \brief API to get actual ERAY PLL Voltage Controlled Oscillator frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   920   * This API returns the based on the divider values in PLLERAYCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   921   * \return Pll (Eray) VCO frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   922   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   923  IFX_EXTERN float32 IfxScuCcu_getPllErayVcoFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   924  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   925  /** \brief API to get actual PLL output frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   926   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   927   * \return Pll (fPLL) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   928   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   929  IFX_EXTERN float32 IfxScuCcu_getPllFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   930  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   931  /** \brief API to get actual PLL Voltage Controlled Oscillator frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   932   * This API returns the based on the divider values in PLLCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   933   * \return Pll VCO frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   934   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   935  IFX_EXTERN float32 IfxScuCcu_getPllVcoFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   936  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   937  /** \brief get source frequency fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   938   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   939   * \return Effective fSOURCE in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   940   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   941  IFX_EXTERN float32 IfxScuCcu_getSourceFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   942  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   943  /** \brief API to get SPB divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   944   * This API returns the based on fSOURCE and also on Low power divider mode and/or SPBDIV divider value in CCUCON registers.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   945   * \return SPB frequency (fSPB) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   946   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   947  IFX_EXTERN float32 IfxScuCcu_getSpbFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   948  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   949  /** \brief API to get SRI divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   950   * This API returns the Sri frequency based on the divider values in CCUCON registers and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   951   * \return Sri frequency (fSRI) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   952   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   953  IFX_EXTERN float32 IfxScuCcu_getSriFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   954  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   955  /** \brief API to set CPU frequency (with CPU divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   956   * This API configure CPU divider values in CCUCON registers. The actual frequency is always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   957   * \param cpu CPU number for which fCPU to be configured
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   958   * \param cpuFreq Desired CPU frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   959   * \return Actual CPU[x] frequency in Hz, where x is the cpu number passed as parameter
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   960   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   961  IFX_EXTERN float32 IfxScuCcu_setCpuFrequency(IfxCpu_ResourceCpu cpu, float32 cpuFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   962  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   963  /** \brief API to configure PLL2ERAY (K3 Divider for ADC clock) for desired frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   964   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   965   * \param pll2ErayFreq PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   966   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   967   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   968  IFX_EXTERN float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   969  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   970  /** \brief API to configure PLL2 (K3 Divider for ADC clock) for desired frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   971   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   972   * \param pll2Freq PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   973   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   974   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   975  IFX_EXTERN float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   976  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   977  /** \brief API to set SPB frequency (with SPB divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   978   * This API configure SPB divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   979   * \param spbFreq Desired SPB frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   980   * \return Actual SPB frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   981   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   982  IFX_EXTERN float32 IfxScuCcu_setSpbFrequency(float32 spbFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   983  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   984  /** \brief API to set SRI frequency (with SRI divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   985   * This API configure Sri divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   986   * \param sriFreq Sri frequency (fSRI) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   987   * \return Actual Sri frequency (fSRI) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   988   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   989  IFX_EXTERN float32 IfxScuCcu_setSriFrequency(float32 sriFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   990  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   991  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   992  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   993  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Configuration
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   994   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   995  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   996  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   997  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   998  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   999  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1000  /** \brief The api calculates the system PLL divider values P, N, K based on given xtal frequency and PLL frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1001   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1002   * \param fPll Desired PLL frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1003   * \return 0- Success, 1 - Failure
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1004   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1005  IFX_EXTERN boolean IfxScuCcu_calculateSysPllDividers(IfxScuCcu_Config *cfg, uint32 fPll);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1006  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1007  /** \brief API to initialize the SCU Clock Control Unit.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1008   * This API initialize the PLL with ramp steps, BUS dividers for the configuration provided by the configuration structure.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1009   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1010   * \return Error status of the ScuCcu initialization process.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1011   * \retval TRUE: If an error occurred during initialization.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1012   * \retval FALSE: If initialization was successful.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1013   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1014  IFX_EXTERN boolean IfxScuCcu_init(const IfxScuCcu_Config *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1015  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1016  /** \brief Initializes the clock configuration with default values
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1017   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1018   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1019   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1020  IFX_EXTERN void IfxScuCcu_initConfig(IfxScuCcu_Config *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1021  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1022  /** \brief API to initialize the SCU Eray Pll
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1023   * This API initialize the Eray PLL for the configuration provided by the configuration structure.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1024   * \param cfg Pointer to the configuration structure of the Eray Pll
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1025   * \return Error status of the ScuCcu Eray Pll initialization process.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1026   * \retval TRUE: If an error occurred during initialization.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1027   * \retval FALSE: If initialization was successful.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1028   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1029  IFX_EXTERN boolean IfxScuCcu_initErayPll(const IfxScuCcu_ErayPllConfig *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1030  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1031  /** \brief Initializes the clock configuration with default values
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1032   * \param cfg Pointer to the configuration structure of the ScuCcuEray Pll
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1033   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1034   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1035  IFX_EXTERN void IfxScuCcu_initErayPllConfig(IfxScuCcu_ErayPllConfig *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1036  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1037  /** \brief API to switch to Backup clock from the current PLL frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1038   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1039   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1040   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1041  IFX_EXTERN void IfxScuCcu_switchToBackupClock(const IfxScuCcu_Config *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1042  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1043  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1044  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1045  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1046  /*-------------------------Inline Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1047  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1048  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1049  /** \brief API to get GTMdivider frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1050   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1051   * return GTM frequency (fGTM) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1052   * \return Gtm Frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1053   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1054  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1055  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1056  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1057  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1058  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1059  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1060  /** \brief API to set GTM frequency (with GTM divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1061   * This API configure GTM divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1062   * \param gtmFreq Desired GTM frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1063   * \return Actual GTM frequency in HZ
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1064   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1065  IFX_EXTERN float32 IfxScuCcu_setGtmFrequency(float32 gtmFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1066  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1067  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1068  /*-------------------Global Exported Variables/Constants----------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1069  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1070  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1071  /** \brief Configuration structure for SCU CCU driver.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1072   * The values of this structure are defined as # defined macros in the implementation of Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1073   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1074  IFX_EXTERN IFX_CONST IfxScuCcu_Config IfxScuCcu_defaultClockConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1075  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1076  /** \brief Configuration structure for SCU CCU driver.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1077   * The values of this structure are defined as # defined macros in the implementation of Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1078   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1079  IFX_EXTERN IFX_CONST IfxScuCcu_ErayPllConfig IfxScuCcu_defaultErayPllConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1080  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1081  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1082  /*---------------------Inline Function Implementations------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1083  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1084  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1085  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1086  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1087      return IFXSCU_EVR_OSC_FREQUENCY;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1088  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1089  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1090  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1091  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1092  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1093      return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.GTMDIV;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1094  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1095  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1096  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1097  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1098  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1099      float32 pll2ErayFrequency;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1100  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1101      pll2ErayFrequency = IfxScuCcu_getPllErayVcoFrequency() / (SCU_PLLERAYCON1.B.K3DIV + 1);
	call	IfxScuCcu_getPllErayVcoFrequency
.L378:
	fcall	.cocofun_1
.L379:
	j	.L77
.L58:
	call	IfxScuCcu_getSriFrequency
.L482:
	mov	d10,d2

; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     1  /**
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     2   * \file IfxScuCcu.h
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     3   * \brief SCU  basic functionality
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     4   * \ingroup IfxLld_Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     5   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     6   * \version iLLD_1_0_1_11_0
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     8   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     9   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    10   *                                 IMPORTANT NOTICE
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    11   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    12   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    16   * terms of use are agreed, use of this file is subject to following:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    17  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    18  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    20  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    22   * organization obtaining a copy of the software and accompanying 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    26   * Software is furnished to do so, all subject to the following:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    27  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    28   * The copyright notices in the Software and this entire statement, including
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    32   * solely in the form of machine-executable object code generated by a source
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    33   * language processor.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    34  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    41   * DEALINGS IN THE SOFTWARE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    42  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    43   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    44   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    45   * \defgroup IfxLld_Scu SCU
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    46   * \addtogroup IfxLld_Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    47   * \{
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    48   * \defgroup IfxLld_ScuCcu How to use the Scu Clock driver?
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    49   * \addtogroup IfxLld_ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    50   * \{
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    51   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    52   * The Scu Clock control unit driver provides a default configuration for pll and Clock initialisation and set of peripheral clock configuration functions.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    53   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    54   * In the following sections it will be described, how to integrate the driver into the application framework.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    55   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    56   * \section IfxLld_ScuCcu_Std_Preparation Preparation
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    57   * \subsection IfxLld_ScuCcu_Std_Include Include Files
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    58   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    59   * Include following header file into your C code:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    60   * \code
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    61   * #include <Scu/Std/IfxScuCcu.h>
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    62   * \endcode
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    63   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    64   * \subsection IfxLld_ScuCcu_Std_Variables Variables
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    65   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    66   * Declare the Clock Configuration variables in your C code:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    67   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    68   * \code
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    69   * // used globally
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    70   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    71   * // configuration for the PLL  steps
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    72   * static IfxScuCcu_PllStepsConfig IfxScuCcu_testPllConfigSteps[] = {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    73   *     IFXSCU_CFG_PLL_STEPS
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    74   * };
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    75   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    76   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    77   * // Default configuration for the Clock Configuration
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    78   * IfxScuCcu_Config                      IfxScuCcu_testClockConfig = {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    79   *     {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    80   *        sizeof(IfxScuCcu_testPllConfigSteps) / sizeof(IfxScuCcu_PllStepsConfig),
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    81   *        (IfxScuCcu_PllStepsConfig *)IfxScuCcu_testPllConfigSteps,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    82   *        IFXSCU_CFG_PLL_INITIAL_STEP,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    83   *     },
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    84   *     IFXSCU_CFG_CLK_DISTRIBUTION,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    85   *     IFXSCU_CFG_FLASH_WAITSTATE,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    86   *     IFX_CFG_SCU_XTAL_FREQUENCY
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    87   * };
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    88   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    89   * \endcode
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    90   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    91   * \subsection IfxLld_ScuCcu_Std_Init Module Initialisation
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    92   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    93   * The module initialisation can be done in the same function. Here an example:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    94   * \code
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    95   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    96   *        // standard PLL & clock initialisation
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    97   *         IfxScuCcu_init(&IfxScuCcu_testClockConfig);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    98   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    99   * \endcode
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   100   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   101   *    The PLL and clocks are now initialised based on the IFXSCU_CFG_XTAL_FREQ and  IFXSCU_CFG_PLL_FREQ values configured in Ifx_Cfg.h.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   102   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   103   * \}
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   104   * \}
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   105   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   106   * \defgroup IfxLld_Scu_Std_Ccu Ccu Basic Functionality
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   107   * \ingroup IfxLld_Scu_Std
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   108   * \defgroup IfxLld_Scu_Std_Ccu_Ccu Clock Control Functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   109   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   110   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Operative Clock Control Operative Functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   111   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   112   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Configuration Clock Control Configuration Functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   113   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   114   * \defgroup IfxLld_Scu_Std_Ccu_Enum Enumerations
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   115   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   116   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   117  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   118  #ifndef IFXSCUCCU_H
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   119  #define IFXSCUCCU_H 1
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   120  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   121  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   122  /*----------------------------------Includes----------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   123  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   124  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   125  #include "_Impl/IfxScu_cfg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   126  #include "Scu/Std/IfxScuWdt.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   127  #include "Cpu/Std/IfxCpu.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   128  #include "IfxStm_reg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   129  #include "IfxScu_reg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   130  #include "IfxFlash_reg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   131  #include "_PinMap/IfxScu_PinMap.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   132  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   133  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   134  /*-----------------------------------Macros-----------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   135  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   136  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   137  /** \brief Oscillator stability check timeout count
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   138   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   139  #define IFXSCUCCU_OSC_STABLECHK_TIME (640)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   140  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   141  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   142  /*------------------------------Type Definitions------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   143  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   144  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   145  /** \brief Function pointer type for the hooks
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   146   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   147   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   148  typedef void (*IfxScuCcu_PllStepsFunctionHook)(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   149  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   150  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   151  /*--------------------------------Enumerations--------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   152  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   153  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   154  /** \addtogroup IfxLld_Scu_Std_Ccu_Enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   155   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   156  /** \brief MODULE_SCU.PLLCON1.B.K1DIV, specifies the K1-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   157   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   158  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   159  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   160      IfxScuCcu_K1divider_1 = 0,      /**< \brief K1-Divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   161      IfxScuCcu_K1divider_2,          /**< \brief K1-Divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   162      IfxScuCcu_K1divider_3,          /**< \brief K1-Divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   163      IfxScuCcu_K1divider_4,          /**< \brief K1-Divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   164      IfxScuCcu_K1divider_5,          /**< \brief K1-Divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   165      IfxScuCcu_K1divider_6,          /**< \brief K1-Divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   166      IfxScuCcu_K1divider_7,          /**< \brief K1-Divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   167      IfxScuCcu_K1divider_8,          /**< \brief K1-Divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   168      IfxScuCcu_K1divider_9,          /**< \brief K1-Divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   169      IfxScuCcu_K1divider_10,         /**< \brief K1-Divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   170      IfxScuCcu_K1divider_11,         /**< \brief K1-Divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   171      IfxScuCcu_K1divider_12,         /**< \brief K1-Divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   172      IfxScuCcu_K1divider_13,         /**< \brief K1-Divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   173      IfxScuCcu_K1divider_14,         /**< \brief K1-Divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   174      IfxScuCcu_K1divider_15,         /**< \brief K1-Divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   175      IfxScuCcu_K1divider_16,         /**< \brief K1-Divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   176      IfxScuCcu_K1divider_17,         /**< \brief K1-Divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   177      IfxScuCcu_K1divider_18,         /**< \brief K1-Divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   178      IfxScuCcu_K1divider_19,         /**< \brief K1-Divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   179      IfxScuCcu_K1divider_20,         /**< \brief K1-Divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   180      IfxScuCcu_K1divider_21,         /**< \brief K1-Divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   181      IfxScuCcu_K1divider_22,         /**< \brief K1-Divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   182      IfxScuCcu_K1divider_23,         /**< \brief K1-Divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   183      IfxScuCcu_K1divider_24,         /**< \brief K1-Divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   184      IfxScuCcu_K1divider_25,         /**< \brief K1-Divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   185      IfxScuCcu_K1divider_26,         /**< \brief K1-Divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   186      IfxScuCcu_K1divider_27,         /**< \brief K1-Divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   187      IfxScuCcu_K1divider_28,         /**< \brief K1-Divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   188      IfxScuCcu_K1divider_29,         /**< \brief K1-Divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   189      IfxScuCcu_K1divider_30,         /**< \brief K1-Divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   190      IfxScuCcu_K1divider_31,         /**< \brief K1-Divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   191      IfxScuCcu_K1divider_32,         /**< \brief K1-Divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   192      IfxScuCcu_K1divider_33,         /**< \brief K1-Divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   193      IfxScuCcu_K1divider_34,         /**< \brief K1-Divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   194      IfxScuCcu_K1divider_35,         /**< \brief K1-Divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   195      IfxScuCcu_K1divider_36,         /**< \brief K1-Divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   196      IfxScuCcu_K1divider_37,         /**< \brief K1-Divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   197      IfxScuCcu_K1divider_38,         /**< \brief K1-Divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   198      IfxScuCcu_K1divider_39,         /**< \brief K1-Divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   199      IfxScuCcu_K1divider_40,         /**< \brief K1-Divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   200      IfxScuCcu_K1divider_41,         /**< \brief K1-Divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   201      IfxScuCcu_K1divider_42,         /**< \brief K1-Divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   202      IfxScuCcu_K1divider_43,         /**< \brief K1-Divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   203      IfxScuCcu_K1divider_44,         /**< \brief K1-Divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   204      IfxScuCcu_K1divider_45,         /**< \brief K1-Divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   205      IfxScuCcu_K1divider_46,         /**< \brief K1-Divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   206      IfxScuCcu_K1divider_47,         /**< \brief K1-Divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   207      IfxScuCcu_K1divider_48,         /**< \brief K1-Divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   208      IfxScuCcu_K1divider_49,         /**< \brief K1-Divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   209      IfxScuCcu_K1divider_50,         /**< \brief K1-Divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   210      IfxScuCcu_K1divider_51,         /**< \brief K1-Divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   211      IfxScuCcu_K1divider_52,         /**< \brief K1-Divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   212      IfxScuCcu_K1divider_53,         /**< \brief K1-Divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   213      IfxScuCcu_K1divider_54,         /**< \brief K1-Divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   214      IfxScuCcu_K1divider_55,         /**< \brief K1-Divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   215      IfxScuCcu_K1divider_56,         /**< \brief K1-Divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   216      IfxScuCcu_K1divider_57,         /**< \brief K1-Divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   217      IfxScuCcu_K1divider_58,         /**< \brief K1-Divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   218      IfxScuCcu_K1divider_59,         /**< \brief K1-Divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   219      IfxScuCcu_K1divider_60,         /**< \brief K1-Divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   220      IfxScuCcu_K1divider_61,         /**< \brief K1-Divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   221      IfxScuCcu_K1divider_62,         /**< \brief K1-Divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   222      IfxScuCcu_K1divider_63,         /**< \brief K1-Divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   223      IfxScuCcu_K1divider_64,         /**< \brief K1-Divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   224      IfxScuCcu_K1divider_65,         /**< \brief K1-Divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   225      IfxScuCcu_K1divider_66,         /**< \brief K1-Divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   226      IfxScuCcu_K1divider_67,         /**< \brief K1-Divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   227      IfxScuCcu_K1divider_68,         /**< \brief K1-Divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   228      IfxScuCcu_K1divider_69,         /**< \brief K1-Divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   229      IfxScuCcu_K1divider_70,         /**< \brief K1-Divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   230      IfxScuCcu_K1divider_71,         /**< \brief K1-Divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   231      IfxScuCcu_K1divider_72,         /**< \brief K1-Divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   232      IfxScuCcu_K1divider_73,         /**< \brief K1-Divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   233      IfxScuCcu_K1divider_74,         /**< \brief K1-Divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   234      IfxScuCcu_K1divider_75,         /**< \brief K1-Divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   235      IfxScuCcu_K1divider_76,         /**< \brief K1-Divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   236      IfxScuCcu_K1divider_77,         /**< \brief K1-Divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   237      IfxScuCcu_K1divider_78,         /**< \brief K1-Divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   238      IfxScuCcu_K1divider_79,         /**< \brief K1-Divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   239      IfxScuCcu_K1divider_80,         /**< \brief K1-Divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   240      IfxScuCcu_K1divider_81,         /**< \brief K1-Divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   241      IfxScuCcu_K1divider_82,         /**< \brief K1-Divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   242      IfxScuCcu_K1divider_83,         /**< \brief K1-Divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   243      IfxScuCcu_K1divider_84,         /**< \brief K1-Divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   244      IfxScuCcu_K1divider_85,         /**< \brief K1-Divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   245      IfxScuCcu_K1divider_86,         /**< \brief K1-Divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   246      IfxScuCcu_K1divider_87,         /**< \brief K1-Divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   247      IfxScuCcu_K1divider_88,         /**< \brief K1-Divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   248      IfxScuCcu_K1divider_89,         /**< \brief K1-Divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   249      IfxScuCcu_K1divider_90,         /**< \brief K1-Divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   250      IfxScuCcu_K1divider_91,         /**< \brief K1-Divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   251      IfxScuCcu_K1divider_92,         /**< \brief K1-Divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   252      IfxScuCcu_K1divider_93,         /**< \brief K1-Divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   253      IfxScuCcu_K1divider_94,         /**< \brief K1-Divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   254      IfxScuCcu_K1divider_95,         /**< \brief K1-Divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   255      IfxScuCcu_K1divider_96,         /**< \brief K1-Divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   256      IfxScuCcu_K1divider_97,         /**< \brief K1-Divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   257      IfxScuCcu_K1divider_98,         /**< \brief K1-Divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   258      IfxScuCcu_K1divider_99,         /**< \brief K1-Divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   259      IfxScuCcu_K1divider_100,        /**< \brief K1-Divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   260      IfxScuCcu_K1divider_101,        /**< \brief K1-Divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   261      IfxScuCcu_K1divider_102,        /**< \brief K1-Divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   262      IfxScuCcu_K1divider_103,        /**< \brief K1-Divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   263      IfxScuCcu_K1divider_104,        /**< \brief K1-Divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   264      IfxScuCcu_K1divider_105,        /**< \brief K1-Divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   265      IfxScuCcu_K1divider_106,        /**< \brief K1-Divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   266      IfxScuCcu_K1divider_107,        /**< \brief K1-Divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   267      IfxScuCcu_K1divider_108,        /**< \brief K1-Divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   268      IfxScuCcu_K1divider_109,        /**< \brief K1-Divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   269      IfxScuCcu_K1divider_110,        /**< \brief K1-Divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   270      IfxScuCcu_K1divider_111,        /**< \brief K1-Divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   271      IfxScuCcu_K1divider_112,        /**< \brief K1-Divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   272      IfxScuCcu_K1divider_113,        /**< \brief K1-Divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   273      IfxScuCcu_K1divider_114,        /**< \brief K1-Divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   274      IfxScuCcu_K1divider_115,        /**< \brief K1-Divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   275      IfxScuCcu_K1divider_116,        /**< \brief K1-Divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   276      IfxScuCcu_K1divider_117,        /**< \brief K1-Divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   277      IfxScuCcu_K1divider_118,        /**< \brief K1-Divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   278      IfxScuCcu_K1divider_119,        /**< \brief K1-Divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   279      IfxScuCcu_K1divider_120,        /**< \brief K1-Divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   280      IfxScuCcu_K1divider_121,        /**< \brief K1-Divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   281      IfxScuCcu_K1divider_122,        /**< \brief K1-Divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   282      IfxScuCcu_K1divider_123,        /**< \brief K1-Divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   283      IfxScuCcu_K1divider_124,        /**< \brief K1-Divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   284      IfxScuCcu_K1divider_125,        /**< \brief K1-Divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   285      IfxScuCcu_K1divider_126,        /**< \brief K1-Divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   286      IfxScuCcu_K1divider_127,        /**< \brief K1-Divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   287      IfxScuCcu_K1divider_128         /**< \brief K1-Divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   288  } IfxScuCcu_K1divider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   289  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   290  /** \brief MODULE_SCU.PLLCON1.B.K2DIV, specifies the K2-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   291   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   292  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   293  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   294      IfxScuCcu_K2divider_1 = 0,      /**< \brief K2-Divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   295      IfxScuCcu_K2divider_2,          /**< \brief K2-Divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   296      IfxScuCcu_K2divider_3,          /**< \brief K2-Divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   297      IfxScuCcu_K2divider_4,          /**< \brief K2-Divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   298      IfxScuCcu_K2divider_5,          /**< \brief K2-Divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   299      IfxScuCcu_K2divider_6,          /**< \brief K2-Divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   300      IfxScuCcu_K2divider_7,          /**< \brief K2-Divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   301      IfxScuCcu_K2divider_8,          /**< \brief K2-Divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   302      IfxScuCcu_K2divider_9,          /**< \brief K2-Divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   303      IfxScuCcu_K2divider_10,         /**< \brief K2-Divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   304      IfxScuCcu_K2divider_11,         /**< \brief K2-Divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   305      IfxScuCcu_K2divider_12,         /**< \brief K2-Divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   306      IfxScuCcu_K2divider_13,         /**< \brief K2-Divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   307      IfxScuCcu_K2divider_14,         /**< \brief K2-Divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   308      IfxScuCcu_K2divider_15,         /**< \brief K2-Divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   309      IfxScuCcu_K2divider_16,         /**< \brief K2-Divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   310      IfxScuCcu_K2divider_17,         /**< \brief K2-Divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   311      IfxScuCcu_K2divider_18,         /**< \brief K2-Divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   312      IfxScuCcu_K2divider_19,         /**< \brief K2-Divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   313      IfxScuCcu_K2divider_20,         /**< \brief K2-Divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   314      IfxScuCcu_K2divider_21,         /**< \brief K2-Divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   315      IfxScuCcu_K2divider_22,         /**< \brief K2-Divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   316      IfxScuCcu_K2divider_23,         /**< \brief K2-Divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   317      IfxScuCcu_K2divider_24,         /**< \brief K2-Divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   318      IfxScuCcu_K2divider_25,         /**< \brief K2-Divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   319      IfxScuCcu_K2divider_26,         /**< \brief K2-Divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   320      IfxScuCcu_K2divider_27,         /**< \brief K2-Divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   321      IfxScuCcu_K2divider_28,         /**< \brief K2-Divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   322      IfxScuCcu_K2divider_29,         /**< \brief K2-Divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   323      IfxScuCcu_K2divider_30,         /**< \brief K2-Divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   324      IfxScuCcu_K2divider_31,         /**< \brief K2-Divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   325      IfxScuCcu_K2divider_32,         /**< \brief K2-Divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   326      IfxScuCcu_K2divider_33,         /**< \brief K2-Divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   327      IfxScuCcu_K2divider_34,         /**< \brief K2-Divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   328      IfxScuCcu_K2divider_35,         /**< \brief K2-Divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   329      IfxScuCcu_K2divider_36,         /**< \brief K2-Divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   330      IfxScuCcu_K2divider_37,         /**< \brief K2-Divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   331      IfxScuCcu_K2divider_38,         /**< \brief K2-Divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   332      IfxScuCcu_K2divider_39,         /**< \brief K2-Divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   333      IfxScuCcu_K2divider_40,         /**< \brief K2-Divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   334      IfxScuCcu_K2divider_41,         /**< \brief K2-Divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   335      IfxScuCcu_K2divider_42,         /**< \brief K2-Divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   336      IfxScuCcu_K2divider_43,         /**< \brief K2-Divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   337      IfxScuCcu_K2divider_44,         /**< \brief K2-Divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   338      IfxScuCcu_K2divider_45,         /**< \brief K2-Divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   339      IfxScuCcu_K2divider_46,         /**< \brief K2-Divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   340      IfxScuCcu_K2divider_47,         /**< \brief K2-Divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   341      IfxScuCcu_K2divider_48,         /**< \brief K2-Divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   342      IfxScuCcu_K2divider_49,         /**< \brief K2-Divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   343      IfxScuCcu_K2divider_50,         /**< \brief K2-Divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   344      IfxScuCcu_K2divider_51,         /**< \brief K2-Divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   345      IfxScuCcu_K2divider_52,         /**< \brief K2-Divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   346      IfxScuCcu_K2divider_53,         /**< \brief K2-Divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   347      IfxScuCcu_K2divider_54,         /**< \brief K2-Divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   348      IfxScuCcu_K2divider_55,         /**< \brief K2-Divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   349      IfxScuCcu_K2divider_56,         /**< \brief K2-Divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   350      IfxScuCcu_K2divider_57,         /**< \brief K2-Divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   351      IfxScuCcu_K2divider_58,         /**< \brief K2-Divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   352      IfxScuCcu_K2divider_59,         /**< \brief K2-Divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   353      IfxScuCcu_K2divider_60,         /**< \brief K2-Divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   354      IfxScuCcu_K2divider_61,         /**< \brief K2-Divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   355      IfxScuCcu_K2divider_62,         /**< \brief K2-Divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   356      IfxScuCcu_K2divider_63,         /**< \brief K2-Divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   357      IfxScuCcu_K2divider_64,         /**< \brief K2-Divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   358      IfxScuCcu_K2divider_65,         /**< \brief K2-Divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   359      IfxScuCcu_K2divider_66,         /**< \brief K2-Divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   360      IfxScuCcu_K2divider_67,         /**< \brief K2-Divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   361      IfxScuCcu_K2divider_68,         /**< \brief K2-Divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   362      IfxScuCcu_K2divider_69,         /**< \brief K2-Divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   363      IfxScuCcu_K2divider_70,         /**< \brief K2-Divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   364      IfxScuCcu_K2divider_71,         /**< \brief K2-Divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   365      IfxScuCcu_K2divider_72,         /**< \brief K2-Divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   366      IfxScuCcu_K2divider_73,         /**< \brief K2-Divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   367      IfxScuCcu_K2divider_74,         /**< \brief K2-Divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   368      IfxScuCcu_K2divider_75,         /**< \brief K2-Divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   369      IfxScuCcu_K2divider_76,         /**< \brief K2-Divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   370      IfxScuCcu_K2divider_77,         /**< \brief K2-Divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   371      IfxScuCcu_K2divider_78,         /**< \brief K2-Divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   372      IfxScuCcu_K2divider_79,         /**< \brief K2-Divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   373      IfxScuCcu_K2divider_80,         /**< \brief K2-Divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   374      IfxScuCcu_K2divider_81,         /**< \brief K2-Divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   375      IfxScuCcu_K2divider_82,         /**< \brief K2-Divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   376      IfxScuCcu_K2divider_83,         /**< \brief K2-Divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   377      IfxScuCcu_K2divider_84,         /**< \brief K2-Divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   378      IfxScuCcu_K2divider_85,         /**< \brief K2-Divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   379      IfxScuCcu_K2divider_86,         /**< \brief K2-Divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   380      IfxScuCcu_K2divider_87,         /**< \brief K2-Divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   381      IfxScuCcu_K2divider_88,         /**< \brief K2-Divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   382      IfxScuCcu_K2divider_89,         /**< \brief K2-Divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   383      IfxScuCcu_K2divider_90,         /**< \brief K2-Divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   384      IfxScuCcu_K2divider_91,         /**< \brief K2-Divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   385      IfxScuCcu_K2divider_92,         /**< \brief K2-Divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   386      IfxScuCcu_K2divider_93,         /**< \brief K2-Divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   387      IfxScuCcu_K2divider_94,         /**< \brief K2-Divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   388      IfxScuCcu_K2divider_95,         /**< \brief K2-Divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   389      IfxScuCcu_K2divider_96,         /**< \brief K2-Divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   390      IfxScuCcu_K2divider_97,         /**< \brief K2-Divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   391      IfxScuCcu_K2divider_98,         /**< \brief K2-Divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   392      IfxScuCcu_K2divider_99,         /**< \brief K2-Divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   393      IfxScuCcu_K2divider_100,        /**< \brief K2-Divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   394      IfxScuCcu_K2divider_101,        /**< \brief K2-Divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   395      IfxScuCcu_K2divider_102,        /**< \brief K2-Divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   396      IfxScuCcu_K2divider_103,        /**< \brief K2-Divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   397      IfxScuCcu_K2divider_104,        /**< \brief K2-Divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   398      IfxScuCcu_K2divider_105,        /**< \brief K2-Divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   399      IfxScuCcu_K2divider_106,        /**< \brief K2-Divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   400      IfxScuCcu_K2divider_107,        /**< \brief K2-Divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   401      IfxScuCcu_K2divider_108,        /**< \brief K2-Divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   402      IfxScuCcu_K2divider_109,        /**< \brief K2-Divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   403      IfxScuCcu_K2divider_110,        /**< \brief K2-Divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   404      IfxScuCcu_K2divider_111,        /**< \brief K2-Divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   405      IfxScuCcu_K2divider_112,        /**< \brief K2-Divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   406      IfxScuCcu_K2divider_113,        /**< \brief K2-Divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   407      IfxScuCcu_K2divider_114,        /**< \brief K2-Divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   408      IfxScuCcu_K2divider_115,        /**< \brief K2-Divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   409      IfxScuCcu_K2divider_116,        /**< \brief K2-Divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   410      IfxScuCcu_K2divider_117,        /**< \brief K2-Divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   411      IfxScuCcu_K2divider_118,        /**< \brief K2-Divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   412      IfxScuCcu_K2divider_119,        /**< \brief K2-Divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   413      IfxScuCcu_K2divider_120,        /**< \brief K2-Divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   414      IfxScuCcu_K2divider_121,        /**< \brief K2-Divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   415      IfxScuCcu_K2divider_122,        /**< \brief K2-Divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   416      IfxScuCcu_K2divider_123,        /**< \brief K2-Divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   417      IfxScuCcu_K2divider_124,        /**< \brief K2-Divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   418      IfxScuCcu_K2divider_125,        /**< \brief K2-Divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   419      IfxScuCcu_K2divider_126,        /**< \brief K2-Divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   420      IfxScuCcu_K2divider_127,        /**< \brief K2-Divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   421      IfxScuCcu_K2divider_128         /**< \brief K2-Divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   422  } IfxScuCcu_K2divider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   423  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   424  /** \brief MODULE_SCU.PLLCON1.B.K3DIV, specifies the K3-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   425   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   426  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   427  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   428      IfxScuCcu_K3divider_1 = 0,      /**< \brief K3-Divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   429      IfxScuCcu_K3divider_2,          /**< \brief K3-Divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   430      IfxScuCcu_K3divider_3,          /**< \brief K3-Divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   431      IfxScuCcu_K3divider_4,          /**< \brief K3-Divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   432      IfxScuCcu_K3divider_5,          /**< \brief K3-Divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   433      IfxScuCcu_K3divider_6,          /**< \brief K3-Divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   434      IfxScuCcu_K3divider_7,          /**< \brief K3-Divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   435      IfxScuCcu_K3divider_8,          /**< \brief K3-Divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   436      IfxScuCcu_K3divider_9,          /**< \brief K3-Divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   437      IfxScuCcu_K3divider_10,         /**< \brief K3-Divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   438      IfxScuCcu_K3divider_11,         /**< \brief K3-Divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   439      IfxScuCcu_K3divider_12,         /**< \brief K3-Divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   440      IfxScuCcu_K3divider_13,         /**< \brief K3-Divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   441      IfxScuCcu_K3divider_14,         /**< \brief K3-Divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   442      IfxScuCcu_K3divider_15,         /**< \brief K3-Divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   443      IfxScuCcu_K3divider_16,         /**< \brief K3-Divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   444      IfxScuCcu_K3divider_17,         /**< \brief K3-Divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   445      IfxScuCcu_K3divider_18,         /**< \brief K3-Divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   446      IfxScuCcu_K3divider_19,         /**< \brief K3-Divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   447      IfxScuCcu_K3divider_20,         /**< \brief K3-Divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   448      IfxScuCcu_K3divider_21,         /**< \brief K3-Divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   449      IfxScuCcu_K3divider_22,         /**< \brief K3-Divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   450      IfxScuCcu_K3divider_23,         /**< \brief K3-Divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   451      IfxScuCcu_K3divider_24,         /**< \brief K3-Divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   452      IfxScuCcu_K3divider_25,         /**< \brief K3-Divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   453      IfxScuCcu_K3divider_26,         /**< \brief K3-Divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   454      IfxScuCcu_K3divider_27,         /**< \brief K3-Divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   455      IfxScuCcu_K3divider_28,         /**< \brief K3-Divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   456      IfxScuCcu_K3divider_29,         /**< \brief K3-Divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   457      IfxScuCcu_K3divider_30,         /**< \brief K3-Divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   458      IfxScuCcu_K3divider_31,         /**< \brief K3-Divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   459      IfxScuCcu_K3divider_32,         /**< \brief K3-Divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   460      IfxScuCcu_K3divider_33,         /**< \brief K3-Divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   461      IfxScuCcu_K3divider_34,         /**< \brief K3-Divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   462      IfxScuCcu_K3divider_35,         /**< \brief K3-Divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   463      IfxScuCcu_K3divider_36,         /**< \brief K3-Divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   464      IfxScuCcu_K3divider_37,         /**< \brief K3-Divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   465      IfxScuCcu_K3divider_38,         /**< \brief K3-Divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   466      IfxScuCcu_K3divider_39,         /**< \brief K3-Divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   467      IfxScuCcu_K3divider_40,         /**< \brief K3-Divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   468      IfxScuCcu_K3divider_41,         /**< \brief K3-Divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   469      IfxScuCcu_K3divider_42,         /**< \brief K3-Divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   470      IfxScuCcu_K3divider_43,         /**< \brief K3-Divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   471      IfxScuCcu_K3divider_44,         /**< \brief K3-Divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   472      IfxScuCcu_K3divider_45,         /**< \brief K3-Divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   473      IfxScuCcu_K3divider_46,         /**< \brief K3-Divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   474      IfxScuCcu_K3divider_47,         /**< \brief K3-Divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   475      IfxScuCcu_K3divider_48,         /**< \brief K3-Divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   476      IfxScuCcu_K3divider_49,         /**< \brief K3-Divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   477      IfxScuCcu_K3divider_50,         /**< \brief K3-Divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   478      IfxScuCcu_K3divider_51,         /**< \brief K3-Divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   479      IfxScuCcu_K3divider_52,         /**< \brief K3-Divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   480      IfxScuCcu_K3divider_53,         /**< \brief K3-Divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   481      IfxScuCcu_K3divider_54,         /**< \brief K3-Divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   482      IfxScuCcu_K3divider_55,         /**< \brief K3-Divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   483      IfxScuCcu_K3divider_56,         /**< \brief K3-Divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   484      IfxScuCcu_K3divider_57,         /**< \brief K3-Divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   485      IfxScuCcu_K3divider_58,         /**< \brief K3-Divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   486      IfxScuCcu_K3divider_59,         /**< \brief K3-Divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   487      IfxScuCcu_K3divider_60,         /**< \brief K3-Divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   488      IfxScuCcu_K3divider_61,         /**< \brief K3-Divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   489      IfxScuCcu_K3divider_62,         /**< \brief K3-Divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   490      IfxScuCcu_K3divider_63,         /**< \brief K3-Divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   491      IfxScuCcu_K3divider_64,         /**< \brief K3-Divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   492      IfxScuCcu_K3divider_65,         /**< \brief K3-Divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   493      IfxScuCcu_K3divider_66,         /**< \brief K3-Divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   494      IfxScuCcu_K3divider_67,         /**< \brief K3-Divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   495      IfxScuCcu_K3divider_68,         /**< \brief K3-Divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   496      IfxScuCcu_K3divider_69,         /**< \brief K3-Divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   497      IfxScuCcu_K3divider_70,         /**< \brief K3-Divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   498      IfxScuCcu_K3divider_71,         /**< \brief K3-Divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   499      IfxScuCcu_K3divider_72,         /**< \brief K3-Divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   500      IfxScuCcu_K3divider_73,         /**< \brief K3-Divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   501      IfxScuCcu_K3divider_74,         /**< \brief K3-Divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   502      IfxScuCcu_K3divider_75,         /**< \brief K3-Divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   503      IfxScuCcu_K3divider_76,         /**< \brief K3-Divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   504      IfxScuCcu_K3divider_77,         /**< \brief K3-Divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   505      IfxScuCcu_K3divider_78,         /**< \brief K3-Divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   506      IfxScuCcu_K3divider_79,         /**< \brief K3-Divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   507      IfxScuCcu_K3divider_80,         /**< \brief K3-Divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   508      IfxScuCcu_K3divider_81,         /**< \brief K3-Divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   509      IfxScuCcu_K3divider_82,         /**< \brief K3-Divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   510      IfxScuCcu_K3divider_83,         /**< \brief K3-Divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   511      IfxScuCcu_K3divider_84,         /**< \brief K3-Divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   512      IfxScuCcu_K3divider_85,         /**< \brief K3-Divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   513      IfxScuCcu_K3divider_86,         /**< \brief K3-Divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   514      IfxScuCcu_K3divider_87,         /**< \brief K3-Divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   515      IfxScuCcu_K3divider_88,         /**< \brief K3-Divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   516      IfxScuCcu_K3divider_89,         /**< \brief K3-Divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   517      IfxScuCcu_K3divider_90,         /**< \brief K3-Divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   518      IfxScuCcu_K3divider_91,         /**< \brief K3-Divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   519      IfxScuCcu_K3divider_92,         /**< \brief K3-Divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   520      IfxScuCcu_K3divider_93,         /**< \brief K3-Divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   521      IfxScuCcu_K3divider_94,         /**< \brief K3-Divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   522      IfxScuCcu_K3divider_95,         /**< \brief K3-Divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   523      IfxScuCcu_K3divider_96,         /**< \brief K3-Divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   524      IfxScuCcu_K3divider_97,         /**< \brief K3-Divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   525      IfxScuCcu_K3divider_98,         /**< \brief K3-Divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   526      IfxScuCcu_K3divider_99,         /**< \brief K3-Divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   527      IfxScuCcu_K3divider_100,        /**< \brief K3-Divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   528      IfxScuCcu_K3divider_101,        /**< \brief K3-Divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   529      IfxScuCcu_K3divider_102,        /**< \brief K3-Divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   530      IfxScuCcu_K3divider_103,        /**< \brief K3-Divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   531      IfxScuCcu_K3divider_104,        /**< \brief K3-Divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   532      IfxScuCcu_K3divider_105,        /**< \brief K3-Divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   533      IfxScuCcu_K3divider_106,        /**< \brief K3-Divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   534      IfxScuCcu_K3divider_107,        /**< \brief K3-Divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   535      IfxScuCcu_K3divider_108,        /**< \brief K3-Divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   536      IfxScuCcu_K3divider_109,        /**< \brief K3-Divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   537      IfxScuCcu_K3divider_110,        /**< \brief K3-Divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   538      IfxScuCcu_K3divider_111,        /**< \brief K3-Divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   539      IfxScuCcu_K3divider_112,        /**< \brief K3-Divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   540      IfxScuCcu_K3divider_113,        /**< \brief K3-Divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   541      IfxScuCcu_K3divider_114,        /**< \brief K3-Divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   542      IfxScuCcu_K3divider_115,        /**< \brief K3-Divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   543      IfxScuCcu_K3divider_116,        /**< \brief K3-Divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   544      IfxScuCcu_K3divider_117,        /**< \brief K3-Divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   545      IfxScuCcu_K3divider_118,        /**< \brief K3-Divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   546      IfxScuCcu_K3divider_119,        /**< \brief K3-Divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   547      IfxScuCcu_K3divider_120,        /**< \brief K3-Divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   548      IfxScuCcu_K3divider_121,        /**< \brief K3-Divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   549      IfxScuCcu_K3divider_122,        /**< \brief K3-Divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   550      IfxScuCcu_K3divider_123,        /**< \brief K3-Divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   551      IfxScuCcu_K3divider_124,        /**< \brief K3-Divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   552      IfxScuCcu_K3divider_125,        /**< \brief K3-Divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   553      IfxScuCcu_K3divider_126,        /**< \brief K3-Divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   554      IfxScuCcu_K3divider_127,        /**< \brief K3-Divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   555      IfxScuCcu_K3divider_128         /**< \brief K3-Divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   556  } IfxScuCcu_K3divider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   557  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   558  /** \brief MODULE_SCU.PLLCON0.B.NDIV, specifies the N-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   559   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   560  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   561  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   562      IfxScuCcu_Ndivider_1 = 0,      /**< \brief  N-divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   563      IfxScuCcu_Ndivider_2,          /**< \brief  N-divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   564      IfxScuCcu_Ndivider_3,          /**< \brief  N-divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   565      IfxScuCcu_Ndivider_4,          /**< \brief  N-divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   566      IfxScuCcu_Ndivider_5,          /**< \brief  N-divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   567      IfxScuCcu_Ndivider_6,          /**< \brief  N-divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   568      IfxScuCcu_Ndivider_7,          /**< \brief  N-divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   569      IfxScuCcu_Ndivider_8,          /**< \brief  N-divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   570      IfxScuCcu_Ndivider_9,          /**< \brief  N-divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   571      IfxScuCcu_Ndivider_10,         /**< \brief  N-divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   572      IfxScuCcu_Ndivider_11,         /**< \brief  N-divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   573      IfxScuCcu_Ndivider_12,         /**< \brief  N-divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   574      IfxScuCcu_Ndivider_13,         /**< \brief  N-divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   575      IfxScuCcu_Ndivider_14,         /**< \brief  N-divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   576      IfxScuCcu_Ndivider_15,         /**< \brief  N-divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   577      IfxScuCcu_Ndivider_16,         /**< \brief  N-divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   578      IfxScuCcu_Ndivider_17,         /**< \brief  N-divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   579      IfxScuCcu_Ndivider_18,         /**< \brief  N-divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   580      IfxScuCcu_Ndivider_19,         /**< \brief  N-divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   581      IfxScuCcu_Ndivider_20,         /**< \brief  N-divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   582      IfxScuCcu_Ndivider_21,         /**< \brief  N-divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   583      IfxScuCcu_Ndivider_22,         /**< \brief  N-divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   584      IfxScuCcu_Ndivider_23,         /**< \brief  N-divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   585      IfxScuCcu_Ndivider_24,         /**< \brief  N-divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   586      IfxScuCcu_Ndivider_25,         /**< \brief  N-divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   587      IfxScuCcu_Ndivider_26,         /**< \brief  N-divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   588      IfxScuCcu_Ndivider_27,         /**< \brief  N-divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   589      IfxScuCcu_Ndivider_28,         /**< \brief  N-divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   590      IfxScuCcu_Ndivider_29,         /**< \brief  N-divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   591      IfxScuCcu_Ndivider_30,         /**< \brief  N-divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   592      IfxScuCcu_Ndivider_31,         /**< \brief  N-divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   593      IfxScuCcu_Ndivider_32,         /**< \brief  N-divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   594      IfxScuCcu_Ndivider_33,         /**< \brief  N-divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   595      IfxScuCcu_Ndivider_34,         /**< \brief  N-divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   596      IfxScuCcu_Ndivider_35,         /**< \brief  N-divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   597      IfxScuCcu_Ndivider_36,         /**< \brief  N-divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   598      IfxScuCcu_Ndivider_37,         /**< \brief  N-divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   599      IfxScuCcu_Ndivider_38,         /**< \brief  N-divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   600      IfxScuCcu_Ndivider_39,         /**< \brief  N-divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   601      IfxScuCcu_Ndivider_40,         /**< \brief  N-divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   602      IfxScuCcu_Ndivider_41,         /**< \brief  N-divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   603      IfxScuCcu_Ndivider_42,         /**< \brief  N-divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   604      IfxScuCcu_Ndivider_43,         /**< \brief  N-divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   605      IfxScuCcu_Ndivider_44,         /**< \brief  N-divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   606      IfxScuCcu_Ndivider_45,         /**< \brief  N-divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   607      IfxScuCcu_Ndivider_46,         /**< \brief  N-divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   608      IfxScuCcu_Ndivider_47,         /**< \brief  N-divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   609      IfxScuCcu_Ndivider_48,         /**< \brief  N-divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   610      IfxScuCcu_Ndivider_49,         /**< \brief  N-divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   611      IfxScuCcu_Ndivider_50,         /**< \brief  N-divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   612      IfxScuCcu_Ndivider_51,         /**< \brief  N-divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   613      IfxScuCcu_Ndivider_52,         /**< \brief  N-divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   614      IfxScuCcu_Ndivider_53,         /**< \brief  N-divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   615      IfxScuCcu_Ndivider_54,         /**< \brief  N-divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   616      IfxScuCcu_Ndivider_55,         /**< \brief  N-divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   617      IfxScuCcu_Ndivider_56,         /**< \brief  N-divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   618      IfxScuCcu_Ndivider_57,         /**< \brief  N-divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   619      IfxScuCcu_Ndivider_58,         /**< \brief  N-divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   620      IfxScuCcu_Ndivider_59,         /**< \brief  N-divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   621      IfxScuCcu_Ndivider_60,         /**< \brief  N-divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   622      IfxScuCcu_Ndivider_61,         /**< \brief  N-divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   623      IfxScuCcu_Ndivider_62,         /**< \brief  N-divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   624      IfxScuCcu_Ndivider_63,         /**< \brief  N-divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   625      IfxScuCcu_Ndivider_64,         /**< \brief  N-divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   626      IfxScuCcu_Ndivider_65,         /**< \brief  N-divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   627      IfxScuCcu_Ndivider_66,         /**< \brief  N-divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   628      IfxScuCcu_Ndivider_67,         /**< \brief  N-divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   629      IfxScuCcu_Ndivider_68,         /**< \brief  N-divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   630      IfxScuCcu_Ndivider_69,         /**< \brief  N-divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   631      IfxScuCcu_Ndivider_70,         /**< \brief  N-divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   632      IfxScuCcu_Ndivider_71,         /**< \brief  N-divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   633      IfxScuCcu_Ndivider_72,         /**< \brief  N-divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   634      IfxScuCcu_Ndivider_73,         /**< \brief  N-divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   635      IfxScuCcu_Ndivider_74,         /**< \brief  N-divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   636      IfxScuCcu_Ndivider_75,         /**< \brief  N-divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   637      IfxScuCcu_Ndivider_76,         /**< \brief  N-divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   638      IfxScuCcu_Ndivider_77,         /**< \brief  N-divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   639      IfxScuCcu_Ndivider_78,         /**< \brief  N-divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   640      IfxScuCcu_Ndivider_79,         /**< \brief  N-divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   641      IfxScuCcu_Ndivider_80,         /**< \brief  N-divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   642      IfxScuCcu_Ndivider_81,         /**< \brief  N-divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   643      IfxScuCcu_Ndivider_82,         /**< \brief  N-divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   644      IfxScuCcu_Ndivider_83,         /**< \brief  N-divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   645      IfxScuCcu_Ndivider_84,         /**< \brief  N-divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   646      IfxScuCcu_Ndivider_85,         /**< \brief  N-divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   647      IfxScuCcu_Ndivider_86,         /**< \brief  N-divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   648      IfxScuCcu_Ndivider_87,         /**< \brief  N-divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   649      IfxScuCcu_Ndivider_88,         /**< \brief  N-divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   650      IfxScuCcu_Ndivider_89,         /**< \brief  N-divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   651      IfxScuCcu_Ndivider_90,         /**< \brief  N-divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   652      IfxScuCcu_Ndivider_91,         /**< \brief  N-divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   653      IfxScuCcu_Ndivider_92,         /**< \brief  N-divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   654      IfxScuCcu_Ndivider_93,         /**< \brief  N-divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   655      IfxScuCcu_Ndivider_94,         /**< \brief  N-divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   656      IfxScuCcu_Ndivider_95,         /**< \brief  N-divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   657      IfxScuCcu_Ndivider_96,         /**< \brief  N-divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   658      IfxScuCcu_Ndivider_97,         /**< \brief  N-divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   659      IfxScuCcu_Ndivider_98,         /**< \brief  N-divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   660      IfxScuCcu_Ndivider_99,         /**< \brief  N-divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   661      IfxScuCcu_Ndivider_100,        /**< \brief  N-divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   662      IfxScuCcu_Ndivider_101,        /**< \brief  N-divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   663      IfxScuCcu_Ndivider_102,        /**< \brief  N-divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   664      IfxScuCcu_Ndivider_103,        /**< \brief  N-divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   665      IfxScuCcu_Ndivider_104,        /**< \brief  N-divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   666      IfxScuCcu_Ndivider_105,        /**< \brief  N-divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   667      IfxScuCcu_Ndivider_106,        /**< \brief  N-divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   668      IfxScuCcu_Ndivider_107,        /**< \brief  N-divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   669      IfxScuCcu_Ndivider_108,        /**< \brief  N-divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   670      IfxScuCcu_Ndivider_109,        /**< \brief  N-divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   671      IfxScuCcu_Ndivider_110,        /**< \brief  N-divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   672      IfxScuCcu_Ndivider_111,        /**< \brief  N-divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   673      IfxScuCcu_Ndivider_112,        /**< \brief  N-divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   674      IfxScuCcu_Ndivider_113,        /**< \brief  N-divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   675      IfxScuCcu_Ndivider_114,        /**< \brief  N-divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   676      IfxScuCcu_Ndivider_115,        /**< \brief  N-divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   677      IfxScuCcu_Ndivider_116,        /**< \brief  N-divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   678      IfxScuCcu_Ndivider_117,        /**< \brief  N-divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   679      IfxScuCcu_Ndivider_118,        /**< \brief  N-divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   680      IfxScuCcu_Ndivider_119,        /**< \brief  N-divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   681      IfxScuCcu_Ndivider_120,        /**< \brief  N-divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   682      IfxScuCcu_Ndivider_121,        /**< \brief  N-divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   683      IfxScuCcu_Ndivider_122,        /**< \brief  N-divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   684      IfxScuCcu_Ndivider_123,        /**< \brief  N-divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   685      IfxScuCcu_Ndivider_124,        /**< \brief  N-divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   686      IfxScuCcu_Ndivider_125,        /**< \brief  N-divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   687      IfxScuCcu_Ndivider_126,        /**< \brief  N-divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   688      IfxScuCcu_Ndivider_127,        /**< \brief  N-divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   689      IfxScuCcu_Ndivider_128         /**< \brief  N-divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   690  } IfxScuCcu_Ndivider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   691  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   692  /** \brief MODULE_SCU.PLLCON0.B.PDIV, specifies the P-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   693   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   694  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   695  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   696      IfxScuCcu_Pdivider_1 = 0,      /**< \brief  P-divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   697      IfxScuCcu_Pdivider_2,          /**< \brief  P-divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   698      IfxScuCcu_Pdivider_3,          /**< \brief  P-divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   699      IfxScuCcu_Pdivider_4,          /**< \brief  P-divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   700      IfxScuCcu_Pdivider_5,          /**< \brief  P-divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   701      IfxScuCcu_Pdivider_6,          /**< \brief  P-divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   702      IfxScuCcu_Pdivider_7,          /**< \brief  P-divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   703      IfxScuCcu_Pdivider_8,          /**< \brief  P-divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   704      IfxScuCcu_Pdivider_9,          /**< \brief  P-divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   705      IfxScuCcu_Pdivider_10,         /**< \brief  P-divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   706      IfxScuCcu_Pdivider_11,         /**< \brief  P-divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   707      IfxScuCcu_Pdivider_12,         /**< \brief  P-divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   708      IfxScuCcu_Pdivider_13,         /**< \brief  P-divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   709      IfxScuCcu_Pdivider_14,         /**< \brief  P-divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   710      IfxScuCcu_Pdivider_15,         /**< \brief  P-divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   711      IfxScuCcu_Pdivider_16          /**< \brief  P-divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   712  } IfxScuCcu_Pdivider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   713  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   714  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   715  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   716  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   717  /*-----------------------------Data Structures--------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   718  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   719  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   720  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   721   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   722  /** \brief Configuration structure type for CCUCON registers.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   723   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   724  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   725  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   726      uint32 value;       /**< \brief CCUCON Register value to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   727      uint32 mask;        /**< \brief CCUCON Mask to select the bit fields to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   728  } IfxScuCcu_CcuconRegConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   729  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   730  /** \brief Configuration structure type for the Pll initial step.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   731   * This structure must be used to configure the P, N and K2 dividers for initial step.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   732   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   733  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   734  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   735      uint8   pDivider;        /**< \brief P divider value for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   736      uint8   nDivider;        /**< \brief N divider value for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   737      uint8   k2Initial;       /**< \brief K2 divider value for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   738      float32 waitTime;        /**< \brief Wait time for for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   739  } IfxScuCcu_InitialStepConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   740  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   741  /** \brief Configuration structure type for the Pll Steps for current jump control.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   742   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   743  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   744  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   745      uint8                          k2Step;             /**< \brief K2 divider value for this step. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   746      float32                        waitTime;           /**< \brief Wait time for for this step. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   747      IfxScuCcu_PllStepsFunctionHook hookFunction;       /**< \brief Hook function called at the end of this step. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   748  } IfxScuCcu_PllStepsConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   749  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   750  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   751  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   752  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   753   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   754  /** \brief Configuration structure type for all the CCUCON registers to configure clock distribution.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   755   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   756  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   757  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   758      IfxScuCcu_CcuconRegConfig ccucon0;       /**< \brief CCUCON0 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   759      IfxScuCcu_CcuconRegConfig ccucon1;       /**< \brief CCUCON1 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   760      IfxScuCcu_CcuconRegConfig ccucon2;       /**< \brief CCUCON2 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   761      IfxScuCcu_CcuconRegConfig ccucon5;       /**< \brief CCUCON5 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   762      IfxScuCcu_CcuconRegConfig ccucon6;       /**< \brief CCUCON6 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   763      IfxScuCcu_CcuconRegConfig ccucon7;       /**< \brief CCUCON7 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   764  } IfxScuCcu_ClockDistributionConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   765  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   766  /** \brief Configuration structure type for the Flash waitstate configuration.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   767   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   768  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   769  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   770      uint32 value;       /**< \brief FLASH.FCON Register value to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   771      uint32 mask;        /**< \brief FLASH.FCON Mask to select the bit fields to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   772  } IfxScuCcu_FlashWaitstateConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   773  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   774  /** \brief Configuration structure type for the System Pll step.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   775   * This structure must be used to configure the P, N and K1 dividers .
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   776   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   777  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   778  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   779      uint8                       numOfPllDividerSteps;       /**< \brief Number of PLL divider steps during clock throttling. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   780      IfxScuCcu_PllStepsConfig   *pllDividerStep;             /**< \brief Pointer to the array of Pll divider step configuration. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   781      IfxScuCcu_InitialStepConfig pllInitialStep;             /**< \brief Configuration of first step which is same as internal osc frequency. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   782  } IfxScuCcu_SysPllConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   783  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   784  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   785  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   786  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   787   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   788  /** \brief Configuration structure SCU module
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   789   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   790  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   791  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   792      IfxScuCcu_SysPllConfig            sysPll;                         /**< \brief System PLL configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   793      IfxScuCcu_ClockDistributionConfig clockDistribution;              /**< \brief Configuration of of bus clocks and other module clock distribution. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   794      IfxScuCcu_FlashWaitstateConfig    flashFconWaitStateConfig;       /**< \brief Configuration of flash waitstate */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   795      uint32                            xtalFrequency;                  /**< \brief Xtal Frequency */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   796  } IfxScuCcu_Config;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   797  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   798  /** \brief Configuration structure for E-ray PLL
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   799   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   800  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   801  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   802      IfxScuCcu_InitialStepConfig pllInitialStep;       /**< \brief Configuration of first step which is same as internal osc frequency. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   803  } IfxScuCcu_ErayPllConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   804  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   805  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   806  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   807  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Operative
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   808   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   809  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   810  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   811  /*-------------------------Inline Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   812  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   813  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   814  /** \brief API to get EVR Oscillator frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   815   * This API returns the constant which is specific to the ScuCcu of the controller.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   816   * \return EVR Oscillator frequency (fBACK or fEVR) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   817   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   818  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   819  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   820  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   821   * This API returns the  PLL2ERAY frequency based on the K3 divider value in PLLERAYCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   822   * \return PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   823   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   824  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   825  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   826  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   827   * This API returns the  PLL2 frequency based on the K3 divider value in PLLCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   828   * \return PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   829   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   830  IFX_INLINE float32 IfxScuCcu_getPll2Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   831  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   832  /** \brief Returns the clock source selection
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   833   * \return Clock source selection
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   834   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   835  IFX_INLINE IfxScu_CCUCON0_CLKSEL IfxScuCcu_getSourceSelection(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   836  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   837  /** \brief API to get STM divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   838   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   839   * \return STM frequency (fSTM) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   840   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   841  IFX_INLINE float32 IfxScuCcu_getStmFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   842  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   843  /** \brief API to get CAN divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   844   * This API returns the fCAN frequency based on the divider value in CCUCON register and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   845   * \return STM frequency (fSTM) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   846   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   847  IFX_INLINE float32 IfxScuCcu_getCanFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   848  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   849  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   850  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   851  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   852  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   853  /** \brief API to get BAUD1 divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   854   * This API returns the based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   855   * \return Baud1 frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   856   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   857  IFX_EXTERN float32 IfxScuCcu_getBaud1Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   858  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   859  /** \brief API to get BAUD2 divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   860   * This API returns the Baud2 frequency based on the divider value in CCUCON register and the fMAX.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   861   * \return Baud2 frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   862   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   863  IFX_EXTERN float32 IfxScuCcu_getBaud2Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   864  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   865  /** \brief API to get BBB divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   866   * This API returns the BBBDivider frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   867   * \return BBB frequency (fBBB) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   868   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   869  IFX_EXTERN float32 IfxScuCcu_getBbbFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   870  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   871  /** \brief This API returns the Cpu frequency based on the divider value in CCUCON register and fSource frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   872   * \param cpu CPU number for which effective fCPU is sought
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   873   * \return Cpu[x] frequency in Hz, where x is cpu number passed as parameter
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   874   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   875  IFX_EXTERN float32 IfxScuCcu_getCpuFrequency(const IfxCpu_ResourceCpu cpu);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   876  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   877  /** \brief API to get FSI2 divider frequency in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   878   * This API returns the fFSI2 frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   879   * \return FSI2 frequency (fFSI2) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   880   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   881  IFX_EXTERN float32 IfxScuCcu_getFsi2Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   882  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   883  /** \brief API to get FSI divider frequency in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   884   * This API returns the fFSI based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   885   * \return FSI frequency (fFSI) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   886   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   887  IFX_EXTERN float32 IfxScuCcu_getFsiFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   888  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   889  /** \brief API to get FMAX divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   890   * This API returns the fMax frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   891   * \return Max frequency (fMAX) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   892   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   893  IFX_EXTERN float32 IfxScuCcu_getMaxFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   894  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   895  /** \brief get source frequency fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   896   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   897   * \return Module frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   898   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   899  IFX_EXTERN float32 IfxScuCcu_getModuleFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   900  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   901  /** \brief API to get Oscillator 0 frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   902   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   903   * \return Osc0 frequency (fOSC0) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   904   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   905  IFX_EXTERN float32 IfxScuCcu_getOsc0Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   906  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   907  /** \brief API to get Oscillator 0 frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   908   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   909   * \return Osc frequency (fOSC) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   910   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   911  IFX_EXTERN float32 IfxScuCcu_getOscFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   912  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   913  /** \brief API to get actual PLL (Eray) frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   914   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   915   * \return frequency of Pll Eray (fPLLERAY) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   916   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   917  IFX_EXTERN float32 IfxScuCcu_getPllErayFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   918  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   919  /** \brief API to get actual ERAY PLL Voltage Controlled Oscillator frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   920   * This API returns the based on the divider values in PLLERAYCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   921   * \return Pll (Eray) VCO frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   922   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   923  IFX_EXTERN float32 IfxScuCcu_getPllErayVcoFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   924  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   925  /** \brief API to get actual PLL output frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   926   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   927   * \return Pll (fPLL) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   928   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   929  IFX_EXTERN float32 IfxScuCcu_getPllFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   930  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   931  /** \brief API to get actual PLL Voltage Controlled Oscillator frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   932   * This API returns the based on the divider values in PLLCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   933   * \return Pll VCO frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   934   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   935  IFX_EXTERN float32 IfxScuCcu_getPllVcoFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   936  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   937  /** \brief get source frequency fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   938   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   939   * \return Effective fSOURCE in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   940   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   941  IFX_EXTERN float32 IfxScuCcu_getSourceFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   942  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   943  /** \brief API to get SPB divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   944   * This API returns the based on fSOURCE and also on Low power divider mode and/or SPBDIV divider value in CCUCON registers.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   945   * \return SPB frequency (fSPB) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   946   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   947  IFX_EXTERN float32 IfxScuCcu_getSpbFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   948  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   949  /** \brief API to get SRI divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   950   * This API returns the Sri frequency based on the divider values in CCUCON registers and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   951   * \return Sri frequency (fSRI) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   952   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   953  IFX_EXTERN float32 IfxScuCcu_getSriFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   954  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   955  /** \brief API to set CPU frequency (with CPU divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   956   * This API configure CPU divider values in CCUCON registers. The actual frequency is always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   957   * \param cpu CPU number for which fCPU to be configured
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   958   * \param cpuFreq Desired CPU frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   959   * \return Actual CPU[x] frequency in Hz, where x is the cpu number passed as parameter
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   960   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   961  IFX_EXTERN float32 IfxScuCcu_setCpuFrequency(IfxCpu_ResourceCpu cpu, float32 cpuFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   962  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   963  /** \brief API to configure PLL2ERAY (K3 Divider for ADC clock) for desired frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   964   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   965   * \param pll2ErayFreq PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   966   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   967   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   968  IFX_EXTERN float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   969  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   970  /** \brief API to configure PLL2 (K3 Divider for ADC clock) for desired frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   971   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   972   * \param pll2Freq PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   973   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   974   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   975  IFX_EXTERN float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   976  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   977  /** \brief API to set SPB frequency (with SPB divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   978   * This API configure SPB divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   979   * \param spbFreq Desired SPB frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   980   * \return Actual SPB frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   981   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   982  IFX_EXTERN float32 IfxScuCcu_setSpbFrequency(float32 spbFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   983  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   984  /** \brief API to set SRI frequency (with SRI divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   985   * This API configure Sri divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   986   * \param sriFreq Sri frequency (fSRI) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   987   * \return Actual Sri frequency (fSRI) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   988   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   989  IFX_EXTERN float32 IfxScuCcu_setSriFrequency(float32 sriFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   990  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   991  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   992  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   993  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Configuration
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   994   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   995  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   996  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   997  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   998  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   999  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1000  /** \brief The api calculates the system PLL divider values P, N, K based on given xtal frequency and PLL frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1001   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1002   * \param fPll Desired PLL frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1003   * \return 0- Success, 1 - Failure
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1004   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1005  IFX_EXTERN boolean IfxScuCcu_calculateSysPllDividers(IfxScuCcu_Config *cfg, uint32 fPll);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1006  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1007  /** \brief API to initialize the SCU Clock Control Unit.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1008   * This API initialize the PLL with ramp steps, BUS dividers for the configuration provided by the configuration structure.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1009   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1010   * \return Error status of the ScuCcu initialization process.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1011   * \retval TRUE: If an error occurred during initialization.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1012   * \retval FALSE: If initialization was successful.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1013   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1014  IFX_EXTERN boolean IfxScuCcu_init(const IfxScuCcu_Config *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1015  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1016  /** \brief Initializes the clock configuration with default values
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1017   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1018   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1019   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1020  IFX_EXTERN void IfxScuCcu_initConfig(IfxScuCcu_Config *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1021  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1022  /** \brief API to initialize the SCU Eray Pll
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1023   * This API initialize the Eray PLL for the configuration provided by the configuration structure.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1024   * \param cfg Pointer to the configuration structure of the Eray Pll
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1025   * \return Error status of the ScuCcu Eray Pll initialization process.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1026   * \retval TRUE: If an error occurred during initialization.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1027   * \retval FALSE: If initialization was successful.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1028   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1029  IFX_EXTERN boolean IfxScuCcu_initErayPll(const IfxScuCcu_ErayPllConfig *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1030  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1031  /** \brief Initializes the clock configuration with default values
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1032   * \param cfg Pointer to the configuration structure of the ScuCcuEray Pll
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1033   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1034   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1035  IFX_EXTERN void IfxScuCcu_initErayPllConfig(IfxScuCcu_ErayPllConfig *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1036  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1037  /** \brief API to switch to Backup clock from the current PLL frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1038   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1039   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1040   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1041  IFX_EXTERN void IfxScuCcu_switchToBackupClock(const IfxScuCcu_Config *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1042  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1043  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1044  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1045  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1046  /*-------------------------Inline Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1047  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1048  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1049  /** \brief API to get GTMdivider frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1050   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1051   * return GTM frequency (fGTM) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1052   * \return Gtm Frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1053   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1054  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1055  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1056  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1057  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1058  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1059  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1060  /** \brief API to set GTM frequency (with GTM divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1061   * This API configure GTM divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1062   * \param gtmFreq Desired GTM frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1063   * \return Actual GTM frequency in HZ
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1064   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1065  IFX_EXTERN float32 IfxScuCcu_setGtmFrequency(float32 gtmFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1066  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1067  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1068  /*-------------------Global Exported Variables/Constants----------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1069  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1070  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1071  /** \brief Configuration structure for SCU CCU driver.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1072   * The values of this structure are defined as # defined macros in the implementation of Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1073   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1074  IFX_EXTERN IFX_CONST IfxScuCcu_Config IfxScuCcu_defaultClockConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1075  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1076  /** \brief Configuration structure for SCU CCU driver.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1077   * The values of this structure are defined as # defined macros in the implementation of Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1078   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1079  IFX_EXTERN IFX_CONST IfxScuCcu_ErayPllConfig IfxScuCcu_defaultErayPllConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1080  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1081  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1082  /*---------------------Inline Function Implementations------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1083  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1084  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1085  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1086  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1087      return IFXSCU_EVR_OSC_FREQUENCY;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1088  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1089  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1090  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1091  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1092  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1093      return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.GTMDIV;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1094  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1095  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1096  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1097  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1098  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1099      float32 pll2ErayFrequency;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1100  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1101      pll2ErayFrequency = IfxScuCcu_getPllErayVcoFrequency() / (SCU_PLLERAYCON1.B.K3DIV + 1);
	call	IfxScuCcu_getPllErayVcoFrequency
.L384:
	fcall	.cocofun_1
.L385:
	mul.f	d15,d15,d0
.L667:
	movh	d0,#16512

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   474   IfxMtu_MbistSel_ememXtm1:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   475      case IfxMtu_MbistSel_fft0:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   476      case IfxMtu_MbistSel_fft1:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   477      case IfxMtu_MbistSel_cifJpeg1_4:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   478      case IfxMtu_MbistSel_cifJpeg3:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   479      case IfxMtu_MbistSel_cifCif:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   480          waitFact = waitFact * SCU_CCUCON2.B.BBBDIV;
.L77:
	mul.f	d15,d15,d0
.L668:
	ftouz	d0,d15
	j	.L78
.L69:
.L68:
.L67:
.L73:
.L72:
.L71:
.L70:
.L66:
.L65:
.L64:
.L63:
.L62:
.L61:
.L60:
.L59:
	movh.a	a15,#61443
	ld.bu	d15,[a15]@los(0xf0036040)
.L76:
	and	d15,#15
.L75:
	mul	d0,d15
.L78:
.L74:
	jeq	d9,#4,.L80
.L484:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   481          break;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   482      default:
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   483          break;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   484      }
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   485  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   486      if (numInstructions == 4)
	sh	d8,#-2
.L80:
	mov	d15,#30
.L669:
	madd	d15,d15,d8,d0
	st.w	[a10],d15
.L670:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   487      {
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   488          waitTime = (towerDepth * waitFact) + 30;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   489      }
	ld.w	d15,[a10]
.L671:
	mov	d0,#3
.L483:
	div.u	e0,d15,d0
	st.w	[a10],d0
.L672:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   490      else
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   491      {
	j	.L81
.L82:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   492          waitTime = ((towerDepth / 4) * waitFact) + 30;
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   493      }
	nop
.L81:
	ld.w	d15,[a10]
	ld.w	d0,[a10]
.L673:
	add	d0,#-1
	st.w	[a10],d0
.L674:
	jne	d15,#0,.L82
.L675:

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   494  
; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   495      waitTime = waitTime / 3;
	ret
.L370:
	
__IfxMtu_waitForMbistDone_function_end:
	.size	IfxMtu_waitForMbistDone,__IfxMtu_waitForMbistDone_function_end-IfxMtu_waitForMbistDone
.L179:
	; End of function
	
	.sdecl	'.text.IfxMtu..cocofun_1',code,cluster('.cocofun_1')
	.sect	'.text.IfxMtu..cocofun_1'
	.align	2
; Function .cocofun_1
.L120:
.cocofun_1:	.type	func
; Function body .cocofun_1, coco_iter:0

; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     1  /**
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     2   * \file IfxScuCcu.h
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     3   * \brief SCU  basic functionality
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     4   * \ingroup IfxLld_Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     5   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     6   * \version iLLD_1_0_1_11_0
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     8   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     9   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    10   *                                 IMPORTANT NOTICE
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    11   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    12   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    16   * terms of use are agreed, use of this file is subject to following:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    17  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    18  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    20  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    22   * organization obtaining a copy of the software and accompanying 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    26   * Software is furnished to do so, all subject to the following:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    27  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    28   * The copyright notices in the Software and this entire statement, including
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    32   * solely in the form of machine-executable object code generated by a source
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    33   * language processor.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    34  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    41   * DEALINGS IN THE SOFTWARE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    42  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    43   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    44   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    45   * \defgroup IfxLld_Scu SCU
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    46   * \addtogroup IfxLld_Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    47   * \{
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    48   * \defgroup IfxLld_ScuCcu How to use the Scu Clock driver?
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    49   * \addtogroup IfxLld_ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    50   * \{
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    51   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    52   * The Scu Clock control unit driver provides a default configuration for pll and Clock initialisation and set of peripheral clock configuration functions.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    53   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    54   * In the following sections it will be described, how to integrate the driver into the application framework.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    55   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    56   * \section IfxLld_ScuCcu_Std_Preparation Preparation
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    57   * \subsection IfxLld_ScuCcu_Std_Include Include Files
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    58   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    59   * Include following header file into your C code:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    60   * \code
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    61   * #include <Scu/Std/IfxScuCcu.h>
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    62   * \endcode
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    63   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    64   * \subsection IfxLld_ScuCcu_Std_Variables Variables
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    65   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    66   * Declare the Clock Configuration variables in your C code:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    67   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    68   * \code
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    69   * // used globally
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    70   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    71   * // configuration for the PLL  steps
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    72   * static IfxScuCcu_PllStepsConfig IfxScuCcu_testPllConfigSteps[] = {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    73   *     IFXSCU_CFG_PLL_STEPS
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    74   * };
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    75   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    76   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    77   * // Default configuration for the Clock Configuration
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    78   * IfxScuCcu_Config                      IfxScuCcu_testClockConfig = {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    79   *     {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    80   *        sizeof(IfxScuCcu_testPllConfigSteps) / sizeof(IfxScuCcu_PllStepsConfig),
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    81   *        (IfxScuCcu_PllStepsConfig *)IfxScuCcu_testPllConfigSteps,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    82   *        IFXSCU_CFG_PLL_INITIAL_STEP,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    83   *     },
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    84   *     IFXSCU_CFG_CLK_DISTRIBUTION,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    85   *     IFXSCU_CFG_FLASH_WAITSTATE,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    86   *     IFX_CFG_SCU_XTAL_FREQUENCY
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    87   * };
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    88   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    89   * \endcode
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    90   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    91   * \subsection IfxLld_ScuCcu_Std_Init Module Initialisation
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    92   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    93   * The module initialisation can be done in the same function. Here an example:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    94   * \code
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    95   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    96   *        // standard PLL & clock initialisation
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    97   *         IfxScuCcu_init(&IfxScuCcu_testClockConfig);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    98   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    99   * \endcode
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   100   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   101   *    The PLL and clocks are now initialised based on the IFXSCU_CFG_XTAL_FREQ and  IFXSCU_CFG_PLL_FREQ values configured in Ifx_Cfg.h.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   102   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   103   * \}
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   104   * \}
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   105   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   106   * \defgroup IfxLld_Scu_Std_Ccu Ccu Basic Functionality
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   107   * \ingroup IfxLld_Scu_Std
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   108   * \defgroup IfxLld_Scu_Std_Ccu_Ccu Clock Control Functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   109   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   110   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Operative Clock Control Operative Functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   111   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   112   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Configuration Clock Control Configuration Functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   113   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   114   * \defgroup IfxLld_Scu_Std_Ccu_Enum Enumerations
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   115   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   116   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   117  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   118  #ifndef IFXSCUCCU_H
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   119  #define IFXSCUCCU_H 1
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   120  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   121  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   122  /*----------------------------------Includes----------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   123  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   124  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   125  #include "_Impl/IfxScu_cfg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   126  #include "Scu/Std/IfxScuWdt.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   127  #include "Cpu/Std/IfxCpu.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   128  #include "IfxStm_reg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   129  #include "IfxScu_reg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   130  #include "IfxFlash_reg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   131  #include "_PinMap/IfxScu_PinMap.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   132  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   133  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   134  /*-----------------------------------Macros-----------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   135  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   136  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   137  /** \brief Oscillator stability check timeout count
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   138   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   139  #define IFXSCUCCU_OSC_STABLECHK_TIME (640)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   140  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   141  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   142  /*------------------------------Type Definitions------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   143  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   144  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   145  /** \brief Function pointer type for the hooks
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   146   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   147   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   148  typedef void (*IfxScuCcu_PllStepsFunctionHook)(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   149  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   150  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   151  /*--------------------------------Enumerations--------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   152  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   153  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   154  /** \addtogroup IfxLld_Scu_Std_Ccu_Enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   155   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   156  /** \brief MODULE_SCU.PLLCON1.B.K1DIV, specifies the K1-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   157   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   158  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   159  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   160      IfxScuCcu_K1divider_1 = 0,      /**< \brief K1-Divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   161      IfxScuCcu_K1divider_2,          /**< \brief K1-Divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   162      IfxScuCcu_K1divider_3,          /**< \brief K1-Divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   163      IfxScuCcu_K1divider_4,          /**< \brief K1-Divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   164      IfxScuCcu_K1divider_5,          /**< \brief K1-Divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   165      IfxScuCcu_K1divider_6,          /**< \brief K1-Divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   166      IfxScuCcu_K1divider_7,          /**< \brief K1-Divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   167      IfxScuCcu_K1divider_8,          /**< \brief K1-Divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   168      IfxScuCcu_K1divider_9,          /**< \brief K1-Divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   169      IfxScuCcu_K1divider_10,         /**< \brief K1-Divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   170      IfxScuCcu_K1divider_11,         /**< \brief K1-Divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   171      IfxScuCcu_K1divider_12,         /**< \brief K1-Divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   172      IfxScuCcu_K1divider_13,         /**< \brief K1-Divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   173      IfxScuCcu_K1divider_14,         /**< \brief K1-Divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   174      IfxScuCcu_K1divider_15,         /**< \brief K1-Divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   175      IfxScuCcu_K1divider_16,         /**< \brief K1-Divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   176      IfxScuCcu_K1divider_17,         /**< \brief K1-Divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   177      IfxScuCcu_K1divider_18,         /**< \brief K1-Divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   178      IfxScuCcu_K1divider_19,         /**< \brief K1-Divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   179      IfxScuCcu_K1divider_20,         /**< \brief K1-Divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   180      IfxScuCcu_K1divider_21,         /**< \brief K1-Divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   181      IfxScuCcu_K1divider_22,         /**< \brief K1-Divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   182      IfxScuCcu_K1divider_23,         /**< \brief K1-Divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   183      IfxScuCcu_K1divider_24,         /**< \brief K1-Divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   184      IfxScuCcu_K1divider_25,         /**< \brief K1-Divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   185      IfxScuCcu_K1divider_26,         /**< \brief K1-Divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   186      IfxScuCcu_K1divider_27,         /**< \brief K1-Divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   187      IfxScuCcu_K1divider_28,         /**< \brief K1-Divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   188      IfxScuCcu_K1divider_29,         /**< \brief K1-Divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   189      IfxScuCcu_K1divider_30,         /**< \brief K1-Divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   190      IfxScuCcu_K1divider_31,         /**< \brief K1-Divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   191      IfxScuCcu_K1divider_32,         /**< \brief K1-Divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   192      IfxScuCcu_K1divider_33,         /**< \brief K1-Divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   193      IfxScuCcu_K1divider_34,         /**< \brief K1-Divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   194      IfxScuCcu_K1divider_35,         /**< \brief K1-Divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   195      IfxScuCcu_K1divider_36,         /**< \brief K1-Divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   196      IfxScuCcu_K1divider_37,         /**< \brief K1-Divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   197      IfxScuCcu_K1divider_38,         /**< \brief K1-Divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   198      IfxScuCcu_K1divider_39,         /**< \brief K1-Divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   199      IfxScuCcu_K1divider_40,         /**< \brief K1-Divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   200      IfxScuCcu_K1divider_41,         /**< \brief K1-Divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   201      IfxScuCcu_K1divider_42,         /**< \brief K1-Divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   202      IfxScuCcu_K1divider_43,         /**< \brief K1-Divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   203      IfxScuCcu_K1divider_44,         /**< \brief K1-Divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   204      IfxScuCcu_K1divider_45,         /**< \brief K1-Divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   205      IfxScuCcu_K1divider_46,         /**< \brief K1-Divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   206      IfxScuCcu_K1divider_47,         /**< \brief K1-Divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   207      IfxScuCcu_K1divider_48,         /**< \brief K1-Divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   208      IfxScuCcu_K1divider_49,         /**< \brief K1-Divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   209      IfxScuCcu_K1divider_50,         /**< \brief K1-Divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   210      IfxScuCcu_K1divider_51,         /**< \brief K1-Divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   211      IfxScuCcu_K1divider_52,         /**< \brief K1-Divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   212      IfxScuCcu_K1divider_53,         /**< \brief K1-Divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   213      IfxScuCcu_K1divider_54,         /**< \brief K1-Divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   214      IfxScuCcu_K1divider_55,         /**< \brief K1-Divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   215      IfxScuCcu_K1divider_56,         /**< \brief K1-Divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   216      IfxScuCcu_K1divider_57,         /**< \brief K1-Divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   217      IfxScuCcu_K1divider_58,         /**< \brief K1-Divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   218      IfxScuCcu_K1divider_59,         /**< \brief K1-Divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   219      IfxScuCcu_K1divider_60,         /**< \brief K1-Divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   220      IfxScuCcu_K1divider_61,         /**< \brief K1-Divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   221      IfxScuCcu_K1divider_62,         /**< \brief K1-Divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   222      IfxScuCcu_K1divider_63,         /**< \brief K1-Divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   223      IfxScuCcu_K1divider_64,         /**< \brief K1-Divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   224      IfxScuCcu_K1divider_65,         /**< \brief K1-Divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   225      IfxScuCcu_K1divider_66,         /**< \brief K1-Divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   226      IfxScuCcu_K1divider_67,         /**< \brief K1-Divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   227      IfxScuCcu_K1divider_68,         /**< \brief K1-Divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   228      IfxScuCcu_K1divider_69,         /**< \brief K1-Divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   229      IfxScuCcu_K1divider_70,         /**< \brief K1-Divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   230      IfxScuCcu_K1divider_71,         /**< \brief K1-Divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   231      IfxScuCcu_K1divider_72,         /**< \brief K1-Divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   232      IfxScuCcu_K1divider_73,         /**< \brief K1-Divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   233      IfxScuCcu_K1divider_74,         /**< \brief K1-Divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   234      IfxScuCcu_K1divider_75,         /**< \brief K1-Divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   235      IfxScuCcu_K1divider_76,         /**< \brief K1-Divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   236      IfxScuCcu_K1divider_77,         /**< \brief K1-Divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   237      IfxScuCcu_K1divider_78,         /**< \brief K1-Divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   238      IfxScuCcu_K1divider_79,         /**< \brief K1-Divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   239      IfxScuCcu_K1divider_80,         /**< \brief K1-Divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   240      IfxScuCcu_K1divider_81,         /**< \brief K1-Divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   241      IfxScuCcu_K1divider_82,         /**< \brief K1-Divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   242      IfxScuCcu_K1divider_83,         /**< \brief K1-Divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   243      IfxScuCcu_K1divider_84,         /**< \brief K1-Divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   244      IfxScuCcu_K1divider_85,         /**< \brief K1-Divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   245      IfxScuCcu_K1divider_86,         /**< \brief K1-Divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   246      IfxScuCcu_K1divider_87,         /**< \brief K1-Divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   247      IfxScuCcu_K1divider_88,         /**< \brief K1-Divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   248      IfxScuCcu_K1divider_89,         /**< \brief K1-Divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   249      IfxScuCcu_K1divider_90,         /**< \brief K1-Divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   250      IfxScuCcu_K1divider_91,         /**< \brief K1-Divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   251      IfxScuCcu_K1divider_92,         /**< \brief K1-Divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   252      IfxScuCcu_K1divider_93,         /**< \brief K1-Divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   253      IfxScuCcu_K1divider_94,         /**< \brief K1-Divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   254      IfxScuCcu_K1divider_95,         /**< \brief K1-Divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   255      IfxScuCcu_K1divider_96,         /**< \brief K1-Divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   256      IfxScuCcu_K1divider_97,         /**< \brief K1-Divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   257      IfxScuCcu_K1divider_98,         /**< \brief K1-Divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   258      IfxScuCcu_K1divider_99,         /**< \brief K1-Divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   259      IfxScuCcu_K1divider_100,        /**< \brief K1-Divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   260      IfxScuCcu_K1divider_101,        /**< \brief K1-Divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   261      IfxScuCcu_K1divider_102,        /**< \brief K1-Divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   262      IfxScuCcu_K1divider_103,        /**< \brief K1-Divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   263      IfxScuCcu_K1divider_104,        /**< \brief K1-Divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   264      IfxScuCcu_K1divider_105,        /**< \brief K1-Divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   265      IfxScuCcu_K1divider_106,        /**< \brief K1-Divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   266      IfxScuCcu_K1divider_107,        /**< \brief K1-Divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   267      IfxScuCcu_K1divider_108,        /**< \brief K1-Divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   268      IfxScuCcu_K1divider_109,        /**< \brief K1-Divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   269      IfxScuCcu_K1divider_110,        /**< \brief K1-Divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   270      IfxScuCcu_K1divider_111,        /**< \brief K1-Divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   271      IfxScuCcu_K1divider_112,        /**< \brief K1-Divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   272      IfxScuCcu_K1divider_113,        /**< \brief K1-Divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   273      IfxScuCcu_K1divider_114,        /**< \brief K1-Divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   274      IfxScuCcu_K1divider_115,        /**< \brief K1-Divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   275      IfxScuCcu_K1divider_116,        /**< \brief K1-Divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   276      IfxScuCcu_K1divider_117,        /**< \brief K1-Divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   277      IfxScuCcu_K1divider_118,        /**< \brief K1-Divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   278      IfxScuCcu_K1divider_119,        /**< \brief K1-Divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   279      IfxScuCcu_K1divider_120,        /**< \brief K1-Divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   280      IfxScuCcu_K1divider_121,        /**< \brief K1-Divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   281      IfxScuCcu_K1divider_122,        /**< \brief K1-Divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   282      IfxScuCcu_K1divider_123,        /**< \brief K1-Divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   283      IfxScuCcu_K1divider_124,        /**< \brief K1-Divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   284      IfxScuCcu_K1divider_125,        /**< \brief K1-Divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   285      IfxScuCcu_K1divider_126,        /**< \brief K1-Divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   286      IfxScuCcu_K1divider_127,        /**< \brief K1-Divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   287      IfxScuCcu_K1divider_128         /**< \brief K1-Divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   288  } IfxScuCcu_K1divider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   289  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   290  /** \brief MODULE_SCU.PLLCON1.B.K2DIV, specifies the K2-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   291   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   292  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   293  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   294      IfxScuCcu_K2divider_1 = 0,      /**< \brief K2-Divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   295      IfxScuCcu_K2divider_2,          /**< \brief K2-Divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   296      IfxScuCcu_K2divider_3,          /**< \brief K2-Divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   297      IfxScuCcu_K2divider_4,          /**< \brief K2-Divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   298      IfxScuCcu_K2divider_5,          /**< \brief K2-Divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   299      IfxScuCcu_K2divider_6,          /**< \brief K2-Divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   300      IfxScuCcu_K2divider_7,          /**< \brief K2-Divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   301      IfxScuCcu_K2divider_8,          /**< \brief K2-Divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   302      IfxScuCcu_K2divider_9,          /**< \brief K2-Divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   303      IfxScuCcu_K2divider_10,         /**< \brief K2-Divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   304      IfxScuCcu_K2divider_11,         /**< \brief K2-Divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   305      IfxScuCcu_K2divider_12,         /**< \brief K2-Divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   306      IfxScuCcu_K2divider_13,         /**< \brief K2-Divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   307      IfxScuCcu_K2divider_14,         /**< \brief K2-Divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   308      IfxScuCcu_K2divider_15,         /**< \brief K2-Divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   309      IfxScuCcu_K2divider_16,         /**< \brief K2-Divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   310      IfxScuCcu_K2divider_17,         /**< \brief K2-Divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   311      IfxScuCcu_K2divider_18,         /**< \brief K2-Divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   312      IfxScuCcu_K2divider_19,         /**< \brief K2-Divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   313      IfxScuCcu_K2divider_20,         /**< \brief K2-Divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   314      IfxScuCcu_K2divider_21,         /**< \brief K2-Divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   315      IfxScuCcu_K2divider_22,         /**< \brief K2-Divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   316      IfxScuCcu_K2divider_23,         /**< \brief K2-Divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   317      IfxScuCcu_K2divider_24,         /**< \brief K2-Divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   318      IfxScuCcu_K2divider_25,         /**< \brief K2-Divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   319      IfxScuCcu_K2divider_26,         /**< \brief K2-Divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   320      IfxScuCcu_K2divider_27,         /**< \brief K2-Divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   321      IfxScuCcu_K2divider_28,         /**< \brief K2-Divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   322      IfxScuCcu_K2divider_29,         /**< \brief K2-Divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   323      IfxScuCcu_K2divider_30,         /**< \brief K2-Divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   324      IfxScuCcu_K2divider_31,         /**< \brief K2-Divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   325      IfxScuCcu_K2divider_32,         /**< \brief K2-Divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   326      IfxScuCcu_K2divider_33,         /**< \brief K2-Divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   327      IfxScuCcu_K2divider_34,         /**< \brief K2-Divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   328      IfxScuCcu_K2divider_35,         /**< \brief K2-Divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   329      IfxScuCcu_K2divider_36,         /**< \brief K2-Divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   330      IfxScuCcu_K2divider_37,         /**< \brief K2-Divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   331      IfxScuCcu_K2divider_38,         /**< \brief K2-Divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   332      IfxScuCcu_K2divider_39,         /**< \brief K2-Divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   333      IfxScuCcu_K2divider_40,         /**< \brief K2-Divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   334      IfxScuCcu_K2divider_41,         /**< \brief K2-Divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   335      IfxScuCcu_K2divider_42,         /**< \brief K2-Divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   336      IfxScuCcu_K2divider_43,         /**< \brief K2-Divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   337      IfxScuCcu_K2divider_44,         /**< \brief K2-Divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   338      IfxScuCcu_K2divider_45,         /**< \brief K2-Divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   339      IfxScuCcu_K2divider_46,         /**< \brief K2-Divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   340      IfxScuCcu_K2divider_47,         /**< \brief K2-Divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   341      IfxScuCcu_K2divider_48,         /**< \brief K2-Divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   342      IfxScuCcu_K2divider_49,         /**< \brief K2-Divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   343      IfxScuCcu_K2divider_50,         /**< \brief K2-Divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   344      IfxScuCcu_K2divider_51,         /**< \brief K2-Divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   345      IfxScuCcu_K2divider_52,         /**< \brief K2-Divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   346      IfxScuCcu_K2divider_53,         /**< \brief K2-Divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   347      IfxScuCcu_K2divider_54,         /**< \brief K2-Divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   348      IfxScuCcu_K2divider_55,         /**< \brief K2-Divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   349      IfxScuCcu_K2divider_56,         /**< \brief K2-Divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   350      IfxScuCcu_K2divider_57,         /**< \brief K2-Divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   351      IfxScuCcu_K2divider_58,         /**< \brief K2-Divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   352      IfxScuCcu_K2divider_59,         /**< \brief K2-Divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   353      IfxScuCcu_K2divider_60,         /**< \brief K2-Divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   354      IfxScuCcu_K2divider_61,         /**< \brief K2-Divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   355      IfxScuCcu_K2divider_62,         /**< \brief K2-Divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   356      IfxScuCcu_K2divider_63,         /**< \brief K2-Divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   357      IfxScuCcu_K2divider_64,         /**< \brief K2-Divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   358      IfxScuCcu_K2divider_65,         /**< \brief K2-Divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   359      IfxScuCcu_K2divider_66,         /**< \brief K2-Divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   360      IfxScuCcu_K2divider_67,         /**< \brief K2-Divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   361      IfxScuCcu_K2divider_68,         /**< \brief K2-Divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   362      IfxScuCcu_K2divider_69,         /**< \brief K2-Divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   363      IfxScuCcu_K2divider_70,         /**< \brief K2-Divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   364      IfxScuCcu_K2divider_71,         /**< \brief K2-Divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   365      IfxScuCcu_K2divider_72,         /**< \brief K2-Divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   366      IfxScuCcu_K2divider_73,         /**< \brief K2-Divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   367      IfxScuCcu_K2divider_74,         /**< \brief K2-Divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   368      IfxScuCcu_K2divider_75,         /**< \brief K2-Divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   369      IfxScuCcu_K2divider_76,         /**< \brief K2-Divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   370      IfxScuCcu_K2divider_77,         /**< \brief K2-Divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   371      IfxScuCcu_K2divider_78,         /**< \brief K2-Divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   372      IfxScuCcu_K2divider_79,         /**< \brief K2-Divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   373      IfxScuCcu_K2divider_80,         /**< \brief K2-Divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   374      IfxScuCcu_K2divider_81,         /**< \brief K2-Divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   375      IfxScuCcu_K2divider_82,         /**< \brief K2-Divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   376      IfxScuCcu_K2divider_83,         /**< \brief K2-Divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   377      IfxScuCcu_K2divider_84,         /**< \brief K2-Divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   378      IfxScuCcu_K2divider_85,         /**< \brief K2-Divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   379      IfxScuCcu_K2divider_86,         /**< \brief K2-Divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   380      IfxScuCcu_K2divider_87,         /**< \brief K2-Divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   381      IfxScuCcu_K2divider_88,         /**< \brief K2-Divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   382      IfxScuCcu_K2divider_89,         /**< \brief K2-Divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   383      IfxScuCcu_K2divider_90,         /**< \brief K2-Divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   384      IfxScuCcu_K2divider_91,         /**< \brief K2-Divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   385      IfxScuCcu_K2divider_92,         /**< \brief K2-Divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   386      IfxScuCcu_K2divider_93,         /**< \brief K2-Divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   387      IfxScuCcu_K2divider_94,         /**< \brief K2-Divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   388      IfxScuCcu_K2divider_95,         /**< \brief K2-Divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   389      IfxScuCcu_K2divider_96,         /**< \brief K2-Divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   390      IfxScuCcu_K2divider_97,         /**< \brief K2-Divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   391      IfxScuCcu_K2divider_98,         /**< \brief K2-Divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   392      IfxScuCcu_K2divider_99,         /**< \brief K2-Divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   393      IfxScuCcu_K2divider_100,        /**< \brief K2-Divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   394      IfxScuCcu_K2divider_101,        /**< \brief K2-Divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   395      IfxScuCcu_K2divider_102,        /**< \brief K2-Divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   396      IfxScuCcu_K2divider_103,        /**< \brief K2-Divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   397      IfxScuCcu_K2divider_104,        /**< \brief K2-Divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   398      IfxScuCcu_K2divider_105,        /**< \brief K2-Divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   399      IfxScuCcu_K2divider_106,        /**< \brief K2-Divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   400      IfxScuCcu_K2divider_107,        /**< \brief K2-Divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   401      IfxScuCcu_K2divider_108,        /**< \brief K2-Divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   402      IfxScuCcu_K2divider_109,        /**< \brief K2-Divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   403      IfxScuCcu_K2divider_110,        /**< \brief K2-Divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   404      IfxScuCcu_K2divider_111,        /**< \brief K2-Divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   405      IfxScuCcu_K2divider_112,        /**< \brief K2-Divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   406      IfxScuCcu_K2divider_113,        /**< \brief K2-Divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   407      IfxScuCcu_K2divider_114,        /**< \brief K2-Divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   408      IfxScuCcu_K2divider_115,        /**< \brief K2-Divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   409      IfxScuCcu_K2divider_116,        /**< \brief K2-Divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   410      IfxScuCcu_K2divider_117,        /**< \brief K2-Divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   411      IfxScuCcu_K2divider_118,        /**< \brief K2-Divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   412      IfxScuCcu_K2divider_119,        /**< \brief K2-Divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   413      IfxScuCcu_K2divider_120,        /**< \brief K2-Divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   414      IfxScuCcu_K2divider_121,        /**< \brief K2-Divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   415      IfxScuCcu_K2divider_122,        /**< \brief K2-Divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   416      IfxScuCcu_K2divider_123,        /**< \brief K2-Divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   417      IfxScuCcu_K2divider_124,        /**< \brief K2-Divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   418      IfxScuCcu_K2divider_125,        /**< \brief K2-Divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   419      IfxScuCcu_K2divider_126,        /**< \brief K2-Divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   420      IfxScuCcu_K2divider_127,        /**< \brief K2-Divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   421      IfxScuCcu_K2divider_128         /**< \brief K2-Divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   422  } IfxScuCcu_K2divider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   423  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   424  /** \brief MODULE_SCU.PLLCON1.B.K3DIV, specifies the K3-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   425   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   426  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   427  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   428      IfxScuCcu_K3divider_1 = 0,      /**< \brief K3-Divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   429      IfxScuCcu_K3divider_2,          /**< \brief K3-Divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   430      IfxScuCcu_K3divider_3,          /**< \brief K3-Divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   431      IfxScuCcu_K3divider_4,          /**< \brief K3-Divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   432      IfxScuCcu_K3divider_5,          /**< \brief K3-Divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   433      IfxScuCcu_K3divider_6,          /**< \brief K3-Divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   434      IfxScuCcu_K3divider_7,          /**< \brief K3-Divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   435      IfxScuCcu_K3divider_8,          /**< \brief K3-Divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   436      IfxScuCcu_K3divider_9,          /**< \brief K3-Divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   437      IfxScuCcu_K3divider_10,         /**< \brief K3-Divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   438      IfxScuCcu_K3divider_11,         /**< \brief K3-Divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   439      IfxScuCcu_K3divider_12,         /**< \brief K3-Divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   440      IfxScuCcu_K3divider_13,         /**< \brief K3-Divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   441      IfxScuCcu_K3divider_14,         /**< \brief K3-Divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   442      IfxScuCcu_K3divider_15,         /**< \brief K3-Divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   443      IfxScuCcu_K3divider_16,         /**< \brief K3-Divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   444      IfxScuCcu_K3divider_17,         /**< \brief K3-Divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   445      IfxScuCcu_K3divider_18,         /**< \brief K3-Divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   446      IfxScuCcu_K3divider_19,         /**< \brief K3-Divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   447      IfxScuCcu_K3divider_20,         /**< \brief K3-Divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   448      IfxScuCcu_K3divider_21,         /**< \brief K3-Divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   449      IfxScuCcu_K3divider_22,         /**< \brief K3-Divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   450      IfxScuCcu_K3divider_23,         /**< \brief K3-Divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   451      IfxScuCcu_K3divider_24,         /**< \brief K3-Divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   452      IfxScuCcu_K3divider_25,         /**< \brief K3-Divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   453      IfxScuCcu_K3divider_26,         /**< \brief K3-Divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   454      IfxScuCcu_K3divider_27,         /**< \brief K3-Divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   455      IfxScuCcu_K3divider_28,         /**< \brief K3-Divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   456      IfxScuCcu_K3divider_29,         /**< \brief K3-Divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   457      IfxScuCcu_K3divider_30,         /**< \brief K3-Divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   458      IfxScuCcu_K3divider_31,         /**< \brief K3-Divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   459      IfxScuCcu_K3divider_32,         /**< \brief K3-Divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   460      IfxScuCcu_K3divider_33,         /**< \brief K3-Divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   461      IfxScuCcu_K3divider_34,         /**< \brief K3-Divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   462      IfxScuCcu_K3divider_35,         /**< \brief K3-Divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   463      IfxScuCcu_K3divider_36,         /**< \brief K3-Divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   464      IfxScuCcu_K3divider_37,         /**< \brief K3-Divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   465      IfxScuCcu_K3divider_38,         /**< \brief K3-Divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   466      IfxScuCcu_K3divider_39,         /**< \brief K3-Divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   467      IfxScuCcu_K3divider_40,         /**< \brief K3-Divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   468      IfxScuCcu_K3divider_41,         /**< \brief K3-Divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   469      IfxScuCcu_K3divider_42,         /**< \brief K3-Divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   470      IfxScuCcu_K3divider_43,         /**< \brief K3-Divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   471      IfxScuCcu_K3divider_44,         /**< \brief K3-Divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   472      IfxScuCcu_K3divider_45,         /**< \brief K3-Divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   473      IfxScuCcu_K3divider_46,         /**< \brief K3-Divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   474      IfxScuCcu_K3divider_47,         /**< \brief K3-Divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   475      IfxScuCcu_K3divider_48,         /**< \brief K3-Divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   476      IfxScuCcu_K3divider_49,         /**< \brief K3-Divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   477      IfxScuCcu_K3divider_50,         /**< \brief K3-Divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   478      IfxScuCcu_K3divider_51,         /**< \brief K3-Divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   479      IfxScuCcu_K3divider_52,         /**< \brief K3-Divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   480      IfxScuCcu_K3divider_53,         /**< \brief K3-Divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   481      IfxScuCcu_K3divider_54,         /**< \brief K3-Divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   482      IfxScuCcu_K3divider_55,         /**< \brief K3-Divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   483      IfxScuCcu_K3divider_56,         /**< \brief K3-Divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   484      IfxScuCcu_K3divider_57,         /**< \brief K3-Divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   485      IfxScuCcu_K3divider_58,         /**< \brief K3-Divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   486      IfxScuCcu_K3divider_59,         /**< \brief K3-Divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   487      IfxScuCcu_K3divider_60,         /**< \brief K3-Divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   488      IfxScuCcu_K3divider_61,         /**< \brief K3-Divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   489      IfxScuCcu_K3divider_62,         /**< \brief K3-Divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   490      IfxScuCcu_K3divider_63,         /**< \brief K3-Divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   491      IfxScuCcu_K3divider_64,         /**< \brief K3-Divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   492      IfxScuCcu_K3divider_65,         /**< \brief K3-Divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   493      IfxScuCcu_K3divider_66,         /**< \brief K3-Divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   494      IfxScuCcu_K3divider_67,         /**< \brief K3-Divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   495      IfxScuCcu_K3divider_68,         /**< \brief K3-Divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   496      IfxScuCcu_K3divider_69,         /**< \brief K3-Divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   497      IfxScuCcu_K3divider_70,         /**< \brief K3-Divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   498      IfxScuCcu_K3divider_71,         /**< \brief K3-Divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   499      IfxScuCcu_K3divider_72,         /**< \brief K3-Divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   500      IfxScuCcu_K3divider_73,         /**< \brief K3-Divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   501      IfxScuCcu_K3divider_74,         /**< \brief K3-Divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   502      IfxScuCcu_K3divider_75,         /**< \brief K3-Divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   503      IfxScuCcu_K3divider_76,         /**< \brief K3-Divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   504      IfxScuCcu_K3divider_77,         /**< \brief K3-Divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   505      IfxScuCcu_K3divider_78,         /**< \brief K3-Divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   506      IfxScuCcu_K3divider_79,         /**< \brief K3-Divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   507      IfxScuCcu_K3divider_80,         /**< \brief K3-Divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   508      IfxScuCcu_K3divider_81,         /**< \brief K3-Divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   509      IfxScuCcu_K3divider_82,         /**< \brief K3-Divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   510      IfxScuCcu_K3divider_83,         /**< \brief K3-Divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   511      IfxScuCcu_K3divider_84,         /**< \brief K3-Divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   512      IfxScuCcu_K3divider_85,         /**< \brief K3-Divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   513      IfxScuCcu_K3divider_86,         /**< \brief K3-Divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   514      IfxScuCcu_K3divider_87,         /**< \brief K3-Divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   515      IfxScuCcu_K3divider_88,         /**< \brief K3-Divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   516      IfxScuCcu_K3divider_89,         /**< \brief K3-Divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   517      IfxScuCcu_K3divider_90,         /**< \brief K3-Divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   518      IfxScuCcu_K3divider_91,         /**< \brief K3-Divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   519      IfxScuCcu_K3divider_92,         /**< \brief K3-Divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   520      IfxScuCcu_K3divider_93,         /**< \brief K3-Divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   521      IfxScuCcu_K3divider_94,         /**< \brief K3-Divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   522      IfxScuCcu_K3divider_95,         /**< \brief K3-Divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   523      IfxScuCcu_K3divider_96,         /**< \brief K3-Divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   524      IfxScuCcu_K3divider_97,         /**< \brief K3-Divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   525      IfxScuCcu_K3divider_98,         /**< \brief K3-Divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   526      IfxScuCcu_K3divider_99,         /**< \brief K3-Divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   527      IfxScuCcu_K3divider_100,        /**< \brief K3-Divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   528      IfxScuCcu_K3divider_101,        /**< \brief K3-Divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   529      IfxScuCcu_K3divider_102,        /**< \brief K3-Divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   530      IfxScuCcu_K3divider_103,        /**< \brief K3-Divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   531      IfxScuCcu_K3divider_104,        /**< \brief K3-Divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   532      IfxScuCcu_K3divider_105,        /**< \brief K3-Divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   533      IfxScuCcu_K3divider_106,        /**< \brief K3-Divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   534      IfxScuCcu_K3divider_107,        /**< \brief K3-Divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   535      IfxScuCcu_K3divider_108,        /**< \brief K3-Divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   536      IfxScuCcu_K3divider_109,        /**< \brief K3-Divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   537      IfxScuCcu_K3divider_110,        /**< \brief K3-Divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   538      IfxScuCcu_K3divider_111,        /**< \brief K3-Divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   539      IfxScuCcu_K3divider_112,        /**< \brief K3-Divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   540      IfxScuCcu_K3divider_113,        /**< \brief K3-Divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   541      IfxScuCcu_K3divider_114,        /**< \brief K3-Divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   542      IfxScuCcu_K3divider_115,        /**< \brief K3-Divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   543      IfxScuCcu_K3divider_116,        /**< \brief K3-Divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   544      IfxScuCcu_K3divider_117,        /**< \brief K3-Divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   545      IfxScuCcu_K3divider_118,        /**< \brief K3-Divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   546      IfxScuCcu_K3divider_119,        /**< \brief K3-Divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   547      IfxScuCcu_K3divider_120,        /**< \brief K3-Divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   548      IfxScuCcu_K3divider_121,        /**< \brief K3-Divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   549      IfxScuCcu_K3divider_122,        /**< \brief K3-Divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   550      IfxScuCcu_K3divider_123,        /**< \brief K3-Divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   551      IfxScuCcu_K3divider_124,        /**< \brief K3-Divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   552      IfxScuCcu_K3divider_125,        /**< \brief K3-Divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   553      IfxScuCcu_K3divider_126,        /**< \brief K3-Divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   554      IfxScuCcu_K3divider_127,        /**< \brief K3-Divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   555      IfxScuCcu_K3divider_128         /**< \brief K3-Divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   556  } IfxScuCcu_K3divider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   557  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   558  /** \brief MODULE_SCU.PLLCON0.B.NDIV, specifies the N-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   559   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   560  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   561  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   562      IfxScuCcu_Ndivider_1 = 0,      /**< \brief  N-divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   563      IfxScuCcu_Ndivider_2,          /**< \brief  N-divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   564      IfxScuCcu_Ndivider_3,          /**< \brief  N-divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   565      IfxScuCcu_Ndivider_4,          /**< \brief  N-divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   566      IfxScuCcu_Ndivider_5,          /**< \brief  N-divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   567      IfxScuCcu_Ndivider_6,          /**< \brief  N-divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   568      IfxScuCcu_Ndivider_7,          /**< \brief  N-divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   569      IfxScuCcu_Ndivider_8,          /**< \brief  N-divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   570      IfxScuCcu_Ndivider_9,          /**< \brief  N-divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   571      IfxScuCcu_Ndivider_10,         /**< \brief  N-divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   572      IfxScuCcu_Ndivider_11,         /**< \brief  N-divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   573      IfxScuCcu_Ndivider_12,         /**< \brief  N-divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   574      IfxScuCcu_Ndivider_13,         /**< \brief  N-divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   575      IfxScuCcu_Ndivider_14,         /**< \brief  N-divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   576      IfxScuCcu_Ndivider_15,         /**< \brief  N-divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   577      IfxScuCcu_Ndivider_16,         /**< \brief  N-divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   578      IfxScuCcu_Ndivider_17,         /**< \brief  N-divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   579      IfxScuCcu_Ndivider_18,         /**< \brief  N-divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   580      IfxScuCcu_Ndivider_19,         /**< \brief  N-divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   581      IfxScuCcu_Ndivider_20,         /**< \brief  N-divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   582      IfxScuCcu_Ndivider_21,         /**< \brief  N-divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   583      IfxScuCcu_Ndivider_22,         /**< \brief  N-divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   584      IfxScuCcu_Ndivider_23,         /**< \brief  N-divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   585      IfxScuCcu_Ndivider_24,         /**< \brief  N-divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   586      IfxScuCcu_Ndivider_25,         /**< \brief  N-divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   587      IfxScuCcu_Ndivider_26,         /**< \brief  N-divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   588      IfxScuCcu_Ndivider_27,         /**< \brief  N-divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   589      IfxScuCcu_Ndivider_28,         /**< \brief  N-divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   590      IfxScuCcu_Ndivider_29,         /**< \brief  N-divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   591      IfxScuCcu_Ndivider_30,         /**< \brief  N-divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   592      IfxScuCcu_Ndivider_31,         /**< \brief  N-divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   593      IfxScuCcu_Ndivider_32,         /**< \brief  N-divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   594      IfxScuCcu_Ndivider_33,         /**< \brief  N-divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   595      IfxScuCcu_Ndivider_34,         /**< \brief  N-divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   596      IfxScuCcu_Ndivider_35,         /**< \brief  N-divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   597      IfxScuCcu_Ndivider_36,         /**< \brief  N-divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   598      IfxScuCcu_Ndivider_37,         /**< \brief  N-divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   599      IfxScuCcu_Ndivider_38,         /**< \brief  N-divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   600      IfxScuCcu_Ndivider_39,         /**< \brief  N-divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   601      IfxScuCcu_Ndivider_40,         /**< \brief  N-divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   602      IfxScuCcu_Ndivider_41,         /**< \brief  N-divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   603      IfxScuCcu_Ndivider_42,         /**< \brief  N-divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   604      IfxScuCcu_Ndivider_43,         /**< \brief  N-divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   605      IfxScuCcu_Ndivider_44,         /**< \brief  N-divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   606      IfxScuCcu_Ndivider_45,         /**< \brief  N-divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   607      IfxScuCcu_Ndivider_46,         /**< \brief  N-divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   608      IfxScuCcu_Ndivider_47,         /**< \brief  N-divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   609      IfxScuCcu_Ndivider_48,         /**< \brief  N-divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   610      IfxScuCcu_Ndivider_49,         /**< \brief  N-divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   611      IfxScuCcu_Ndivider_50,         /**< \brief  N-divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   612      IfxScuCcu_Ndivider_51,         /**< \brief  N-divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   613      IfxScuCcu_Ndivider_52,         /**< \brief  N-divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   614      IfxScuCcu_Ndivider_53,         /**< \brief  N-divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   615      IfxScuCcu_Ndivider_54,         /**< \brief  N-divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   616      IfxScuCcu_Ndivider_55,         /**< \brief  N-divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   617      IfxScuCcu_Ndivider_56,         /**< \brief  N-divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   618      IfxScuCcu_Ndivider_57,         /**< \brief  N-divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   619      IfxScuCcu_Ndivider_58,         /**< \brief  N-divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   620      IfxScuCcu_Ndivider_59,         /**< \brief  N-divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   621      IfxScuCcu_Ndivider_60,         /**< \brief  N-divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   622      IfxScuCcu_Ndivider_61,         /**< \brief  N-divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   623      IfxScuCcu_Ndivider_62,         /**< \brief  N-divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   624      IfxScuCcu_Ndivider_63,         /**< \brief  N-divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   625      IfxScuCcu_Ndivider_64,         /**< \brief  N-divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   626      IfxScuCcu_Ndivider_65,         /**< \brief  N-divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   627      IfxScuCcu_Ndivider_66,         /**< \brief  N-divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   628      IfxScuCcu_Ndivider_67,         /**< \brief  N-divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   629      IfxScuCcu_Ndivider_68,         /**< \brief  N-divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   630      IfxScuCcu_Ndivider_69,         /**< \brief  N-divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   631      IfxScuCcu_Ndivider_70,         /**< \brief  N-divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   632      IfxScuCcu_Ndivider_71,         /**< \brief  N-divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   633      IfxScuCcu_Ndivider_72,         /**< \brief  N-divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   634      IfxScuCcu_Ndivider_73,         /**< \brief  N-divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   635      IfxScuCcu_Ndivider_74,         /**< \brief  N-divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   636      IfxScuCcu_Ndivider_75,         /**< \brief  N-divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   637      IfxScuCcu_Ndivider_76,         /**< \brief  N-divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   638      IfxScuCcu_Ndivider_77,         /**< \brief  N-divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   639      IfxScuCcu_Ndivider_78,         /**< \brief  N-divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   640      IfxScuCcu_Ndivider_79,         /**< \brief  N-divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   641      IfxScuCcu_Ndivider_80,         /**< \brief  N-divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   642      IfxScuCcu_Ndivider_81,         /**< \brief  N-divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   643      IfxScuCcu_Ndivider_82,         /**< \brief  N-divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   644      IfxScuCcu_Ndivider_83,         /**< \brief  N-divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   645      IfxScuCcu_Ndivider_84,         /**< \brief  N-divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   646      IfxScuCcu_Ndivider_85,         /**< \brief  N-divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   647      IfxScuCcu_Ndivider_86,         /**< \brief  N-divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   648      IfxScuCcu_Ndivider_87,         /**< \brief  N-divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   649      IfxScuCcu_Ndivider_88,         /**< \brief  N-divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   650      IfxScuCcu_Ndivider_89,         /**< \brief  N-divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   651      IfxScuCcu_Ndivider_90,         /**< \brief  N-divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   652      IfxScuCcu_Ndivider_91,         /**< \brief  N-divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   653      IfxScuCcu_Ndivider_92,         /**< \brief  N-divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   654      IfxScuCcu_Ndivider_93,         /**< \brief  N-divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   655      IfxScuCcu_Ndivider_94,         /**< \brief  N-divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   656      IfxScuCcu_Ndivider_95,         /**< \brief  N-divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   657      IfxScuCcu_Ndivider_96,         /**< \brief  N-divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   658      IfxScuCcu_Ndivider_97,         /**< \brief  N-divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   659      IfxScuCcu_Ndivider_98,         /**< \brief  N-divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   660      IfxScuCcu_Ndivider_99,         /**< \brief  N-divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   661      IfxScuCcu_Ndivider_100,        /**< \brief  N-divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   662      IfxScuCcu_Ndivider_101,        /**< \brief  N-divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   663      IfxScuCcu_Ndivider_102,        /**< \brief  N-divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   664      IfxScuCcu_Ndivider_103,        /**< \brief  N-divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   665      IfxScuCcu_Ndivider_104,        /**< \brief  N-divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   666      IfxScuCcu_Ndivider_105,        /**< \brief  N-divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   667      IfxScuCcu_Ndivider_106,        /**< \brief  N-divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   668      IfxScuCcu_Ndivider_107,        /**< \brief  N-divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   669      IfxScuCcu_Ndivider_108,        /**< \brief  N-divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   670      IfxScuCcu_Ndivider_109,        /**< \brief  N-divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   671      IfxScuCcu_Ndivider_110,        /**< \brief  N-divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   672      IfxScuCcu_Ndivider_111,        /**< \brief  N-divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   673      IfxScuCcu_Ndivider_112,        /**< \brief  N-divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   674      IfxScuCcu_Ndivider_113,        /**< \brief  N-divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   675      IfxScuCcu_Ndivider_114,        /**< \brief  N-divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   676      IfxScuCcu_Ndivider_115,        /**< \brief  N-divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   677      IfxScuCcu_Ndivider_116,        /**< \brief  N-divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   678      IfxScuCcu_Ndivider_117,        /**< \brief  N-divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   679      IfxScuCcu_Ndivider_118,        /**< \brief  N-divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   680      IfxScuCcu_Ndivider_119,        /**< \brief  N-divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   681      IfxScuCcu_Ndivider_120,        /**< \brief  N-divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   682      IfxScuCcu_Ndivider_121,        /**< \brief  N-divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   683      IfxScuCcu_Ndivider_122,        /**< \brief  N-divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   684      IfxScuCcu_Ndivider_123,        /**< \brief  N-divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   685      IfxScuCcu_Ndivider_124,        /**< \brief  N-divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   686      IfxScuCcu_Ndivider_125,        /**< \brief  N-divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   687      IfxScuCcu_Ndivider_126,        /**< \brief  N-divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   688      IfxScuCcu_Ndivider_127,        /**< \brief  N-divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   689      IfxScuCcu_Ndivider_128         /**< \brief  N-divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   690  } IfxScuCcu_Ndivider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   691  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   692  /** \brief MODULE_SCU.PLLCON0.B.PDIV, specifies the P-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   693   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   694  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   695  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   696      IfxScuCcu_Pdivider_1 = 0,      /**< \brief  P-divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   697      IfxScuCcu_Pdivider_2,          /**< \brief  P-divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   698      IfxScuCcu_Pdivider_3,          /**< \brief  P-divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   699      IfxScuCcu_Pdivider_4,          /**< \brief  P-divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   700      IfxScuCcu_Pdivider_5,          /**< \brief  P-divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   701      IfxScuCcu_Pdivider_6,          /**< \brief  P-divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   702      IfxScuCcu_Pdivider_7,          /**< \brief  P-divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   703      IfxScuCcu_Pdivider_8,          /**< \brief  P-divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   704      IfxScuCcu_Pdivider_9,          /**< \brief  P-divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   705      IfxScuCcu_Pdivider_10,         /**< \brief  P-divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   706      IfxScuCcu_Pdivider_11,         /**< \brief  P-divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   707      IfxScuCcu_Pdivider_12,         /**< \brief  P-divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   708      IfxScuCcu_Pdivider_13,         /**< \brief  P-divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   709      IfxScuCcu_Pdivider_14,         /**< \brief  P-divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   710      IfxScuCcu_Pdivider_15,         /**< \brief  P-divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   711      IfxScuCcu_Pdivider_16          /**< \brief  P-divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   712  } IfxScuCcu_Pdivider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   713  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   714  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   715  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   716  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   717  /*-----------------------------Data Structures--------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   718  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   719  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   720  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   721   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   722  /** \brief Configuration structure type for CCUCON registers.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   723   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   724  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   725  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   726      uint32 value;       /**< \brief CCUCON Register value to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   727      uint32 mask;        /**< \brief CCUCON Mask to select the bit fields to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   728  } IfxScuCcu_CcuconRegConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   729  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   730  /** \brief Configuration structure type for the Pll initial step.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   731   * This structure must be used to configure the P, N and K2 dividers for initial step.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   732   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   733  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   734  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   735      uint8   pDivider;        /**< \brief P divider value for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   736      uint8   nDivider;        /**< \brief N divider value for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   737      uint8   k2Initial;       /**< \brief K2 divider value for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   738      float32 waitTime;        /**< \brief Wait time for for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   739  } IfxScuCcu_InitialStepConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   740  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   741  /** \brief Configuration structure type for the Pll Steps for current jump control.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   742   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   743  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   744  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   745      uint8                          k2Step;             /**< \brief K2 divider value for this step. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   746      float32                        waitTime;           /**< \brief Wait time for for this step. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   747      IfxScuCcu_PllStepsFunctionHook hookFunction;       /**< \brief Hook function called at the end of this step. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   748  } IfxScuCcu_PllStepsConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   749  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   750  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   751  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   752  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   753   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   754  /** \brief Configuration structure type for all the CCUCON registers to configure clock distribution.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   755   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   756  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   757  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   758      IfxScuCcu_CcuconRegConfig ccucon0;       /**< \brief CCUCON0 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   759      IfxScuCcu_CcuconRegConfig ccucon1;       /**< \brief CCUCON1 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   760      IfxScuCcu_CcuconRegConfig ccucon2;       /**< \brief CCUCON2 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   761      IfxScuCcu_CcuconRegConfig ccucon5;       /**< \brief CCUCON5 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   762      IfxScuCcu_CcuconRegConfig ccucon6;       /**< \brief CCUCON6 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   763      IfxScuCcu_CcuconRegConfig ccucon7;       /**< \brief CCUCON7 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   764  } IfxScuCcu_ClockDistributionConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   765  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   766  /** \brief Configuration structure type for the Flash waitstate configuration.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   767   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   768  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   769  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   770      uint32 value;       /**< \brief FLASH.FCON Register value to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   771      uint32 mask;        /**< \brief FLASH.FCON Mask to select the bit fields to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   772  } IfxScuCcu_FlashWaitstateConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   773  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   774  /** \brief Configuration structure type for the System Pll step.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   775   * This structure must be used to configure the P, N and K1 dividers .
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   776   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   777  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   778  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   779      uint8                       numOfPllDividerSteps;       /**< \brief Number of PLL divider steps during clock throttling. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   780      IfxScuCcu_PllStepsConfig   *pllDividerStep;             /**< \brief Pointer to the array of Pll divider step configuration. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   781      IfxScuCcu_InitialStepConfig pllInitialStep;             /**< \brief Configuration of first step which is same as internal osc frequency. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   782  } IfxScuCcu_SysPllConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   783  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   784  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   785  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   786  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   787   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   788  /** \brief Configuration structure SCU module
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   789   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   790  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   791  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   792      IfxScuCcu_SysPllConfig            sysPll;                         /**< \brief System PLL configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   793      IfxScuCcu_ClockDistributionConfig clockDistribution;              /**< \brief Configuration of of bus clocks and other module clock distribution. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   794      IfxScuCcu_FlashWaitstateConfig    flashFconWaitStateConfig;       /**< \brief Configuration of flash waitstate */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   795      uint32                            xtalFrequency;                  /**< \brief Xtal Frequency */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   796  } IfxScuCcu_Config;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   797  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   798  /** \brief Configuration structure for E-ray PLL
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   799   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   800  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   801  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   802      IfxScuCcu_InitialStepConfig pllInitialStep;       /**< \brief Configuration of first step which is same as internal osc frequency. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   803  } IfxScuCcu_ErayPllConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   804  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   805  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   806  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   807  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Operative
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   808   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   809  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   810  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   811  /*-------------------------Inline Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   812  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   813  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   814  /** \brief API to get EVR Oscillator frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   815   * This API returns the constant which is specific to the ScuCcu of the controller.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   816   * \return EVR Oscillator frequency (fBACK or fEVR) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   817   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   818  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   819  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   820  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   821   * This API returns the  PLL2ERAY frequency based on the K3 divider value in PLLERAYCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   822   * \return PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   823   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   824  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   825  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   826  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   827   * This API returns the  PLL2 frequency based on the K3 divider value in PLLCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   828   * \return PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   829   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   830  IFX_INLINE float32 IfxScuCcu_getPll2Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   831  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   832  /** \brief Returns the clock source selection
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   833   * \return Clock source selection
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   834   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   835  IFX_INLINE IfxScu_CCUCON0_CLKSEL IfxScuCcu_getSourceSelection(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   836  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   837  /** \brief API to get STM divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   838   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   839   * \return STM frequency (fSTM) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   840   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   841  IFX_INLINE float32 IfxScuCcu_getStmFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   842  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   843  /** \brief API to get CAN divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   844   * This API returns the fCAN frequency based on the divider value in CCUCON register and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   845   * \return STM frequency (fSTM) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   846   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   847  IFX_INLINE float32 IfxScuCcu_getCanFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   848  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   849  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   850  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   851  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   852  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   853  /** \brief API to get BAUD1 divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   854   * This API returns the based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   855   * \return Baud1 frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   856   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   857  IFX_EXTERN float32 IfxScuCcu_getBaud1Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   858  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   859  /** \brief API to get BAUD2 divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   860   * This API returns the Baud2 frequency based on the divider value in CCUCON register and the fMAX.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   861   * \return Baud2 frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   862   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   863  IFX_EXTERN float32 IfxScuCcu_getBaud2Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   864  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   865  /** \brief API to get BBB divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   866   * This API returns the BBBDivider frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   867   * \return BBB frequency (fBBB) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   868   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   869  IFX_EXTERN float32 IfxScuCcu_getBbbFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   870  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   871  /** \brief This API returns the Cpu frequency based on the divider value in CCUCON register and fSource frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   872   * \param cpu CPU number for which effective fCPU is sought
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   873   * \return Cpu[x] frequency in Hz, where x is cpu number passed as parameter
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   874   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   875  IFX_EXTERN float32 IfxScuCcu_getCpuFrequency(const IfxCpu_ResourceCpu cpu);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   876  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   877  /** \brief API to get FSI2 divider frequency in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   878   * This API returns the fFSI2 frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   879   * \return FSI2 frequency (fFSI2) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   880   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   881  IFX_EXTERN float32 IfxScuCcu_getFsi2Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   882  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   883  /** \brief API to get FSI divider frequency in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   884   * This API returns the fFSI based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   885   * \return FSI frequency (fFSI) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   886   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   887  IFX_EXTERN float32 IfxScuCcu_getFsiFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   888  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   889  /** \brief API to get FMAX divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   890   * This API returns the fMax frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   891   * \return Max frequency (fMAX) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   892   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   893  IFX_EXTERN float32 IfxScuCcu_getMaxFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   894  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   895  /** \brief get source frequency fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   896   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   897   * \return Module frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   898   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   899  IFX_EXTERN float32 IfxScuCcu_getModuleFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   900  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   901  /** \brief API to get Oscillator 0 frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   902   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   903   * \return Osc0 frequency (fOSC0) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   904   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   905  IFX_EXTERN float32 IfxScuCcu_getOsc0Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   906  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   907  /** \brief API to get Oscillator 0 frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   908   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   909   * \return Osc frequency (fOSC) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   910   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   911  IFX_EXTERN float32 IfxScuCcu_getOscFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   912  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   913  /** \brief API to get actual PLL (Eray) frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   914   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   915   * \return frequency of Pll Eray (fPLLERAY) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   916   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   917  IFX_EXTERN float32 IfxScuCcu_getPllErayFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   918  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   919  /** \brief API to get actual ERAY PLL Voltage Controlled Oscillator frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   920   * This API returns the based on the divider values in PLLERAYCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   921   * \return Pll (Eray) VCO frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   922   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   923  IFX_EXTERN float32 IfxScuCcu_getPllErayVcoFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   924  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   925  /** \brief API to get actual PLL output frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   926   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   927   * \return Pll (fPLL) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   928   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   929  IFX_EXTERN float32 IfxScuCcu_getPllFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   930  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   931  /** \brief API to get actual PLL Voltage Controlled Oscillator frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   932   * This API returns the based on the divider values in PLLCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   933   * \return Pll VCO frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   934   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   935  IFX_EXTERN float32 IfxScuCcu_getPllVcoFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   936  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   937  /** \brief get source frequency fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   938   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   939   * \return Effective fSOURCE in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   940   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   941  IFX_EXTERN float32 IfxScuCcu_getSourceFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   942  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   943  /** \brief API to get SPB divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   944   * This API returns the based on fSOURCE and also on Low power divider mode and/or SPBDIV divider value in CCUCON registers.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   945   * \return SPB frequency (fSPB) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   946   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   947  IFX_EXTERN float32 IfxScuCcu_getSpbFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   948  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   949  /** \brief API to get SRI divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   950   * This API returns the Sri frequency based on the divider values in CCUCON registers and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   951   * \return Sri frequency (fSRI) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   952   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   953  IFX_EXTERN float32 IfxScuCcu_getSriFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   954  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   955  /** \brief API to set CPU frequency (with CPU divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   956   * This API configure CPU divider values in CCUCON registers. The actual frequency is always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   957   * \param cpu CPU number for which fCPU to be configured
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   958   * \param cpuFreq Desired CPU frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   959   * \return Actual CPU[x] frequency in Hz, where x is the cpu number passed as parameter
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   960   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   961  IFX_EXTERN float32 IfxScuCcu_setCpuFrequency(IfxCpu_ResourceCpu cpu, float32 cpuFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   962  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   963  /** \brief API to configure PLL2ERAY (K3 Divider for ADC clock) for desired frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   964   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   965   * \param pll2ErayFreq PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   966   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   967   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   968  IFX_EXTERN float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   969  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   970  /** \brief API to configure PLL2 (K3 Divider for ADC clock) for desired frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   971   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   972   * \param pll2Freq PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   973   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   974   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   975  IFX_EXTERN float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   976  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   977  /** \brief API to set SPB frequency (with SPB divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   978   * This API configure SPB divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   979   * \param spbFreq Desired SPB frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   980   * \return Actual SPB frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   981   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   982  IFX_EXTERN float32 IfxScuCcu_setSpbFrequency(float32 spbFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   983  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   984  /** \brief API to set SRI frequency (with SRI divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   985   * This API configure Sri divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   986   * \param sriFreq Sri frequency (fSRI) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   987   * \return Actual Sri frequency (fSRI) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   988   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   989  IFX_EXTERN float32 IfxScuCcu_setSriFrequency(float32 sriFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   990  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   991  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   992  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   993  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Configuration
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   994   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   995  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   996  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   997  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   998  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   999  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1000  /** \brief The api calculates the system PLL divider values P, N, K based on given xtal frequency and PLL frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1001   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1002   * \param fPll Desired PLL frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1003   * \return 0- Success, 1 - Failure
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1004   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1005  IFX_EXTERN boolean IfxScuCcu_calculateSysPllDividers(IfxScuCcu_Config *cfg, uint32 fPll);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1006  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1007  /** \brief API to initialize the SCU Clock Control Unit.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1008   * This API initialize the PLL with ramp steps, BUS dividers for the configuration provided by the configuration structure.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1009   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1010   * \return Error status of the ScuCcu initialization process.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1011   * \retval TRUE: If an error occurred during initialization.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1012   * \retval FALSE: If initialization was successful.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1013   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1014  IFX_EXTERN boolean IfxScuCcu_init(const IfxScuCcu_Config *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1015  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1016  /** \brief Initializes the clock configuration with default values
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1017   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1018   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1019   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1020  IFX_EXTERN void IfxScuCcu_initConfig(IfxScuCcu_Config *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1021  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1022  /** \brief API to initialize the SCU Eray Pll
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1023   * This API initialize the Eray PLL for the configuration provided by the configuration structure.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1024   * \param cfg Pointer to the configuration structure of the Eray Pll
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1025   * \return Error status of the ScuCcu Eray Pll initialization process.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1026   * \retval TRUE: If an error occurred during initialization.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1027   * \retval FALSE: If initialization was successful.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1028   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1029  IFX_EXTERN boolean IfxScuCcu_initErayPll(const IfxScuCcu_ErayPllConfig *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1030  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1031  /** \brief Initializes the clock configuration with default values
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1032   * \param cfg Pointer to the configuration structure of the ScuCcuEray Pll
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1033   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1034   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1035  IFX_EXTERN void IfxScuCcu_initErayPllConfig(IfxScuCcu_ErayPllConfig *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1036  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1037  /** \brief API to switch to Backup clock from the current PLL frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1038   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1039   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1040   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1041  IFX_EXTERN void IfxScuCcu_switchToBackupClock(const IfxScuCcu_Config *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1042  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1043  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1044  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1045  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1046  /*-------------------------Inline Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1047  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1048  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1049  /** \brief API to get GTMdivider frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1050   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1051   * return GTM frequency (fGTM) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1052   * \return Gtm Frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1053   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1054  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1055  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1056  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1057  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1058  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1059  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1060  /** \brief API to set GTM frequency (with GTM divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1061   * This API configure GTM divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1062   * \param gtmFreq Desired GTM frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1063   * \return Actual GTM frequency in HZ
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1064   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1065  IFX_EXTERN float32 IfxScuCcu_setGtmFrequency(float32 gtmFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1066  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1067  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1068  /*-------------------Global Exported Variables/Constants----------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1069  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1070  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1071  /** \brief Configuration structure for SCU CCU driver.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1072   * The values of this structure are defined as # defined macros in the implementation of Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1073   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1074  IFX_EXTERN IFX_CONST IfxScuCcu_Config IfxScuCcu_defaultClockConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1075  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1076  /** \brief Configuration structure for SCU CCU driver.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1077   * The values of this structure are defined as # defined macros in the implementation of Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1078   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1079  IFX_EXTERN IFX_CONST IfxScuCcu_ErayPllConfig IfxScuCcu_defaultErayPllConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1080  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1081  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1082  /*---------------------Inline Function Implementations------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1083  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1084  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1085  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1086  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1087      return IFXSCU_EVR_OSC_FREQUENCY;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1088  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1089  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1090  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1091  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1092  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1093      return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.GTMDIV;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1094  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1095  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1096  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1097  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1098  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1099      float32 pll2ErayFrequency;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1100  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1101      pll2ErayFrequency = IfxScuCcu_getPllErayVcoFrequency() / (SCU_PLLERAYCON1.B.K3DIV + 1);
	movh.a	a15,#61443
	ld.bu	d15,[a15]@los(0xf003602d)
.L479:
	utof	d0,d9
.L480:

; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     1  /**
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     2   * \file IfxScuCcu.h
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     3   * \brief SCU  basic functionality
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     4   * \ingroup IfxLld_Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     5   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     6   * \version iLLD_1_0_1_11_0
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     7   * \copyright Copyright (c) 2018 Infineon Technologies AG. All rights reserved.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     8   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	     9   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    10   *                                 IMPORTANT NOTICE
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    11   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    12   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    13   * Use of this file is subject to the terms of use agreed between (i) you or 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    14   * the company in which ordinary course of business you are acting and (ii) 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    15   * Infineon Technologies AG or its licensees. If and as long as no such 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    16   * terms of use are agreed, use of this file is subject to following:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    17  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    18  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    19   * Boost Software License - Version 1.0 - August 17th, 2003
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    20  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    21   * Permission is hereby granted, free of charge, to any person or 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    22   * organization obtaining a copy of the software and accompanying 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    23   * documentation covered by this license (the "Software") to use, reproduce,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    24   * display, distribute, execute, and transmit the Software, and to prepare
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    25   * derivative works of the Software, and to permit third-parties to whom the 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    26   * Software is furnished to do so, all subject to the following:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    27  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    28   * The copyright notices in the Software and this entire statement, including
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    29   * the above license grant, this restriction and the following disclaimer, must
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    30   * be included in all copies of the Software, in whole or in part, and all
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    31   * derivative works of the Software, unless such copies or derivative works are
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    32   * solely in the form of machine-executable object code generated by a source
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    33   * language processor.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    34  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    35   * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    36   * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    37   * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    38   * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    39   * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    40   * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    41   * DEALINGS IN THE SOFTWARE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    42  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    43   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    44   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    45   * \defgroup IfxLld_Scu SCU
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    46   * \addtogroup IfxLld_Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    47   * \{
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    48   * \defgroup IfxLld_ScuCcu How to use the Scu Clock driver?
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    49   * \addtogroup IfxLld_ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    50   * \{
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    51   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    52   * The Scu Clock control unit driver provides a default configuration for pll and Clock initialisation and set of peripheral clock configuration functions.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    53   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    54   * In the following sections it will be described, how to integrate the driver into the application framework.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    55   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    56   * \section IfxLld_ScuCcu_Std_Preparation Preparation
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    57   * \subsection IfxLld_ScuCcu_Std_Include Include Files
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    58   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    59   * Include following header file into your C code:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    60   * \code
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    61   * #include <Scu/Std/IfxScuCcu.h>
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    62   * \endcode
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    63   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    64   * \subsection IfxLld_ScuCcu_Std_Variables Variables
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    65   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    66   * Declare the Clock Configuration variables in your C code:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    67   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    68   * \code
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    69   * // used globally
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    70   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    71   * // configuration for the PLL  steps
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    72   * static IfxScuCcu_PllStepsConfig IfxScuCcu_testPllConfigSteps[] = {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    73   *     IFXSCU_CFG_PLL_STEPS
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    74   * };
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    75   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    76   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    77   * // Default configuration for the Clock Configuration
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    78   * IfxScuCcu_Config                      IfxScuCcu_testClockConfig = {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    79   *     {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    80   *        sizeof(IfxScuCcu_testPllConfigSteps) / sizeof(IfxScuCcu_PllStepsConfig),
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    81   *        (IfxScuCcu_PllStepsConfig *)IfxScuCcu_testPllConfigSteps,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    82   *        IFXSCU_CFG_PLL_INITIAL_STEP,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    83   *     },
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    84   *     IFXSCU_CFG_CLK_DISTRIBUTION,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    85   *     IFXSCU_CFG_FLASH_WAITSTATE,
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    86   *     IFX_CFG_SCU_XTAL_FREQUENCY
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    87   * };
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    88   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    89   * \endcode
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    90   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    91   * \subsection IfxLld_ScuCcu_Std_Init Module Initialisation
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    92   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    93   * The module initialisation can be done in the same function. Here an example:
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    94   * \code
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    95   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    96   *        // standard PLL & clock initialisation
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    97   *         IfxScuCcu_init(&IfxScuCcu_testClockConfig);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    98   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	    99   * \endcode
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   100   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   101   *    The PLL and clocks are now initialised based on the IFXSCU_CFG_XTAL_FREQ and  IFXSCU_CFG_PLL_FREQ values configured in Ifx_Cfg.h.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   102   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   103   * \}
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   104   * \}
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   105   *
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   106   * \defgroup IfxLld_Scu_Std_Ccu Ccu Basic Functionality
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   107   * \ingroup IfxLld_Scu_Std
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   108   * \defgroup IfxLld_Scu_Std_Ccu_Ccu Clock Control Functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   109   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   110   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Operative Clock Control Operative Functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   111   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   112   * \defgroup IfxLld_Scu_Std_Ccu_Ccu_Configuration Clock Control Configuration Functions
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   113   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   114   * \defgroup IfxLld_Scu_Std_Ccu_Enum Enumerations
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   115   * \ingroup IfxLld_Scu_Std_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   116   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   117  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   118  #ifndef IFXSCUCCU_H
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   119  #define IFXSCUCCU_H 1
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   120  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   121  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   122  /*----------------------------------Includes----------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   123  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   124  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   125  #include "_Impl/IfxScu_cfg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   126  #include "Scu/Std/IfxScuWdt.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   127  #include "Cpu/Std/IfxCpu.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   128  #include "IfxStm_reg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   129  #include "IfxScu_reg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   130  #include "IfxFlash_reg.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   131  #include "_PinMap/IfxScu_PinMap.h"
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   132  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   133  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   134  /*-----------------------------------Macros-----------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   135  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   136  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   137  /** \brief Oscillator stability check timeout count
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   138   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   139  #define IFXSCUCCU_OSC_STABLECHK_TIME (640)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   140  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   141  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   142  /*------------------------------Type Definitions------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   143  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   144  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   145  /** \brief Function pointer type for the hooks
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   146   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   147   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   148  typedef void (*IfxScuCcu_PllStepsFunctionHook)(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   149  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   150  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   151  /*--------------------------------Enumerations--------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   152  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   153  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   154  /** \addtogroup IfxLld_Scu_Std_Ccu_Enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   155   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   156  /** \brief MODULE_SCU.PLLCON1.B.K1DIV, specifies the K1-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   157   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   158  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   159  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   160      IfxScuCcu_K1divider_1 = 0,      /**< \brief K1-Divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   161      IfxScuCcu_K1divider_2,          /**< \brief K1-Divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   162      IfxScuCcu_K1divider_3,          /**< \brief K1-Divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   163      IfxScuCcu_K1divider_4,          /**< \brief K1-Divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   164      IfxScuCcu_K1divider_5,          /**< \brief K1-Divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   165      IfxScuCcu_K1divider_6,          /**< \brief K1-Divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   166      IfxScuCcu_K1divider_7,          /**< \brief K1-Divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   167      IfxScuCcu_K1divider_8,          /**< \brief K1-Divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   168      IfxScuCcu_K1divider_9,          /**< \brief K1-Divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   169      IfxScuCcu_K1divider_10,         /**< \brief K1-Divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   170      IfxScuCcu_K1divider_11,         /**< \brief K1-Divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   171      IfxScuCcu_K1divider_12,         /**< \brief K1-Divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   172      IfxScuCcu_K1divider_13,         /**< \brief K1-Divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   173      IfxScuCcu_K1divider_14,         /**< \brief K1-Divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   174      IfxScuCcu_K1divider_15,         /**< \brief K1-Divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   175      IfxScuCcu_K1divider_16,         /**< \brief K1-Divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   176      IfxScuCcu_K1divider_17,         /**< \brief K1-Divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   177      IfxScuCcu_K1divider_18,         /**< \brief K1-Divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   178      IfxScuCcu_K1divider_19,         /**< \brief K1-Divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   179      IfxScuCcu_K1divider_20,         /**< \brief K1-Divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   180      IfxScuCcu_K1divider_21,         /**< \brief K1-Divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   181      IfxScuCcu_K1divider_22,         /**< \brief K1-Divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   182      IfxScuCcu_K1divider_23,         /**< \brief K1-Divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   183      IfxScuCcu_K1divider_24,         /**< \brief K1-Divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   184      IfxScuCcu_K1divider_25,         /**< \brief K1-Divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   185      IfxScuCcu_K1divider_26,         /**< \brief K1-Divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   186      IfxScuCcu_K1divider_27,         /**< \brief K1-Divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   187      IfxScuCcu_K1divider_28,         /**< \brief K1-Divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   188      IfxScuCcu_K1divider_29,         /**< \brief K1-Divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   189      IfxScuCcu_K1divider_30,         /**< \brief K1-Divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   190      IfxScuCcu_K1divider_31,         /**< \brief K1-Divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   191      IfxScuCcu_K1divider_32,         /**< \brief K1-Divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   192      IfxScuCcu_K1divider_33,         /**< \brief K1-Divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   193      IfxScuCcu_K1divider_34,         /**< \brief K1-Divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   194      IfxScuCcu_K1divider_35,         /**< \brief K1-Divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   195      IfxScuCcu_K1divider_36,         /**< \brief K1-Divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   196      IfxScuCcu_K1divider_37,         /**< \brief K1-Divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   197      IfxScuCcu_K1divider_38,         /**< \brief K1-Divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   198      IfxScuCcu_K1divider_39,         /**< \brief K1-Divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   199      IfxScuCcu_K1divider_40,         /**< \brief K1-Divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   200      IfxScuCcu_K1divider_41,         /**< \brief K1-Divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   201      IfxScuCcu_K1divider_42,         /**< \brief K1-Divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   202      IfxScuCcu_K1divider_43,         /**< \brief K1-Divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   203      IfxScuCcu_K1divider_44,         /**< \brief K1-Divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   204      IfxScuCcu_K1divider_45,         /**< \brief K1-Divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   205      IfxScuCcu_K1divider_46,         /**< \brief K1-Divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   206      IfxScuCcu_K1divider_47,         /**< \brief K1-Divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   207      IfxScuCcu_K1divider_48,         /**< \brief K1-Divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   208      IfxScuCcu_K1divider_49,         /**< \brief K1-Divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   209      IfxScuCcu_K1divider_50,         /**< \brief K1-Divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   210      IfxScuCcu_K1divider_51,         /**< \brief K1-Divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   211      IfxScuCcu_K1divider_52,         /**< \brief K1-Divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   212      IfxScuCcu_K1divider_53,         /**< \brief K1-Divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   213      IfxScuCcu_K1divider_54,         /**< \brief K1-Divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   214      IfxScuCcu_K1divider_55,         /**< \brief K1-Divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   215      IfxScuCcu_K1divider_56,         /**< \brief K1-Divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   216      IfxScuCcu_K1divider_57,         /**< \brief K1-Divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   217      IfxScuCcu_K1divider_58,         /**< \brief K1-Divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   218      IfxScuCcu_K1divider_59,         /**< \brief K1-Divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   219      IfxScuCcu_K1divider_60,         /**< \brief K1-Divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   220      IfxScuCcu_K1divider_61,         /**< \brief K1-Divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   221      IfxScuCcu_K1divider_62,         /**< \brief K1-Divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   222      IfxScuCcu_K1divider_63,         /**< \brief K1-Divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   223      IfxScuCcu_K1divider_64,         /**< \brief K1-Divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   224      IfxScuCcu_K1divider_65,         /**< \brief K1-Divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   225      IfxScuCcu_K1divider_66,         /**< \brief K1-Divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   226      IfxScuCcu_K1divider_67,         /**< \brief K1-Divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   227      IfxScuCcu_K1divider_68,         /**< \brief K1-Divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   228      IfxScuCcu_K1divider_69,         /**< \brief K1-Divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   229      IfxScuCcu_K1divider_70,         /**< \brief K1-Divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   230      IfxScuCcu_K1divider_71,         /**< \brief K1-Divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   231      IfxScuCcu_K1divider_72,         /**< \brief K1-Divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   232      IfxScuCcu_K1divider_73,         /**< \brief K1-Divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   233      IfxScuCcu_K1divider_74,         /**< \brief K1-Divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   234      IfxScuCcu_K1divider_75,         /**< \brief K1-Divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   235      IfxScuCcu_K1divider_76,         /**< \brief K1-Divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   236      IfxScuCcu_K1divider_77,         /**< \brief K1-Divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   237      IfxScuCcu_K1divider_78,         /**< \brief K1-Divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   238      IfxScuCcu_K1divider_79,         /**< \brief K1-Divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   239      IfxScuCcu_K1divider_80,         /**< \brief K1-Divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   240      IfxScuCcu_K1divider_81,         /**< \brief K1-Divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   241      IfxScuCcu_K1divider_82,         /**< \brief K1-Divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   242      IfxScuCcu_K1divider_83,         /**< \brief K1-Divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   243      IfxScuCcu_K1divider_84,         /**< \brief K1-Divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   244      IfxScuCcu_K1divider_85,         /**< \brief K1-Divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   245      IfxScuCcu_K1divider_86,         /**< \brief K1-Divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   246      IfxScuCcu_K1divider_87,         /**< \brief K1-Divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   247      IfxScuCcu_K1divider_88,         /**< \brief K1-Divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   248      IfxScuCcu_K1divider_89,         /**< \brief K1-Divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   249      IfxScuCcu_K1divider_90,         /**< \brief K1-Divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   250      IfxScuCcu_K1divider_91,         /**< \brief K1-Divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   251      IfxScuCcu_K1divider_92,         /**< \brief K1-Divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   252      IfxScuCcu_K1divider_93,         /**< \brief K1-Divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   253      IfxScuCcu_K1divider_94,         /**< \brief K1-Divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   254      IfxScuCcu_K1divider_95,         /**< \brief K1-Divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   255      IfxScuCcu_K1divider_96,         /**< \brief K1-Divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   256      IfxScuCcu_K1divider_97,         /**< \brief K1-Divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   257      IfxScuCcu_K1divider_98,         /**< \brief K1-Divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   258      IfxScuCcu_K1divider_99,         /**< \brief K1-Divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   259      IfxScuCcu_K1divider_100,        /**< \brief K1-Divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   260      IfxScuCcu_K1divider_101,        /**< \brief K1-Divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   261      IfxScuCcu_K1divider_102,        /**< \brief K1-Divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   262      IfxScuCcu_K1divider_103,        /**< \brief K1-Divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   263      IfxScuCcu_K1divider_104,        /**< \brief K1-Divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   264      IfxScuCcu_K1divider_105,        /**< \brief K1-Divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   265      IfxScuCcu_K1divider_106,        /**< \brief K1-Divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   266      IfxScuCcu_K1divider_107,        /**< \brief K1-Divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   267      IfxScuCcu_K1divider_108,        /**< \brief K1-Divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   268      IfxScuCcu_K1divider_109,        /**< \brief K1-Divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   269      IfxScuCcu_K1divider_110,        /**< \brief K1-Divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   270      IfxScuCcu_K1divider_111,        /**< \brief K1-Divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   271      IfxScuCcu_K1divider_112,        /**< \brief K1-Divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   272      IfxScuCcu_K1divider_113,        /**< \brief K1-Divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   273      IfxScuCcu_K1divider_114,        /**< \brief K1-Divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   274      IfxScuCcu_K1divider_115,        /**< \brief K1-Divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   275      IfxScuCcu_K1divider_116,        /**< \brief K1-Divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   276      IfxScuCcu_K1divider_117,        /**< \brief K1-Divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   277      IfxScuCcu_K1divider_118,        /**< \brief K1-Divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   278      IfxScuCcu_K1divider_119,        /**< \brief K1-Divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   279      IfxScuCcu_K1divider_120,        /**< \brief K1-Divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   280      IfxScuCcu_K1divider_121,        /**< \brief K1-Divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   281      IfxScuCcu_K1divider_122,        /**< \brief K1-Divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   282      IfxScuCcu_K1divider_123,        /**< \brief K1-Divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   283      IfxScuCcu_K1divider_124,        /**< \brief K1-Divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   284      IfxScuCcu_K1divider_125,        /**< \brief K1-Divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   285      IfxScuCcu_K1divider_126,        /**< \brief K1-Divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   286      IfxScuCcu_K1divider_127,        /**< \brief K1-Divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   287      IfxScuCcu_K1divider_128         /**< \brief K1-Divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   288  } IfxScuCcu_K1divider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   289  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   290  /** \brief MODULE_SCU.PLLCON1.B.K2DIV, specifies the K2-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   291   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   292  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   293  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   294      IfxScuCcu_K2divider_1 = 0,      /**< \brief K2-Divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   295      IfxScuCcu_K2divider_2,          /**< \brief K2-Divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   296      IfxScuCcu_K2divider_3,          /**< \brief K2-Divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   297      IfxScuCcu_K2divider_4,          /**< \brief K2-Divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   298      IfxScuCcu_K2divider_5,          /**< \brief K2-Divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   299      IfxScuCcu_K2divider_6,          /**< \brief K2-Divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   300      IfxScuCcu_K2divider_7,          /**< \brief K2-Divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   301      IfxScuCcu_K2divider_8,          /**< \brief K2-Divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   302      IfxScuCcu_K2divider_9,          /**< \brief K2-Divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   303      IfxScuCcu_K2divider_10,         /**< \brief K2-Divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   304      IfxScuCcu_K2divider_11,         /**< \brief K2-Divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   305      IfxScuCcu_K2divider_12,         /**< \brief K2-Divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   306      IfxScuCcu_K2divider_13,         /**< \brief K2-Divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   307      IfxScuCcu_K2divider_14,         /**< \brief K2-Divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   308      IfxScuCcu_K2divider_15,         /**< \brief K2-Divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   309      IfxScuCcu_K2divider_16,         /**< \brief K2-Divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   310      IfxScuCcu_K2divider_17,         /**< \brief K2-Divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   311      IfxScuCcu_K2divider_18,         /**< \brief K2-Divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   312      IfxScuCcu_K2divider_19,         /**< \brief K2-Divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   313      IfxScuCcu_K2divider_20,         /**< \brief K2-Divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   314      IfxScuCcu_K2divider_21,         /**< \brief K2-Divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   315      IfxScuCcu_K2divider_22,         /**< \brief K2-Divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   316      IfxScuCcu_K2divider_23,         /**< \brief K2-Divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   317      IfxScuCcu_K2divider_24,         /**< \brief K2-Divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   318      IfxScuCcu_K2divider_25,         /**< \brief K2-Divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   319      IfxScuCcu_K2divider_26,         /**< \brief K2-Divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   320      IfxScuCcu_K2divider_27,         /**< \brief K2-Divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   321      IfxScuCcu_K2divider_28,         /**< \brief K2-Divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   322      IfxScuCcu_K2divider_29,         /**< \brief K2-Divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   323      IfxScuCcu_K2divider_30,         /**< \brief K2-Divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   324      IfxScuCcu_K2divider_31,         /**< \brief K2-Divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   325      IfxScuCcu_K2divider_32,         /**< \brief K2-Divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   326      IfxScuCcu_K2divider_33,         /**< \brief K2-Divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   327      IfxScuCcu_K2divider_34,         /**< \brief K2-Divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   328      IfxScuCcu_K2divider_35,         /**< \brief K2-Divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   329      IfxScuCcu_K2divider_36,         /**< \brief K2-Divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   330      IfxScuCcu_K2divider_37,         /**< \brief K2-Divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   331      IfxScuCcu_K2divider_38,         /**< \brief K2-Divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   332      IfxScuCcu_K2divider_39,         /**< \brief K2-Divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   333      IfxScuCcu_K2divider_40,         /**< \brief K2-Divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   334      IfxScuCcu_K2divider_41,         /**< \brief K2-Divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   335      IfxScuCcu_K2divider_42,         /**< \brief K2-Divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   336      IfxScuCcu_K2divider_43,         /**< \brief K2-Divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   337      IfxScuCcu_K2divider_44,         /**< \brief K2-Divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   338      IfxScuCcu_K2divider_45,         /**< \brief K2-Divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   339      IfxScuCcu_K2divider_46,         /**< \brief K2-Divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   340      IfxScuCcu_K2divider_47,         /**< \brief K2-Divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   341      IfxScuCcu_K2divider_48,         /**< \brief K2-Divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   342      IfxScuCcu_K2divider_49,         /**< \brief K2-Divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   343      IfxScuCcu_K2divider_50,         /**< \brief K2-Divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   344      IfxScuCcu_K2divider_51,         /**< \brief K2-Divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   345      IfxScuCcu_K2divider_52,         /**< \brief K2-Divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   346      IfxScuCcu_K2divider_53,         /**< \brief K2-Divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   347      IfxScuCcu_K2divider_54,         /**< \brief K2-Divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   348      IfxScuCcu_K2divider_55,         /**< \brief K2-Divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   349      IfxScuCcu_K2divider_56,         /**< \brief K2-Divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   350      IfxScuCcu_K2divider_57,         /**< \brief K2-Divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   351      IfxScuCcu_K2divider_58,         /**< \brief K2-Divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   352      IfxScuCcu_K2divider_59,         /**< \brief K2-Divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   353      IfxScuCcu_K2divider_60,         /**< \brief K2-Divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   354      IfxScuCcu_K2divider_61,         /**< \brief K2-Divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   355      IfxScuCcu_K2divider_62,         /**< \brief K2-Divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   356      IfxScuCcu_K2divider_63,         /**< \brief K2-Divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   357      IfxScuCcu_K2divider_64,         /**< \brief K2-Divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   358      IfxScuCcu_K2divider_65,         /**< \brief K2-Divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   359      IfxScuCcu_K2divider_66,         /**< \brief K2-Divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   360      IfxScuCcu_K2divider_67,         /**< \brief K2-Divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   361      IfxScuCcu_K2divider_68,         /**< \brief K2-Divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   362      IfxScuCcu_K2divider_69,         /**< \brief K2-Divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   363      IfxScuCcu_K2divider_70,         /**< \brief K2-Divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   364      IfxScuCcu_K2divider_71,         /**< \brief K2-Divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   365      IfxScuCcu_K2divider_72,         /**< \brief K2-Divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   366      IfxScuCcu_K2divider_73,         /**< \brief K2-Divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   367      IfxScuCcu_K2divider_74,         /**< \brief K2-Divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   368      IfxScuCcu_K2divider_75,         /**< \brief K2-Divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   369      IfxScuCcu_K2divider_76,         /**< \brief K2-Divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   370      IfxScuCcu_K2divider_77,         /**< \brief K2-Divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   371      IfxScuCcu_K2divider_78,         /**< \brief K2-Divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   372      IfxScuCcu_K2divider_79,         /**< \brief K2-Divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   373      IfxScuCcu_K2divider_80,         /**< \brief K2-Divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   374      IfxScuCcu_K2divider_81,         /**< \brief K2-Divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   375      IfxScuCcu_K2divider_82,         /**< \brief K2-Divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   376      IfxScuCcu_K2divider_83,         /**< \brief K2-Divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   377      IfxScuCcu_K2divider_84,         /**< \brief K2-Divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   378      IfxScuCcu_K2divider_85,         /**< \brief K2-Divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   379      IfxScuCcu_K2divider_86,         /**< \brief K2-Divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   380      IfxScuCcu_K2divider_87,         /**< \brief K2-Divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   381      IfxScuCcu_K2divider_88,         /**< \brief K2-Divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   382      IfxScuCcu_K2divider_89,         /**< \brief K2-Divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   383      IfxScuCcu_K2divider_90,         /**< \brief K2-Divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   384      IfxScuCcu_K2divider_91,         /**< \brief K2-Divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   385      IfxScuCcu_K2divider_92,         /**< \brief K2-Divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   386      IfxScuCcu_K2divider_93,         /**< \brief K2-Divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   387      IfxScuCcu_K2divider_94,         /**< \brief K2-Divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   388      IfxScuCcu_K2divider_95,         /**< \brief K2-Divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   389      IfxScuCcu_K2divider_96,         /**< \brief K2-Divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   390      IfxScuCcu_K2divider_97,         /**< \brief K2-Divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   391      IfxScuCcu_K2divider_98,         /**< \brief K2-Divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   392      IfxScuCcu_K2divider_99,         /**< \brief K2-Divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   393      IfxScuCcu_K2divider_100,        /**< \brief K2-Divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   394      IfxScuCcu_K2divider_101,        /**< \brief K2-Divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   395      IfxScuCcu_K2divider_102,        /**< \brief K2-Divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   396      IfxScuCcu_K2divider_103,        /**< \brief K2-Divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   397      IfxScuCcu_K2divider_104,        /**< \brief K2-Divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   398      IfxScuCcu_K2divider_105,        /**< \brief K2-Divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   399      IfxScuCcu_K2divider_106,        /**< \brief K2-Divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   400      IfxScuCcu_K2divider_107,        /**< \brief K2-Divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   401      IfxScuCcu_K2divider_108,        /**< \brief K2-Divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   402      IfxScuCcu_K2divider_109,        /**< \brief K2-Divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   403      IfxScuCcu_K2divider_110,        /**< \brief K2-Divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   404      IfxScuCcu_K2divider_111,        /**< \brief K2-Divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   405      IfxScuCcu_K2divider_112,        /**< \brief K2-Divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   406      IfxScuCcu_K2divider_113,        /**< \brief K2-Divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   407      IfxScuCcu_K2divider_114,        /**< \brief K2-Divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   408      IfxScuCcu_K2divider_115,        /**< \brief K2-Divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   409      IfxScuCcu_K2divider_116,        /**< \brief K2-Divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   410      IfxScuCcu_K2divider_117,        /**< \brief K2-Divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   411      IfxScuCcu_K2divider_118,        /**< \brief K2-Divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   412      IfxScuCcu_K2divider_119,        /**< \brief K2-Divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   413      IfxScuCcu_K2divider_120,        /**< \brief K2-Divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   414      IfxScuCcu_K2divider_121,        /**< \brief K2-Divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   415      IfxScuCcu_K2divider_122,        /**< \brief K2-Divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   416      IfxScuCcu_K2divider_123,        /**< \brief K2-Divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   417      IfxScuCcu_K2divider_124,        /**< \brief K2-Divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   418      IfxScuCcu_K2divider_125,        /**< \brief K2-Divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   419      IfxScuCcu_K2divider_126,        /**< \brief K2-Divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   420      IfxScuCcu_K2divider_127,        /**< \brief K2-Divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   421      IfxScuCcu_K2divider_128         /**< \brief K2-Divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   422  } IfxScuCcu_K2divider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   423  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   424  /** \brief MODULE_SCU.PLLCON1.B.K3DIV, specifies the K3-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   425   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   426  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   427  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   428      IfxScuCcu_K3divider_1 = 0,      /**< \brief K3-Divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   429      IfxScuCcu_K3divider_2,          /**< \brief K3-Divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   430      IfxScuCcu_K3divider_3,          /**< \brief K3-Divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   431      IfxScuCcu_K3divider_4,          /**< \brief K3-Divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   432      IfxScuCcu_K3divider_5,          /**< \brief K3-Divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   433      IfxScuCcu_K3divider_6,          /**< \brief K3-Divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   434      IfxScuCcu_K3divider_7,          /**< \brief K3-Divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   435      IfxScuCcu_K3divider_8,          /**< \brief K3-Divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   436      IfxScuCcu_K3divider_9,          /**< \brief K3-Divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   437      IfxScuCcu_K3divider_10,         /**< \brief K3-Divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   438      IfxScuCcu_K3divider_11,         /**< \brief K3-Divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   439      IfxScuCcu_K3divider_12,         /**< \brief K3-Divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   440      IfxScuCcu_K3divider_13,         /**< \brief K3-Divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   441      IfxScuCcu_K3divider_14,         /**< \brief K3-Divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   442      IfxScuCcu_K3divider_15,         /**< \brief K3-Divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   443      IfxScuCcu_K3divider_16,         /**< \brief K3-Divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   444      IfxScuCcu_K3divider_17,         /**< \brief K3-Divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   445      IfxScuCcu_K3divider_18,         /**< \brief K3-Divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   446      IfxScuCcu_K3divider_19,         /**< \brief K3-Divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   447      IfxScuCcu_K3divider_20,         /**< \brief K3-Divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   448      IfxScuCcu_K3divider_21,         /**< \brief K3-Divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   449      IfxScuCcu_K3divider_22,         /**< \brief K3-Divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   450      IfxScuCcu_K3divider_23,         /**< \brief K3-Divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   451      IfxScuCcu_K3divider_24,         /**< \brief K3-Divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   452      IfxScuCcu_K3divider_25,         /**< \brief K3-Divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   453      IfxScuCcu_K3divider_26,         /**< \brief K3-Divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   454      IfxScuCcu_K3divider_27,         /**< \brief K3-Divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   455      IfxScuCcu_K3divider_28,         /**< \brief K3-Divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   456      IfxScuCcu_K3divider_29,         /**< \brief K3-Divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   457      IfxScuCcu_K3divider_30,         /**< \brief K3-Divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   458      IfxScuCcu_K3divider_31,         /**< \brief K3-Divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   459      IfxScuCcu_K3divider_32,         /**< \brief K3-Divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   460      IfxScuCcu_K3divider_33,         /**< \brief K3-Divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   461      IfxScuCcu_K3divider_34,         /**< \brief K3-Divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   462      IfxScuCcu_K3divider_35,         /**< \brief K3-Divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   463      IfxScuCcu_K3divider_36,         /**< \brief K3-Divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   464      IfxScuCcu_K3divider_37,         /**< \brief K3-Divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   465      IfxScuCcu_K3divider_38,         /**< \brief K3-Divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   466      IfxScuCcu_K3divider_39,         /**< \brief K3-Divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   467      IfxScuCcu_K3divider_40,         /**< \brief K3-Divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   468      IfxScuCcu_K3divider_41,         /**< \brief K3-Divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   469      IfxScuCcu_K3divider_42,         /**< \brief K3-Divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   470      IfxScuCcu_K3divider_43,         /**< \brief K3-Divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   471      IfxScuCcu_K3divider_44,         /**< \brief K3-Divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   472      IfxScuCcu_K3divider_45,         /**< \brief K3-Divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   473      IfxScuCcu_K3divider_46,         /**< \brief K3-Divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   474      IfxScuCcu_K3divider_47,         /**< \brief K3-Divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   475      IfxScuCcu_K3divider_48,         /**< \brief K3-Divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   476      IfxScuCcu_K3divider_49,         /**< \brief K3-Divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   477      IfxScuCcu_K3divider_50,         /**< \brief K3-Divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   478      IfxScuCcu_K3divider_51,         /**< \brief K3-Divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   479      IfxScuCcu_K3divider_52,         /**< \brief K3-Divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   480      IfxScuCcu_K3divider_53,         /**< \brief K3-Divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   481      IfxScuCcu_K3divider_54,         /**< \brief K3-Divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   482      IfxScuCcu_K3divider_55,         /**< \brief K3-Divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   483      IfxScuCcu_K3divider_56,         /**< \brief K3-Divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   484      IfxScuCcu_K3divider_57,         /**< \brief K3-Divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   485      IfxScuCcu_K3divider_58,         /**< \brief K3-Divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   486      IfxScuCcu_K3divider_59,         /**< \brief K3-Divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   487      IfxScuCcu_K3divider_60,         /**< \brief K3-Divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   488      IfxScuCcu_K3divider_61,         /**< \brief K3-Divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   489      IfxScuCcu_K3divider_62,         /**< \brief K3-Divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   490      IfxScuCcu_K3divider_63,         /**< \brief K3-Divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   491      IfxScuCcu_K3divider_64,         /**< \brief K3-Divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   492      IfxScuCcu_K3divider_65,         /**< \brief K3-Divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   493      IfxScuCcu_K3divider_66,         /**< \brief K3-Divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   494      IfxScuCcu_K3divider_67,         /**< \brief K3-Divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   495      IfxScuCcu_K3divider_68,         /**< \brief K3-Divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   496      IfxScuCcu_K3divider_69,         /**< \brief K3-Divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   497      IfxScuCcu_K3divider_70,         /**< \brief K3-Divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   498      IfxScuCcu_K3divider_71,         /**< \brief K3-Divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   499      IfxScuCcu_K3divider_72,         /**< \brief K3-Divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   500      IfxScuCcu_K3divider_73,         /**< \brief K3-Divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   501      IfxScuCcu_K3divider_74,         /**< \brief K3-Divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   502      IfxScuCcu_K3divider_75,         /**< \brief K3-Divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   503      IfxScuCcu_K3divider_76,         /**< \brief K3-Divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   504      IfxScuCcu_K3divider_77,         /**< \brief K3-Divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   505      IfxScuCcu_K3divider_78,         /**< \brief K3-Divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   506      IfxScuCcu_K3divider_79,         /**< \brief K3-Divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   507      IfxScuCcu_K3divider_80,         /**< \brief K3-Divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   508      IfxScuCcu_K3divider_81,         /**< \brief K3-Divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   509      IfxScuCcu_K3divider_82,         /**< \brief K3-Divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   510      IfxScuCcu_K3divider_83,         /**< \brief K3-Divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   511      IfxScuCcu_K3divider_84,         /**< \brief K3-Divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   512      IfxScuCcu_K3divider_85,         /**< \brief K3-Divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   513      IfxScuCcu_K3divider_86,         /**< \brief K3-Divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   514      IfxScuCcu_K3divider_87,         /**< \brief K3-Divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   515      IfxScuCcu_K3divider_88,         /**< \brief K3-Divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   516      IfxScuCcu_K3divider_89,         /**< \brief K3-Divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   517      IfxScuCcu_K3divider_90,         /**< \brief K3-Divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   518      IfxScuCcu_K3divider_91,         /**< \brief K3-Divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   519      IfxScuCcu_K3divider_92,         /**< \brief K3-Divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   520      IfxScuCcu_K3divider_93,         /**< \brief K3-Divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   521      IfxScuCcu_K3divider_94,         /**< \brief K3-Divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   522      IfxScuCcu_K3divider_95,         /**< \brief K3-Divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   523      IfxScuCcu_K3divider_96,         /**< \brief K3-Divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   524      IfxScuCcu_K3divider_97,         /**< \brief K3-Divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   525      IfxScuCcu_K3divider_98,         /**< \brief K3-Divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   526      IfxScuCcu_K3divider_99,         /**< \brief K3-Divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   527      IfxScuCcu_K3divider_100,        /**< \brief K3-Divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   528      IfxScuCcu_K3divider_101,        /**< \brief K3-Divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   529      IfxScuCcu_K3divider_102,        /**< \brief K3-Divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   530      IfxScuCcu_K3divider_103,        /**< \brief K3-Divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   531      IfxScuCcu_K3divider_104,        /**< \brief K3-Divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   532      IfxScuCcu_K3divider_105,        /**< \brief K3-Divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   533      IfxScuCcu_K3divider_106,        /**< \brief K3-Divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   534      IfxScuCcu_K3divider_107,        /**< \brief K3-Divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   535      IfxScuCcu_K3divider_108,        /**< \brief K3-Divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   536      IfxScuCcu_K3divider_109,        /**< \brief K3-Divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   537      IfxScuCcu_K3divider_110,        /**< \brief K3-Divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   538      IfxScuCcu_K3divider_111,        /**< \brief K3-Divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   539      IfxScuCcu_K3divider_112,        /**< \brief K3-Divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   540      IfxScuCcu_K3divider_113,        /**< \brief K3-Divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   541      IfxScuCcu_K3divider_114,        /**< \brief K3-Divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   542      IfxScuCcu_K3divider_115,        /**< \brief K3-Divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   543      IfxScuCcu_K3divider_116,        /**< \brief K3-Divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   544      IfxScuCcu_K3divider_117,        /**< \brief K3-Divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   545      IfxScuCcu_K3divider_118,        /**< \brief K3-Divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   546      IfxScuCcu_K3divider_119,        /**< \brief K3-Divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   547      IfxScuCcu_K3divider_120,        /**< \brief K3-Divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   548      IfxScuCcu_K3divider_121,        /**< \brief K3-Divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   549      IfxScuCcu_K3divider_122,        /**< \brief K3-Divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   550      IfxScuCcu_K3divider_123,        /**< \brief K3-Divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   551      IfxScuCcu_K3divider_124,        /**< \brief K3-Divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   552      IfxScuCcu_K3divider_125,        /**< \brief K3-Divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   553      IfxScuCcu_K3divider_126,        /**< \brief K3-Divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   554      IfxScuCcu_K3divider_127,        /**< \brief K3-Divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   555      IfxScuCcu_K3divider_128         /**< \brief K3-Divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   556  } IfxScuCcu_K3divider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   557  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   558  /** \brief MODULE_SCU.PLLCON0.B.NDIV, specifies the N-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   559   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   560  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   561  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   562      IfxScuCcu_Ndivider_1 = 0,      /**< \brief  N-divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   563      IfxScuCcu_Ndivider_2,          /**< \brief  N-divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   564      IfxScuCcu_Ndivider_3,          /**< \brief  N-divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   565      IfxScuCcu_Ndivider_4,          /**< \brief  N-divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   566      IfxScuCcu_Ndivider_5,          /**< \brief  N-divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   567      IfxScuCcu_Ndivider_6,          /**< \brief  N-divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   568      IfxScuCcu_Ndivider_7,          /**< \brief  N-divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   569      IfxScuCcu_Ndivider_8,          /**< \brief  N-divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   570      IfxScuCcu_Ndivider_9,          /**< \brief  N-divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   571      IfxScuCcu_Ndivider_10,         /**< \brief  N-divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   572      IfxScuCcu_Ndivider_11,         /**< \brief  N-divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   573      IfxScuCcu_Ndivider_12,         /**< \brief  N-divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   574      IfxScuCcu_Ndivider_13,         /**< \brief  N-divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   575      IfxScuCcu_Ndivider_14,         /**< \brief  N-divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   576      IfxScuCcu_Ndivider_15,         /**< \brief  N-divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   577      IfxScuCcu_Ndivider_16,         /**< \brief  N-divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   578      IfxScuCcu_Ndivider_17,         /**< \brief  N-divider 17  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   579      IfxScuCcu_Ndivider_18,         /**< \brief  N-divider 18  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   580      IfxScuCcu_Ndivider_19,         /**< \brief  N-divider 19  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   581      IfxScuCcu_Ndivider_20,         /**< \brief  N-divider 20  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   582      IfxScuCcu_Ndivider_21,         /**< \brief  N-divider 21  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   583      IfxScuCcu_Ndivider_22,         /**< \brief  N-divider 22  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   584      IfxScuCcu_Ndivider_23,         /**< \brief  N-divider 23  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   585      IfxScuCcu_Ndivider_24,         /**< \brief  N-divider 24  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   586      IfxScuCcu_Ndivider_25,         /**< \brief  N-divider 25  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   587      IfxScuCcu_Ndivider_26,         /**< \brief  N-divider 26  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   588      IfxScuCcu_Ndivider_27,         /**< \brief  N-divider 27  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   589      IfxScuCcu_Ndivider_28,         /**< \brief  N-divider 28  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   590      IfxScuCcu_Ndivider_29,         /**< \brief  N-divider 29  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   591      IfxScuCcu_Ndivider_30,         /**< \brief  N-divider 30  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   592      IfxScuCcu_Ndivider_31,         /**< \brief  N-divider 31  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   593      IfxScuCcu_Ndivider_32,         /**< \brief  N-divider 32  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   594      IfxScuCcu_Ndivider_33,         /**< \brief  N-divider 33  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   595      IfxScuCcu_Ndivider_34,         /**< \brief  N-divider 34  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   596      IfxScuCcu_Ndivider_35,         /**< \brief  N-divider 35  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   597      IfxScuCcu_Ndivider_36,         /**< \brief  N-divider 36  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   598      IfxScuCcu_Ndivider_37,         /**< \brief  N-divider 37  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   599      IfxScuCcu_Ndivider_38,         /**< \brief  N-divider 38  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   600      IfxScuCcu_Ndivider_39,         /**< \brief  N-divider 39  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   601      IfxScuCcu_Ndivider_40,         /**< \brief  N-divider 40  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   602      IfxScuCcu_Ndivider_41,         /**< \brief  N-divider 41  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   603      IfxScuCcu_Ndivider_42,         /**< \brief  N-divider 42  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   604      IfxScuCcu_Ndivider_43,         /**< \brief  N-divider 43  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   605      IfxScuCcu_Ndivider_44,         /**< \brief  N-divider 44  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   606      IfxScuCcu_Ndivider_45,         /**< \brief  N-divider 45  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   607      IfxScuCcu_Ndivider_46,         /**< \brief  N-divider 46  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   608      IfxScuCcu_Ndivider_47,         /**< \brief  N-divider 47  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   609      IfxScuCcu_Ndivider_48,         /**< \brief  N-divider 48  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   610      IfxScuCcu_Ndivider_49,         /**< \brief  N-divider 49  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   611      IfxScuCcu_Ndivider_50,         /**< \brief  N-divider 50  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   612      IfxScuCcu_Ndivider_51,         /**< \brief  N-divider 51  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   613      IfxScuCcu_Ndivider_52,         /**< \brief  N-divider 52  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   614      IfxScuCcu_Ndivider_53,         /**< \brief  N-divider 53  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   615      IfxScuCcu_Ndivider_54,         /**< \brief  N-divider 54  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   616      IfxScuCcu_Ndivider_55,         /**< \brief  N-divider 55  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   617      IfxScuCcu_Ndivider_56,         /**< \brief  N-divider 56  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   618      IfxScuCcu_Ndivider_57,         /**< \brief  N-divider 57  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   619      IfxScuCcu_Ndivider_58,         /**< \brief  N-divider 58  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   620      IfxScuCcu_Ndivider_59,         /**< \brief  N-divider 59  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   621      IfxScuCcu_Ndivider_60,         /**< \brief  N-divider 60  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   622      IfxScuCcu_Ndivider_61,         /**< \brief  N-divider 61  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   623      IfxScuCcu_Ndivider_62,         /**< \brief  N-divider 62  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   624      IfxScuCcu_Ndivider_63,         /**< \brief  N-divider 63  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   625      IfxScuCcu_Ndivider_64,         /**< \brief  N-divider 64  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   626      IfxScuCcu_Ndivider_65,         /**< \brief  N-divider 65  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   627      IfxScuCcu_Ndivider_66,         /**< \brief  N-divider 66  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   628      IfxScuCcu_Ndivider_67,         /**< \brief  N-divider 67  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   629      IfxScuCcu_Ndivider_68,         /**< \brief  N-divider 68  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   630      IfxScuCcu_Ndivider_69,         /**< \brief  N-divider 69  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   631      IfxScuCcu_Ndivider_70,         /**< \brief  N-divider 70  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   632      IfxScuCcu_Ndivider_71,         /**< \brief  N-divider 71  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   633      IfxScuCcu_Ndivider_72,         /**< \brief  N-divider 72  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   634      IfxScuCcu_Ndivider_73,         /**< \brief  N-divider 73  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   635      IfxScuCcu_Ndivider_74,         /**< \brief  N-divider 74  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   636      IfxScuCcu_Ndivider_75,         /**< \brief  N-divider 75  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   637      IfxScuCcu_Ndivider_76,         /**< \brief  N-divider 76  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   638      IfxScuCcu_Ndivider_77,         /**< \brief  N-divider 77  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   639      IfxScuCcu_Ndivider_78,         /**< \brief  N-divider 78  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   640      IfxScuCcu_Ndivider_79,         /**< \brief  N-divider 79  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   641      IfxScuCcu_Ndivider_80,         /**< \brief  N-divider 80  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   642      IfxScuCcu_Ndivider_81,         /**< \brief  N-divider 81  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   643      IfxScuCcu_Ndivider_82,         /**< \brief  N-divider 82  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   644      IfxScuCcu_Ndivider_83,         /**< \brief  N-divider 83  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   645      IfxScuCcu_Ndivider_84,         /**< \brief  N-divider 84  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   646      IfxScuCcu_Ndivider_85,         /**< \brief  N-divider 85  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   647      IfxScuCcu_Ndivider_86,         /**< \brief  N-divider 86  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   648      IfxScuCcu_Ndivider_87,         /**< \brief  N-divider 87  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   649      IfxScuCcu_Ndivider_88,         /**< \brief  N-divider 88  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   650      IfxScuCcu_Ndivider_89,         /**< \brief  N-divider 89  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   651      IfxScuCcu_Ndivider_90,         /**< \brief  N-divider 90  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   652      IfxScuCcu_Ndivider_91,         /**< \brief  N-divider 91  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   653      IfxScuCcu_Ndivider_92,         /**< \brief  N-divider 92  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   654      IfxScuCcu_Ndivider_93,         /**< \brief  N-divider 93  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   655      IfxScuCcu_Ndivider_94,         /**< \brief  N-divider 94  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   656      IfxScuCcu_Ndivider_95,         /**< \brief  N-divider 95  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   657      IfxScuCcu_Ndivider_96,         /**< \brief  N-divider 96  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   658      IfxScuCcu_Ndivider_97,         /**< \brief  N-divider 97  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   659      IfxScuCcu_Ndivider_98,         /**< \brief  N-divider 98  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   660      IfxScuCcu_Ndivider_99,         /**< \brief  N-divider 99  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   661      IfxScuCcu_Ndivider_100,        /**< \brief  N-divider 100  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   662      IfxScuCcu_Ndivider_101,        /**< \brief  N-divider 101  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   663      IfxScuCcu_Ndivider_102,        /**< \brief  N-divider 102  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   664      IfxScuCcu_Ndivider_103,        /**< \brief  N-divider 103  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   665      IfxScuCcu_Ndivider_104,        /**< \brief  N-divider 104  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   666      IfxScuCcu_Ndivider_105,        /**< \brief  N-divider 105  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   667      IfxScuCcu_Ndivider_106,        /**< \brief  N-divider 106  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   668      IfxScuCcu_Ndivider_107,        /**< \brief  N-divider 107  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   669      IfxScuCcu_Ndivider_108,        /**< \brief  N-divider 108  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   670      IfxScuCcu_Ndivider_109,        /**< \brief  N-divider 109  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   671      IfxScuCcu_Ndivider_110,        /**< \brief  N-divider 110  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   672      IfxScuCcu_Ndivider_111,        /**< \brief  N-divider 111  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   673      IfxScuCcu_Ndivider_112,        /**< \brief  N-divider 112  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   674      IfxScuCcu_Ndivider_113,        /**< \brief  N-divider 113  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   675      IfxScuCcu_Ndivider_114,        /**< \brief  N-divider 114  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   676      IfxScuCcu_Ndivider_115,        /**< \brief  N-divider 115  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   677      IfxScuCcu_Ndivider_116,        /**< \brief  N-divider 116  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   678      IfxScuCcu_Ndivider_117,        /**< \brief  N-divider 117  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   679      IfxScuCcu_Ndivider_118,        /**< \brief  N-divider 118  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   680      IfxScuCcu_Ndivider_119,        /**< \brief  N-divider 119  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   681      IfxScuCcu_Ndivider_120,        /**< \brief  N-divider 120  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   682      IfxScuCcu_Ndivider_121,        /**< \brief  N-divider 121  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   683      IfxScuCcu_Ndivider_122,        /**< \brief  N-divider 122  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   684      IfxScuCcu_Ndivider_123,        /**< \brief  N-divider 123  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   685      IfxScuCcu_Ndivider_124,        /**< \brief  N-divider 124  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   686      IfxScuCcu_Ndivider_125,        /**< \brief  N-divider 125  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   687      IfxScuCcu_Ndivider_126,        /**< \brief  N-divider 126  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   688      IfxScuCcu_Ndivider_127,        /**< \brief  N-divider 127  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   689      IfxScuCcu_Ndivider_128         /**< \brief  N-divider 128  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   690  } IfxScuCcu_Ndivider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   691  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   692  /** \brief MODULE_SCU.PLLCON0.B.PDIV, specifies the P-Divider
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   693   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   694  typedef enum
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   695  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   696      IfxScuCcu_Pdivider_1 = 0,      /**< \brief  P-divider 1  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   697      IfxScuCcu_Pdivider_2,          /**< \brief  P-divider 2  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   698      IfxScuCcu_Pdivider_3,          /**< \brief  P-divider 3  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   699      IfxScuCcu_Pdivider_4,          /**< \brief  P-divider 4  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   700      IfxScuCcu_Pdivider_5,          /**< \brief  P-divider 5  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   701      IfxScuCcu_Pdivider_6,          /**< \brief  P-divider 6  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   702      IfxScuCcu_Pdivider_7,          /**< \brief  P-divider 7  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   703      IfxScuCcu_Pdivider_8,          /**< \brief  P-divider 8  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   704      IfxScuCcu_Pdivider_9,          /**< \brief  P-divider 9  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   705      IfxScuCcu_Pdivider_10,         /**< \brief  P-divider 10  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   706      IfxScuCcu_Pdivider_11,         /**< \brief  P-divider 11  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   707      IfxScuCcu_Pdivider_12,         /**< \brief  P-divider 12  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   708      IfxScuCcu_Pdivider_13,         /**< \brief  P-divider 13  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   709      IfxScuCcu_Pdivider_14,         /**< \brief  P-divider 14  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   710      IfxScuCcu_Pdivider_15,         /**< \brief  P-divider 15  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   711      IfxScuCcu_Pdivider_16          /**< \brief  P-divider 16  */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   712  } IfxScuCcu_Pdivider;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   713  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   714  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   715  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   716  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   717  /*-----------------------------Data Structures--------------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   718  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   719  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   720  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   721   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   722  /** \brief Configuration structure type for CCUCON registers.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   723   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   724  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   725  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   726      uint32 value;       /**< \brief CCUCON Register value to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   727      uint32 mask;        /**< \brief CCUCON Mask to select the bit fields to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   728  } IfxScuCcu_CcuconRegConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   729  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   730  /** \brief Configuration structure type for the Pll initial step.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   731   * This structure must be used to configure the P, N and K2 dividers for initial step.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   732   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   733  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   734  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   735      uint8   pDivider;        /**< \brief P divider value for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   736      uint8   nDivider;        /**< \brief N divider value for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   737      uint8   k2Initial;       /**< \brief K2 divider value for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   738      float32 waitTime;        /**< \brief Wait time for for basic (initial) step */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   739  } IfxScuCcu_InitialStepConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   740  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   741  /** \brief Configuration structure type for the Pll Steps for current jump control.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   742   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   743  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   744  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   745      uint8                          k2Step;             /**< \brief K2 divider value for this step. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   746      float32                        waitTime;           /**< \brief Wait time for for this step. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   747      IfxScuCcu_PllStepsFunctionHook hookFunction;       /**< \brief Hook function called at the end of this step. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   748  } IfxScuCcu_PllStepsConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   749  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   750  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   751  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   752  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   753   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   754  /** \brief Configuration structure type for all the CCUCON registers to configure clock distribution.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   755   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   756  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   757  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   758      IfxScuCcu_CcuconRegConfig ccucon0;       /**< \brief CCUCON0 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   759      IfxScuCcu_CcuconRegConfig ccucon1;       /**< \brief CCUCON1 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   760      IfxScuCcu_CcuconRegConfig ccucon2;       /**< \brief CCUCON2 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   761      IfxScuCcu_CcuconRegConfig ccucon5;       /**< \brief CCUCON5 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   762      IfxScuCcu_CcuconRegConfig ccucon6;       /**< \brief CCUCON6 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   763      IfxScuCcu_CcuconRegConfig ccucon7;       /**< \brief CCUCON7 Register configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   764  } IfxScuCcu_ClockDistributionConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   765  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   766  /** \brief Configuration structure type for the Flash waitstate configuration.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   767   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   768  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   769  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   770      uint32 value;       /**< \brief FLASH.FCON Register value to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   771      uint32 mask;        /**< \brief FLASH.FCON Mask to select the bit fields to be updated. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   772  } IfxScuCcu_FlashWaitstateConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   773  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   774  /** \brief Configuration structure type for the System Pll step.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   775   * This structure must be used to configure the P, N and K1 dividers .
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   776   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   777  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   778  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   779      uint8                       numOfPllDividerSteps;       /**< \brief Number of PLL divider steps during clock throttling. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   780      IfxScuCcu_PllStepsConfig   *pllDividerStep;             /**< \brief Pointer to the array of Pll divider step configuration. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   781      IfxScuCcu_InitialStepConfig pllInitialStep;             /**< \brief Configuration of first step which is same as internal osc frequency. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   782  } IfxScuCcu_SysPllConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   783  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   784  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   785  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   786  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   787   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   788  /** \brief Configuration structure SCU module
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   789   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   790  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   791  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   792      IfxScuCcu_SysPllConfig            sysPll;                         /**< \brief System PLL configuration */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   793      IfxScuCcu_ClockDistributionConfig clockDistribution;              /**< \brief Configuration of of bus clocks and other module clock distribution. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   794      IfxScuCcu_FlashWaitstateConfig    flashFconWaitStateConfig;       /**< \brief Configuration of flash waitstate */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   795      uint32                            xtalFrequency;                  /**< \brief Xtal Frequency */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   796  } IfxScuCcu_Config;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   797  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   798  /** \brief Configuration structure for E-ray PLL
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   799   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   800  typedef struct
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   801  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   802      IfxScuCcu_InitialStepConfig pllInitialStep;       /**< \brief Configuration of first step which is same as internal osc frequency. */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   803  } IfxScuCcu_ErayPllConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   804  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   805  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   806  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   807  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Operative
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   808   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   809  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   810  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   811  /*-------------------------Inline Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   812  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   813  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   814  /** \brief API to get EVR Oscillator frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   815   * This API returns the constant which is specific to the ScuCcu of the controller.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   816   * \return EVR Oscillator frequency (fBACK or fEVR) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   817   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   818  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   819  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   820  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   821   * This API returns the  PLL2ERAY frequency based on the K3 divider value in PLLERAYCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   822   * \return PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   823   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   824  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   825  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   826  /** \brief API to get actual PLL2 (K3 Divider for ADC clock) frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   827   * This API returns the  PLL2 frequency based on the K3 divider value in PLLCON and the VCO frequency. This frequency is one of the configurable inputs to ADC clock.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   828   * \return PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   829   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   830  IFX_INLINE float32 IfxScuCcu_getPll2Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   831  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   832  /** \brief Returns the clock source selection
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   833   * \return Clock source selection
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   834   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   835  IFX_INLINE IfxScu_CCUCON0_CLKSEL IfxScuCcu_getSourceSelection(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   836  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   837  /** \brief API to get STM divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   838   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   839   * \return STM frequency (fSTM) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   840   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   841  IFX_INLINE float32 IfxScuCcu_getStmFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   842  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   843  /** \brief API to get CAN divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   844   * This API returns the fCAN frequency based on the divider value in CCUCON register and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   845   * \return STM frequency (fSTM) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   846   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   847  IFX_INLINE float32 IfxScuCcu_getCanFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   848  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   849  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   850  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   851  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   852  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   853  /** \brief API to get BAUD1 divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   854   * This API returns the based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   855   * \return Baud1 frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   856   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   857  IFX_EXTERN float32 IfxScuCcu_getBaud1Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   858  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   859  /** \brief API to get BAUD2 divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   860   * This API returns the Baud2 frequency based on the divider value in CCUCON register and the fMAX.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   861   * \return Baud2 frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   862   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   863  IFX_EXTERN float32 IfxScuCcu_getBaud2Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   864  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   865  /** \brief API to get BBB divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   866   * This API returns the BBBDivider frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   867   * \return BBB frequency (fBBB) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   868   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   869  IFX_EXTERN float32 IfxScuCcu_getBbbFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   870  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   871  /** \brief This API returns the Cpu frequency based on the divider value in CCUCON register and fSource frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   872   * \param cpu CPU number for which effective fCPU is sought
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   873   * \return Cpu[x] frequency in Hz, where x is cpu number passed as parameter
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   874   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   875  IFX_EXTERN float32 IfxScuCcu_getCpuFrequency(const IfxCpu_ResourceCpu cpu);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   876  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   877  /** \brief API to get FSI2 divider frequency in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   878   * This API returns the fFSI2 frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   879   * \return FSI2 frequency (fFSI2) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   880   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   881  IFX_EXTERN float32 IfxScuCcu_getFsi2Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   882  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   883  /** \brief API to get FSI divider frequency in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   884   * This API returns the fFSI based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   885   * \return FSI frequency (fFSI) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   886   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   887  IFX_EXTERN float32 IfxScuCcu_getFsiFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   888  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   889  /** \brief API to get FMAX divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   890   * This API returns the fMax frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   891   * \return Max frequency (fMAX) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   892   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   893  IFX_EXTERN float32 IfxScuCcu_getMaxFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   894  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   895  /** \brief get source frequency fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   896   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   897   * \return Module frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   898   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   899  IFX_EXTERN float32 IfxScuCcu_getModuleFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   900  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   901  /** \brief API to get Oscillator 0 frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   902   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   903   * \return Osc0 frequency (fOSC0) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   904   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   905  IFX_EXTERN float32 IfxScuCcu_getOsc0Frequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   906  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   907  /** \brief API to get Oscillator 0 frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   908   * This API returns the fOsc0 frequency based on the divider value in CCUCON register and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   909   * \return Osc frequency (fOSC) in Hz.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   910   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   911  IFX_EXTERN float32 IfxScuCcu_getOscFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   912  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   913  /** \brief API to get actual PLL (Eray) frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   914   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   915   * \return frequency of Pll Eray (fPLLERAY) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   916   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   917  IFX_EXTERN float32 IfxScuCcu_getPllErayFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   918  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   919  /** \brief API to get actual ERAY PLL Voltage Controlled Oscillator frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   920   * This API returns the based on the divider values in PLLERAYCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   921   * \return Pll (Eray) VCO frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   922   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   923  IFX_EXTERN float32 IfxScuCcu_getPllErayVcoFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   924  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   925  /** \brief API to get actual PLL output frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   926   * This API returns the based on the divider values in CCUCON, PLLCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   927   * \return Pll (fPLL) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   928   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   929  IFX_EXTERN float32 IfxScuCcu_getPllFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   930  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   931  /** \brief API to get actual PLL Voltage Controlled Oscillator frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   932   * This API returns the based on the divider values in PLLCON registers and the input oscillator.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   933   * \return Pll VCO frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   934   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   935  IFX_EXTERN float32 IfxScuCcu_getPllVcoFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   936  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   937  /** \brief get source frequency fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   938   * This API returns the source frequency based on the configurations with CCUCON register configuration.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   939   * \return Effective fSOURCE in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   940   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   941  IFX_EXTERN float32 IfxScuCcu_getSourceFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   942  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   943  /** \brief API to get SPB divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   944   * This API returns the based on fSOURCE and also on Low power divider mode and/or SPBDIV divider value in CCUCON registers.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   945   * \return SPB frequency (fSPB) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   946   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   947  IFX_EXTERN float32 IfxScuCcu_getSpbFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   948  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   949  /** \brief API to get SRI divider frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   950   * This API returns the Sri frequency based on the divider values in CCUCON registers and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   951   * \return Sri frequency (fSRI) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   952   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   953  IFX_EXTERN float32 IfxScuCcu_getSriFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   954  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   955  /** \brief API to set CPU frequency (with CPU divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   956   * This API configure CPU divider values in CCUCON registers. The actual frequency is always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   957   * \param cpu CPU number for which fCPU to be configured
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   958   * \param cpuFreq Desired CPU frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   959   * \return Actual CPU[x] frequency in Hz, where x is the cpu number passed as parameter
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   960   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   961  IFX_EXTERN float32 IfxScuCcu_setCpuFrequency(IfxCpu_ResourceCpu cpu, float32 cpuFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   962  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   963  /** \brief API to configure PLL2ERAY (K3 Divider for ADC clock) for desired frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   964   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   965   * \param pll2ErayFreq PLL2ERAY (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   966   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   967   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   968  IFX_EXTERN float32 IfxScuCcu_setPll2ErayFrequency(float32 pll2ErayFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   969  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   970  /** \brief API to configure PLL2 (K3 Divider for ADC clock) for desired frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   971   * This API configure K3 divider value in CCUCON. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   972   * \param pll2Freq PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   973   * \return Actual PLL2 (K3 Divider for ADC clock) frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   974   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   975  IFX_EXTERN float32 IfxScuCcu_setPll2Frequency(float32 pll2Freq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   976  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   977  /** \brief API to set SPB frequency (with SPB divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   978   * This API configure SPB divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   979   * \param spbFreq Desired SPB frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   980   * \return Actual SPB frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   981   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   982  IFX_EXTERN float32 IfxScuCcu_setSpbFrequency(float32 spbFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   983  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   984  /** \brief API to set SRI frequency (with SRI divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   985   * This API configure Sri divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   986   * \param sriFreq Sri frequency (fSRI) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   987   * \return Actual Sri frequency (fSRI) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   988   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   989  IFX_EXTERN float32 IfxScuCcu_setSriFrequency(float32 sriFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   990  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   991  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   992  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   993  /** \addtogroup IfxLld_Scu_Std_Ccu_Ccu_Configuration
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   994   * \{ */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   995  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   996  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   997  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   998  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	   999  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1000  /** \brief The api calculates the system PLL divider values P, N, K based on given xtal frequency and PLL frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1001   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1002   * \param fPll Desired PLL frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1003   * \return 0- Success, 1 - Failure
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1004   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1005  IFX_EXTERN boolean IfxScuCcu_calculateSysPllDividers(IfxScuCcu_Config *cfg, uint32 fPll);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1006  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1007  /** \brief API to initialize the SCU Clock Control Unit.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1008   * This API initialize the PLL with ramp steps, BUS dividers for the configuration provided by the configuration structure.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1009   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1010   * \return Error status of the ScuCcu initialization process.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1011   * \retval TRUE: If an error occurred during initialization.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1012   * \retval FALSE: If initialization was successful.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1013   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1014  IFX_EXTERN boolean IfxScuCcu_init(const IfxScuCcu_Config *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1015  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1016  /** \brief Initializes the clock configuration with default values
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1017   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1018   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1019   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1020  IFX_EXTERN void IfxScuCcu_initConfig(IfxScuCcu_Config *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1021  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1022  /** \brief API to initialize the SCU Eray Pll
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1023   * This API initialize the Eray PLL for the configuration provided by the configuration structure.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1024   * \param cfg Pointer to the configuration structure of the Eray Pll
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1025   * \return Error status of the ScuCcu Eray Pll initialization process.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1026   * \retval TRUE: If an error occurred during initialization.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1027   * \retval FALSE: If initialization was successful.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1028   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1029  IFX_EXTERN boolean IfxScuCcu_initErayPll(const IfxScuCcu_ErayPllConfig *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1030  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1031  /** \brief Initializes the clock configuration with default values
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1032   * \param cfg Pointer to the configuration structure of the ScuCcuEray Pll
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1033   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1034   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1035  IFX_EXTERN void IfxScuCcu_initErayPllConfig(IfxScuCcu_ErayPllConfig *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1036  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1037  /** \brief API to switch to Backup clock from the current PLL frequency.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1038   * \param cfg Pointer to the configuration structure of the ScuCcu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1039   * \return None
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1040   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1041  IFX_EXTERN void IfxScuCcu_switchToBackupClock(const IfxScuCcu_Config *cfg);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1042  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1043  /** \} */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1044  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1045  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1046  /*-------------------------Inline Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1047  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1048  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1049  /** \brief API to get GTMdivider frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1050   * This API returns the based on the divider value in CCUCON register and fSOURCE.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1051   * return GTM frequency (fGTM) in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1052   * \return Gtm Frequency
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1053   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1054  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1055  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1056  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1057  /*-------------------------Global Function Prototypes-------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1058  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1059  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1060  /** \brief API to set GTM frequency (with GTM divider)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1061   * This API configure GTM divider values in CCUCON registers. The actual frequency always depends on the feasibility with the divider value
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1062   * \param gtmFreq Desired GTM frequency in Hz
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1063   * \return Actual GTM frequency in HZ
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1064   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1065  IFX_EXTERN float32 IfxScuCcu_setGtmFrequency(float32 gtmFreq);
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1066  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1067  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1068  /*-------------------Global Exported Variables/Constants----------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1069  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1070  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1071  /** \brief Configuration structure for SCU CCU driver.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1072   * The values of this structure are defined as # defined macros in the implementation of Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1073   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1074  IFX_EXTERN IFX_CONST IfxScuCcu_Config IfxScuCcu_defaultClockConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1075  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1076  /** \brief Configuration structure for SCU CCU driver.
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1077   * The values of this structure are defined as # defined macros in the implementation of Scu
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1078   */
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1079  IFX_EXTERN IFX_CONST IfxScuCcu_ErayPllConfig IfxScuCcu_defaultErayPllConfig;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1080  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1081  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1082  /*---------------------Inline Function Implementations------------------------*/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1083  /******************************************************************************/
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1084  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1085  IFX_INLINE float32 IfxScuCcu_getEvrFrequency(void)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1086  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1087      return IFXSCU_EVR_OSC_FREQUENCY;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1088  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1089  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1090  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1091  IFX_INLINE float32 IfxScuCcu_getGtmFrequency(void)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1092  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1093      return IfxScuCcu_getSourceFrequency() / SCU_CCUCON1.B.GTMDIV;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1094  }
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1095  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1096  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1097  IFX_INLINE float32 IfxScuCcu_getPll2ErayFrequency(void)
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1098  {
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1099      float32 pll2ErayFrequency;
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1100  
; G:\Car-Competition\LQ_TC26xB_LIBtasking20200616\LQ_TC26xB_LIBtasking\src\BaseSw\iLLD\TC26B\Tricore\Scu\Std\IfxScuCcu.h	  1101      pll2ErayFrequency = IfxScuCcu_getPllErayVcoFrequency() / (SCU_PLLERAYCON1.B.K3DIV + 1);
	and	d15,#15
.L680:
	add	d15,#1
	itof	d15,d15
.L681:
	div.f	d15,d2,d15
.L481:
	div.f	d15,d10,d15
	fret
.L184:
	; End of function
	.calls	'IfxMtu_clearSram','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxMtu_clearSram','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxMtu_clearSram','IfxMtu_clearSramStart'
	.calls	'IfxMtu_clearSram','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxMtu_clearSram','IfxMtu_waitForMbistDone'
	.calls	'IfxMtu_clearSram','IfxMtu_clearSramContinue'
	.calls	'IfxMtu_clearSramContinue','IfxMtu_readSramAddress'
	.calls	'IfxMtu_readSramAddress','IfxMtu_waitForMbistDone'
	.calls	'IfxMtu_runNonDestructiveInversionTest','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxMtu_runNonDestructiveInversionTest','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxMtu_runNonDestructiveInversionTest','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxMtu_runNonDestructiveInversionTest','IfxMtu_waitForMbistDone'
	.calls	'IfxMtu_writeSramAddress','IfxScuWdt_getSafetyWatchdogPassword'
	.calls	'IfxMtu_writeSramAddress','IfxScuWdt_clearSafetyEndinit'
	.calls	'IfxMtu_writeSramAddress','IfxScuWdt_setSafetyEndinit'
	.calls	'IfxMtu_writeSramAddress','IfxMtu_waitForMbistDone'
	.calls	'IfxMtu_waitForMbistDone','IfxScuCcu_getSriFrequency'
	.calls	'IfxMtu_waitForMbistDone','IfxScuCcu_getPllErayVcoFrequency'
	.calls	'IfxMtu_clearErrorTracking','.cocofun_3'
	.calls	'.cocofun_3','.cocofun_6'
	.calls	'.cocofun_6','.cocofun_8'
	.calls	'IfxMtu_clearSram','.cocofun_5'
	.calls	'IfxMtu_clearSramContinue','.cocofun_4'
	.calls	'IfxMtu_clearSramContinue','.cocofun_2'
	.calls	'.cocofun_4','.cocofun_7'
	.calls	'IfxMtu_clearSramStart','.cocofun_8'
	.calls	'IfxMtu_clearSramStart','.cocofun_7'
	.calls	'IfxMtu_clearSramStart','.cocofun_2'
	.calls	'IfxMtu_enableErrorTracking','.cocofun_6'
	.calls	'IfxMtu_getTrackedSramAddresses','.cocofun_3'
	.calls	'IfxMtu_runNonDestructiveInversionTest','.cocofun_8'
	.calls	'IfxMtu_runNonDestructiveInversionTest','.cocofun_4'
	.calls	'IfxMtu_writeSramAddress','.cocofun_8'
	.calls	'IfxMtu_writeSramAddress','.cocofun_5'
	.calls	'IfxMtu_waitForMbistDone','.cocofun_1'
	.calls	'IfxMtu_clearErrorTracking','',0
	.calls	'.cocofun_3','',0
	.calls	'.cocofun_6','',0
	.calls	'.cocofun_8','',0
	.calls	'IfxMtu_clearSram','',0
	.calls	'.cocofun_5','',0
	.calls	'IfxMtu_clearSramContinue','',0
	.calls	'.cocofun_4','',0
	.calls	'.cocofun_7','',0
	.calls	'.cocofun_2','',0
	.calls	'IfxMtu_clearSramStart','',0
	.calls	'IfxMtu_enableErrorTracking','',0
	.calls	'IfxMtu_getSystemAddress','',0
	.calls	'IfxMtu_getTrackedSramAddresses','',0
	.calls	'IfxMtu_readSramAddress','',0
	.calls	'IfxMtu_runNonDestructiveInversionTest','',24
	.calls	'IfxMtu_writeSramAddress','',0
	.calls	'IfxMtu_waitForMbistDone','',8
	.extern	IfxScuWdt_clearSafetyEndinit
	.extern	IfxScuWdt_setSafetyEndinit
	.extern	IfxScuWdt_getSafetyWatchdogPassword
	.extern	IfxScuCcu_getPllErayVcoFrequency
	.extern	IfxScuCcu_getSriFrequency
	.extern	IfxMtu_sramTable
	.calls	'.cocofun_1','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L122:
	.word	85836
	.half	3
	.word	.L123
	.byte	4
.L121:
	.byte	1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L124
	.byte	2,1,1,3
	.word	187
	.byte	4
	.byte	'Ifx__jump_and_link',0,3,1,61,17,1,1,5
	.byte	'fun',0,1,61,43
	.word	190
	.byte	6,0,7
	.byte	'__fract',0,4,128,1
.L382:
	.byte	7
	.byte	'float',0,4,4,8
	.byte	'Ifx__float_to_fract',0,3,1,152,2,18
	.word	235
	.byte	1,1,5
	.byte	'a',0,1,152,2,44
	.word	247
	.byte	6,0,4
	.byte	'Ifx__stopPerfCounters',0,3,1,172,2,17,1,1,6,0,7
	.byte	'unsigned long long int',0,8,7,9
	.byte	'void',0,3
	.word	359
	.byte	8
	.byte	'__ld64',0,3,2,135,1,19
	.word	333
	.byte	1,1,5
	.byte	'addr',0,2,135,1,32
	.word	365
	.byte	6,0,4
	.byte	'__st64',0,3,2,143,1,17,1,1,5
	.byte	'addr',0,2,143,1,30
	.word	365
	.byte	5
	.byte	'value',0,2,143,1,43
	.word	333
	.byte	6,0,7
	.byte	'unsigned int',0,4,7
.L368:
	.byte	7
	.byte	'int',0,4,5,7
	.byte	'unsigned int',0,4,7,10
	.byte	'_Ifx_SCU_WDTCPU_CON0_Bits',0,4,241,8,16,4,11
	.byte	'ENDINIT',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	474
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	474
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	474
	.byte	16,0,2,35,0,0,12,4,247,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	490
	.byte	4,2,35,0,0
.L224:
	.byte	7
	.byte	'unsigned char',0,1,8
.L226:
	.byte	7
	.byte	'unsigned short int',0,2,7,10
	.byte	'_Ifx_SCU_WDTCPU_CON1_Bits',0,4,250,8,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	2,6,2,35,0,11
	.byte	'IR0',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	626
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,12,4,255,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	665
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU_SR_Bits',0,4,137,9,16,4,11
	.byte	'AE',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	626
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	643
	.byte	16,0,2,35,2,0,12,4,135,15,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	909
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_SCU_WDTCPU',0,4,175,15,25,12,13
	.byte	'CON0',0
	.word	586
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	869
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	1100
	.byte	4,2,35,8,0,14
	.word	1140
	.byte	3
	.word	1203
	.byte	4
	.byte	'IfxScuWdt_clearCpuEndinitInline',0,3,3,181,3,17,1,1,5
	.byte	'watchdog',0,3,181,3,65
	.word	1208
	.byte	5
	.byte	'password',0,3,181,3,82
	.word	643
	.byte	6,0,4
	.byte	'IfxScuWdt_setCpuEndinitInline',0,3,3,140,4,17,1,1,5
	.byte	'watchdog',0,3,140,4,63
	.word	1208
	.byte	5
	.byte	'password',0,3,140,4,80
	.word	643
	.byte	6,0,8
	.byte	'IfxScuWdt_getCpuWatchdogPasswordInline',0,3,3,227,3,19
	.word	643
	.byte	1,1,5
	.byte	'watchdog',0,3,227,3,74
	.word	1208
	.byte	6,0
.L228:
	.byte	8
	.byte	'IfxScuWdt_getSafetyWatchdogEndInit',0,3,3,247,3,20
	.word	626
	.byte	1,1
.L231:
	.byte	6,0,10
	.byte	'_Ifx_P_OUT_Bits',0,6,143,3,16,4,11
	.byte	'P0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,12,6,181,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1487
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMR_Bits',0,6,169,2,16,4,11
	.byte	'PS0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'PCL0',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	626
	.byte	1,0,2,35,3,0,12,6,133,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	1803
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ID_Bits',0,6,110,16,4,11
	.byte	'MODREV',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	643
	.byte	16,0,2,35,2,0,12,6,148,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2374
	.byte	4,2,35,0,0,15,4
	.word	626
	.byte	16,3,0,10
	.byte	'_Ifx_P_IOCR0_Bits',0,6,140,1,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	3,5,2,35,0,11
	.byte	'PC0',0,1
	.word	626
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	626
	.byte	3,5,2,35,1,11
	.byte	'PC1',0,1
	.word	626
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	626
	.byte	3,5,2,35,2,11
	.byte	'PC2',0,1
	.word	626
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	3,5,2,35,3,11
	.byte	'PC3',0,1
	.word	626
	.byte	5,0,2,35,3,0,12,6,164,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2502
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR4_Bits',0,6,166,1,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	3,5,2,35,0,11
	.byte	'PC4',0,1
	.word	626
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	626
	.byte	3,5,2,35,1,11
	.byte	'PC5',0,1
	.word	626
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	626
	.byte	3,5,2,35,2,11
	.byte	'PC6',0,1
	.word	626
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	3,5,2,35,3,11
	.byte	'PC7',0,1
	.word	626
	.byte	5,0,2,35,3,0,12,6,180,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2717
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR8_Bits',0,6,179,1,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	3,5,2,35,0,11
	.byte	'PC8',0,1
	.word	626
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	626
	.byte	3,5,2,35,1,11
	.byte	'PC9',0,1
	.word	626
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	626
	.byte	3,5,2,35,2,11
	.byte	'PC10',0,1
	.word	626
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	3,5,2,35,3,11
	.byte	'PC11',0,1
	.word	626
	.byte	5,0,2,35,3,0,12,6,188,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	2932
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IOCR12_Bits',0,6,153,1,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	3,5,2,35,0,11
	.byte	'PC12',0,1
	.word	626
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	626
	.byte	3,5,2,35,1,11
	.byte	'PC13',0,1
	.word	626
	.byte	5,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	626
	.byte	3,5,2,35,2,11
	.byte	'PC14',0,1
	.word	626
	.byte	5,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	3,5,2,35,3,11
	.byte	'PC15',0,1
	.word	626
	.byte	5,0,2,35,3,0,12,6,172,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3149
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_IN_Bits',0,6,118,16,4,11
	.byte	'P0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'P2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'P3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'P4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'P5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'P6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'P7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'P8',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'P9',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'P10',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'P11',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'P12',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'P13',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'P14',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'P15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,12,6,156,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3369
	.byte	4,2,35,0,0,15,24
	.word	626
	.byte	16,23,0,10
	.byte	'_Ifx_P_PDR0_Bits',0,6,205,3,16,4,11
	.byte	'PD0',0,1
	.word	626
	.byte	3,5,2,35,0,11
	.byte	'PL0',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'PD1',0,1
	.word	626
	.byte	3,1,2,35,0,11
	.byte	'PL1',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'PD2',0,1
	.word	626
	.byte	3,5,2,35,1,11
	.byte	'PL2',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'PD3',0,1
	.word	626
	.byte	3,1,2,35,1,11
	.byte	'PL3',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'PD4',0,1
	.word	626
	.byte	3,5,2,35,2,11
	.byte	'PL4',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'PD5',0,1
	.word	626
	.byte	3,1,2,35,2,11
	.byte	'PL5',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'PD6',0,1
	.word	626
	.byte	3,5,2,35,3,11
	.byte	'PL6',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'PD7',0,1
	.word	626
	.byte	3,1,2,35,3,11
	.byte	'PL7',0,1
	.word	626
	.byte	1,0,2,35,3,0,12,6,205,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3692
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PDR1_Bits',0,6,226,3,16,4,11
	.byte	'PD8',0,1
	.word	626
	.byte	3,5,2,35,0,11
	.byte	'PL8',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'PD9',0,1
	.word	626
	.byte	3,1,2,35,0,11
	.byte	'PL9',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'PD10',0,1
	.word	626
	.byte	3,5,2,35,1,11
	.byte	'PL10',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'PD11',0,1
	.word	626
	.byte	3,1,2,35,1,11
	.byte	'PL11',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'PD12',0,1
	.word	626
	.byte	3,5,2,35,2,11
	.byte	'PL12',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'PD13',0,1
	.word	626
	.byte	3,1,2,35,2,11
	.byte	'PL13',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'PD14',0,1
	.word	626
	.byte	3,5,2,35,3,11
	.byte	'PL14',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'PD15',0,1
	.word	626
	.byte	3,1,2,35,3,11
	.byte	'PL15',0,1
	.word	626
	.byte	1,0,2,35,3,0,12,6,213,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	3996
	.byte	4,2,35,0,0,15,8
	.word	626
	.byte	16,7,0,10
	.byte	'_Ifx_P_ESR_Bits',0,6,88,16,4,11
	.byte	'EN0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,12,6,140,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4321
	.byte	4,2,35,0,0,15,12
	.word	626
	.byte	16,11,0,10
	.byte	'_Ifx_P_PDISC_Bits',0,6,183,3,16,4,11
	.byte	'PDIS0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'PDIS2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'PDIS3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'PDIS4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'PDIS5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'PDIS6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'PDIS7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'PDIS8',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'PDIS9',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'PDIS10',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'PDIS11',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'PDIS12',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'PDIS13',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'PDIS14',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'PDIS15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,12,6,197,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	4661
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_PCSR_Bits',0,6,165,3,16,4,11
	.byte	'SEL0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'SEL1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'SEL2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'SEL3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'SEL4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'SEL5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'SEL6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'SEL7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	626
	.byte	2,6,2,35,1,11
	.byte	'SEL10',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'SEL11',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	451
	.byte	19,1,2,35,0,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,12,6,189,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5027
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR0_Bits',0,6,206,2,16,4,11
	.byte	'PS0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	451
	.byte	28,0,2,35,0,0,12,6,149,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5313
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR4_Bits',0,6,227,2,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	4,4,2,35,0,11
	.byte	'PS4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	451
	.byte	24,0,2,35,0,0,12,6,165,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5460
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR8_Bits',0,6,238,2,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'PS8',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,4
	.word	451
	.byte	20,0,2,35,0,0,12,6,173,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5629
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR12_Bits',0,6,216,2,16,4,11
	.byte	'reserved_0',0,2
	.word	643
	.byte	12,4,2,35,0,11
	.byte	'PS12',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,12,6,157,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5801
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR0_Bits',0,6,232,1,16,4,11
	.byte	'reserved_0',0,2
	.word	643
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	643
	.byte	12,0,2,35,2,0,12,6,229,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	5976
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR4_Bits',0,6,253,1,16,4,11
	.byte	'reserved_0',0,4
	.word	451
	.byte	20,12,2,35,0,11
	.byte	'PCL4',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	8,0,2,35,3,0,12,6,245,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6150
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR8_Bits',0,6,136,2,16,4,11
	.byte	'reserved_0',0,4
	.word	451
	.byte	24,8,2,35,0,11
	.byte	'PCL8',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	626
	.byte	4,0,2,35,3,0,12,6,253,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6324
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR12_Bits',0,6,243,1,16,4,11
	.byte	'reserved_0',0,4
	.word	451
	.byte	28,4,2,35,0,11
	.byte	'PCL12',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	626
	.byte	1,0,2,35,3,0,12,6,237,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6500
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMSR_Bits',0,6,249,2,16,4,11
	.byte	'PS0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'PS2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'PS3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'PS4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'PS5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'PS6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'PS7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'PS8',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'PS9',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'PS10',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'PS11',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'PS12',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'PS13',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'PS14',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'PS15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,12,6,141,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6656
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_OMCR_Bits',0,6,147,2,16,4,11
	.byte	'reserved_0',0,2
	.word	643
	.byte	16,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'PCL2',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'PCL3',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'PCL4',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'PCL5',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'PCL6',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'PCL7',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'PCL8',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'PCL9',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'PCL10',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'PCL11',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'PCL12',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'PCL13',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'PCL14',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'PCL15',0,1
	.word	626
	.byte	1,0,2,35,3,0,12,6,221,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	6989
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR0_Bits',0,6,192,1,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	451
	.byte	30,0,2,35,0,0,12,6,196,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7337
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR1_Bits',0,6,200,1,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	451
	.byte	30,0,2,35,0,0,10
	.byte	'_Ifx_P_LPCR1_P21_Bits',0,6,208,1,16,4,11
	.byte	'RDIS_CTRL',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'RX_DIS',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'TERM',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'LRXTERM',0,1
	.word	626
	.byte	5,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	451
	.byte	24,0,2,35,0,0,12,6,204,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7461
	.byte	4,2,35,0,13
	.byte	'B_P21',0
	.word	7545
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_LPCR2_Bits',0,6,218,1,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'LVDSR',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'LVDSRL',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	626
	.byte	2,4,2,35,1,11
	.byte	'TDIS_CTRL',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'TX_DIS',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'TX_PD',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'TX_PWDPD',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,12,6,213,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7725
	.byte	4,2,35,0,0,15,76
	.word	626
	.byte	16,75,0,10
	.byte	'_Ifx_P_ACCEN1_Bits',0,6,82,16,4,11
	.byte	'reserved_0',0,4
	.word	451
	.byte	32,0,2,35,0,0,12,6,132,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	7978
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P_ACCEN0_Bits',0,6,45,16,4,11
	.byte	'EN0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	626
	.byte	1,0,2,35,3,0,12,6,252,3,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	8065
	.byte	4,2,35,0,0,10
	.byte	'_Ifx_P',0,6,229,5,25,128,2,13
	.byte	'OUT',0
	.word	1763
	.byte	4,2,35,0,13
	.byte	'OMR',0
	.word	2334
	.byte	4,2,35,4,13
	.byte	'ID',0
	.word	2453
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	2493
	.byte	4,2,35,12,13
	.byte	'IOCR0',0
	.word	2677
	.byte	4,2,35,16,13
	.byte	'IOCR4',0
	.word	2892
	.byte	4,2,35,20,13
	.byte	'IOCR8',0
	.word	3109
	.byte	4,2,35,24,13
	.byte	'IOCR12',0
	.word	3329
	.byte	4,2,35,28,13
	.byte	'reserved_20',0
	.word	2493
	.byte	4,2,35,32,13
	.byte	'IN',0
	.word	3643
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	3683
	.byte	24,2,35,40,13
	.byte	'PDR0',0
	.word	3956
	.byte	4,2,35,64,13
	.byte	'PDR1',0
	.word	4272
	.byte	4,2,35,68,13
	.byte	'reserved_48',0
	.word	4312
	.byte	8,2,35,72,13
	.byte	'ESR',0
	.word	4612
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	4652
	.byte	12,2,35,84,13
	.byte	'PDISC',0
	.word	4987
	.byte	4,2,35,96,13
	.byte	'PCSR',0
	.word	5273
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	4312
	.byte	8,2,35,104,13
	.byte	'OMSR0',0
	.word	5420
	.byte	4,2,35,112,13
	.byte	'OMSR4',0
	.word	5589
	.byte	4,2,35,116,13
	.byte	'OMSR8',0
	.word	5761
	.byte	4,2,35,120,13
	.byte	'OMSR12',0
	.word	5936
	.byte	4,2,35,124,13
	.byte	'OMCR0',0
	.word	6110
	.byte	4,3,35,128,1,13
	.byte	'OMCR4',0
	.word	6284
	.byte	4,3,35,132,1,13
	.byte	'OMCR8',0
	.word	6460
	.byte	4,3,35,136,1,13
	.byte	'OMCR12',0
	.word	6616
	.byte	4,3,35,140,1,13
	.byte	'OMSR',0
	.word	6949
	.byte	4,3,35,144,1,13
	.byte	'OMCR',0
	.word	7297
	.byte	4,3,35,148,1,13
	.byte	'reserved_98',0
	.word	4312
	.byte	8,3,35,152,1,13
	.byte	'LPCR0',0
	.word	7421
	.byte	4,3,35,160,1,13
	.byte	'LPCR1',0
	.word	7670
	.byte	4,3,35,164,1,13
	.byte	'LPCR2',0
	.word	7929
	.byte	4,3,35,168,1,13
	.byte	'reserved_A4',0
	.word	7969
	.byte	76,3,35,172,1,13
	.byte	'ACCEN1',0
	.word	8025
	.byte	4,3,35,248,1,13
	.byte	'ACCEN0',0
	.word	8592
	.byte	4,3,35,252,1,0,14
	.word	8632
	.byte	3
	.word	9235
	.byte	17,5,172,1,9,4,18
	.byte	'IfxPort_State_notChanged',0,0,18
	.byte	'IfxPort_State_high',0,1,18
	.byte	'IfxPort_State_low',0,128,128,4,18
	.byte	'IfxPort_State_toggled',0,129,128,4,0,4
	.byte	'IfxPort_setPinState',0,3,5,208,4,17,1,1,5
	.byte	'port',0,5,208,4,44
	.word	9240
	.byte	5
	.byte	'pinIndex',0,5,208,4,56
	.word	626
	.byte	5
	.byte	'action',0,5,208,4,80
	.word	9245
	.byte	6,0
.L377:
	.byte	8
	.byte	'IfxScuCcu_getPll2ErayFrequency',0,3,7,201,8,20
	.word	247
	.byte	1,1
.L380:
	.byte	6,0,17,9,156,1,9,1,18
	.byte	'IfxCpu_ResourceCpu_0',0,0,18
	.byte	'IfxCpu_ResourceCpu_1',0,1,18
	.byte	'IfxCpu_ResourceCpu_none',0,2,0,8
	.byte	'IfxCpu_getCoreIndex',0,3,8,141,6,31
	.word	9471
	.byte	1,1,6,0,8
	.byte	'IfxCpu_areInterruptsEnabled',0,3,8,139,5,20
	.word	626
	.byte	1,1,6,0
.L272:
	.byte	7
	.byte	'unsigned long int',0,4,7,8
	.byte	'IfxCpu_getPerformanceCounter',0,3,8,161,6,19
	.word	9626
	.byte	1,1,5
	.byte	'address',0,8,161,6,55
	.word	643
	.byte	6,0,8
	.byte	'IfxCpu_getPerformanceCounterStickyOverflow',0,3,8,190,6,20
	.word	626
	.byte	1,1,5
	.byte	'address',0,8,190,6,70
	.word	643
	.byte	6,0,4
	.byte	'IfxCpu_updatePerformanceCounter',0,3,8,172,8,17,1,1,5
	.byte	'address',0,8,172,8,56
	.word	9626
	.byte	5
	.byte	'count',0,8,172,8,72
	.word	9626
	.byte	19,6,0,0
.L221:
	.byte	17,11,86,9,1,18
	.byte	'IfxMtu_MbistSel_none',0,127,18
	.byte	'IfxMtu_MbistSel_cpu1Dspr',0,6,18
	.byte	'IfxMtu_MbistSel_cpu1Dtag',0,8,18
	.byte	'IfxMtu_MbistSel_cpu1Pspr',0,9,18
	.byte	'IfxMtu_MbistSel_cpu1Ptag',0,11,18
	.byte	'IfxMtu_MbistSel_cpu0Dspr',0,14,18
	.byte	'IfxMtu_MbistSel_cpu0Pspr',0,16,18
	.byte	'IfxMtu_MbistSel_cpu0Ptag',0,17,18
	.byte	'IfxMtu_MbistSel_ethermac',0,22,18
	.byte	'IfxMtu_MbistSel_mod4',0,26,18
	.byte	'IfxMtu_MbistSel_gtmFifo',0,28,18
	.byte	'IfxMtu_MbistSel_gtmMcs0',0,29,18
	.byte	'IfxMtu_MbistSel_gtmMcs1',0,30,18
	.byte	'IfxMtu_MbistSel_gtmDpll1a',0,31,18
	.byte	'IfxMtu_MbistSel_gtmDpll1b',0,32,18
	.byte	'IfxMtu_MbistSel_gtmDpll2',0,33,18
	.byte	'IfxMtu_MbistSel_psi5',0,34,18
	.byte	'IfxMtu_MbistSel_mcan',0,36,18
	.byte	'IfxMtu_MbistSel_erayObf',0,38,18
	.byte	'IfxMtu_MbistSel_erayIbfTbf',0,39,18
	.byte	'IfxMtu_MbistSel_erayMbf',0,40,18
	.byte	'IfxMtu_MbistSel_stdbyRam1',0,44,18
	.byte	'IfxMtu_MbistSel_mcds',0,45,18
	.byte	'IfxMtu_MbistSel_emem0',0,46,18
	.byte	'IfxMtu_MbistSel_emem1',0,47,18
	.byte	'IfxMtu_MbistSel_emem2',0,48,18
	.byte	'IfxMtu_MbistSel_emem3',0,49,18
	.byte	'IfxMtu_MbistSel_emem4',0,50,18
	.byte	'IfxMtu_MbistSel_emem5',0,51,18
	.byte	'IfxMtu_MbistSel_emem6',0,52,18
	.byte	'IfxMtu_MbistSel_emem7',0,53,18
	.byte	'IfxMtu_MbistSel_cifJpeg1_4',0,206,0,18
	.byte	'IfxMtu_MbistSel_cifJpeg3',0,208,0,18
	.byte	'IfxMtu_MbistSel_cifCif',0,209,0,18
	.byte	'IfxMtu_MbistSel_stdbyRam2',0,210,0,18
	.byte	'IfxMtu_MbistSel_dma',0,211,0,18
	.byte	'IfxMtu_MbistSel_ememXtm0',0,212,0,18
	.byte	'IfxMtu_MbistSel_ememXtm1',0,213,0,18
	.byte	'IfxMtu_MbistSel_fft0',0,214,0,18
	.byte	'IfxMtu_MbistSel_fft1',0,215,0,0
.L244:
	.byte	4
	.byte	'IfxMtu_disableMbistShell',0,3,10,235,3,17,1,1
.L247:
	.byte	5
	.byte	'mbistSel',0,10,235,3,58
	.word	9857
.L249:
	.byte	6,0
.L256:
	.byte	4
	.byte	'IfxMtu_enableMbistShell',0,3,10,243,3,17,1,1
.L259:
	.byte	5
	.byte	'mbistSel',0,10,243,3,57
	.word	9857
.L261:
	.byte	6,0
.L309:
	.byte	8
	.byte	'IfxMtu_isAutoInitRunning',0,3,10,144,4,20
	.word	626
	.byte	1,1
.L311:
	.byte	5
	.byte	'mbistSel',0,10,144,4,61
	.word	9857
.L313:
	.byte	6,0
.L232:
	.byte	8
	.byte	'IfxMtu_isMbistDone',0,3,10,166,4,20
	.word	626
	.byte	1,1
.L234:
	.byte	5
	.byte	'mbistSel',0,10,166,4,55
	.word	9857
.L236:
	.byte	6,0
.L321:
	.byte	8
	.byte	'IfxMtu_checkErrorFlags',0,3,10,182,4,20
	.word	626
	.byte	1,1
.L324:
	.byte	5
	.byte	'mbistSel',0,10,182,4,59
	.word	9857
.L326:
	.byte	6,0,20
	.word	467
	.byte	21
	.byte	'__c11_atomic_thread_fence',0,1,1,1,1,22
	.word	11164
	.byte	0,14
	.word	451
	.byte	3
	.word	451
	.byte	23
	.byte	'__cmpswapw',0
	.word	11206
	.byte	1,1,1,1,24
	.byte	'p',0
	.word	11211
	.byte	24
	.byte	'value',0
	.word	451
	.byte	24
	.byte	'compare',0
	.word	451
	.byte	0,25
	.byte	'__nop',0,1,1,1,1,26
	.word	195
	.byte	27
	.word	221
	.byte	6,0,26
	.word	256
	.byte	27
	.word	288
	.byte	6,0,26
	.word	301
	.byte	6,0,26
	.word	370
	.byte	27
	.word	389
	.byte	6,0,26
	.word	405
	.byte	27
	.word	420
	.byte	27
	.word	434
	.byte	6,0,26
	.word	1213
	.byte	27
	.word	1253
	.byte	27
	.word	1271
	.byte	6,0,26
	.word	1291
	.byte	27
	.word	1329
	.byte	27
	.word	1347
	.byte	6,0,28
	.byte	'IfxScuWdt_clearSafetyEndinit',0,3,229,1,17,1,1,1,1,5
	.byte	'password',0,3,229,1,53
	.word	643
	.byte	0,28
	.byte	'IfxScuWdt_setSafetyEndinit',0,3,249,1,17,1,1,1,1,5
	.byte	'password',0,3,249,1,51
	.word	643
	.byte	0,26
	.word	1367
	.byte	27
	.word	1418
	.byte	6,0,26
	.word	1438
	.byte	6,0,29
	.byte	'IfxScuWdt_getSafetyWatchdogPassword',0,3,143,3,19
	.word	643
	.byte	1,1,1,1,26
	.word	9348
	.byte	27
	.word	9376
	.byte	27
	.word	9390
	.byte	27
	.word	9408
	.byte	6,0,26
	.word	9426
	.byte	6,0,29
	.byte	'IfxScuCcu_getPllErayVcoFrequency',0,7,155,7,20
	.word	247
	.byte	1,1,1,1,29
	.byte	'IfxScuCcu_getSriFrequency',0,7,185,7,20
	.word	247
	.byte	1,1,1,1,26
	.word	9550
	.byte	6,0,26
	.word	9584
	.byte	6,0,26
	.word	9647
	.byte	27
	.word	9688
	.byte	6,0,26
	.word	9707
	.byte	27
	.word	9762
	.byte	6,0,26
	.word	9781
	.byte	27
	.word	9821
	.byte	27
	.word	9838
	.byte	19,6,0,0,26
	.word	10896
	.byte	27
	.word	10929
	.byte	6,0,26
	.word	10949
	.byte	27
	.word	10981
	.byte	6,0,26
	.word	11001
	.byte	27
	.word	11038
	.byte	6,0,26
	.word	11058
	.byte	27
	.word	11089
	.byte	6,0,7
	.byte	'short int',0,2,5,7
	.byte	'unsigned short int',0,2,7,10
	.byte	'_Ifx_MC_CONFIG0_Bits',0,12,45,16,2,11
	.byte	'ACCSTYPE',0,2
	.word	11785
	.byte	8,8,2,35,0,11
	.byte	'reserved_8',0,2
	.word	11785
	.byte	4,4,2,35,0,11
	.byte	'NUMACCS',0,2
	.word	11785
	.byte	4,0,2,35,0,0,12,12,150,1,9,2,13
	.byte	'U',0
	.word	643
	.byte	2,2,35,0,13
	.byte	'I',0
	.word	11772
	.byte	2,2,35,0,13
	.byte	'B',0
	.word	11807
	.byte	2,2,35,0,0,10
	.byte	'_Ifx_MC_CONFIG1_Bits',0,12,53,16,2,11
	.byte	'ACCSPAT',0,2
	.word	11785
	.byte	8,8,2,35,0,11
	.byte	'SELFASTB',0,2
	.word	11785
	.byte	4,4,2,35,0,11
	.byte	'AG_MOD',0,2
	.word	11785
	.byte	4,0,2,35,0,0,12,12,158,1,9,2,13
	.byte	'U',0
	.word	643
	.byte	2,2,35,0,13
	.byte	'I',0
	.word	11772
	.byte	2,2,35,0,13
	.byte	'B',0
	.word	11935
	.byte	2,2,35,0,0,10
	.byte	'_Ifx_MC_MCONTROL_Bits',0,12,100,16,2,11
	.byte	'START',0,2
	.word	11785
	.byte	1,15,2,35,0,11
	.byte	'RESUME',0,2
	.word	11785
	.byte	1,14,2,35,0,11
	.byte	'ESTF',0,2
	.word	11785
	.byte	1,13,2,35,0,11
	.byte	'DIR',0,2
	.word	11785
	.byte	1,12,2,35,0,11
	.byte	'DINIT',0,2
	.word	11785
	.byte	1,11,2,35,0,11
	.byte	'RCADR',0,2
	.word	11785
	.byte	1,10,2,35,0,11
	.byte	'ROWTOG',0,2
	.word	11785
	.byte	1,9,2,35,0,11
	.byte	'BITTOG',0,2
	.word	11785
	.byte	1,8,2,35,0,11
	.byte	'GP_BASE',0,2
	.word	11785
	.byte	1,7,2,35,0,11
	.byte	'FAILDMP',0,2
	.word	11785
	.byte	1,6,2,35,0,11
	.byte	'reserved_10',0,2
	.word	11785
	.byte	6,0,2,35,0,0,12,12,190,1,9,2,13
	.byte	'U',0
	.word	643
	.byte	2,2,35,0,13
	.byte	'I',0
	.word	11772
	.byte	2,2,35,0,13
	.byte	'B',0
	.word	12059
	.byte	2,2,35,0,0,10
	.byte	'_Ifx_MC_MSTATUS_Bits',0,12,116,16,2,11
	.byte	'DONE',0,2
	.word	11785
	.byte	1,15,2,35,0,11
	.byte	'FAIL',0,2
	.word	11785
	.byte	1,14,2,35,0,11
	.byte	'FDA',0,2
	.word	11785
	.byte	1,13,2,35,0,11
	.byte	'SFAIL',0,2
	.word	11785
	.byte	1,12,2,35,0,11
	.byte	'reserved_4',0,2
	.word	11785
	.byte	12,0,2,35,0,0,12,12,198,1,9,2,13
	.byte	'U',0
	.word	643
	.byte	2,2,35,0,13
	.byte	'I',0
	.word	11772
	.byte	2,2,35,0,13
	.byte	'B',0
	.word	12324
	.byte	2,2,35,0,0,10
	.byte	'_Ifx_MC_RANGE_Bits',0,12,126,16,2,11
	.byte	'ADDR',0,2
	.word	11785
	.byte	15,1,2,35,0,11
	.byte	'RAEN',0,2
	.word	11785
	.byte	1,0,2,35,0,0,12,12,206,1,9,2,13
	.byte	'U',0
	.word	643
	.byte	2,2,35,0,13
	.byte	'I',0
	.word	11772
	.byte	2,2,35,0,13
	.byte	'B',0
	.word	12477
	.byte	2,2,35,0,0,15,2
	.word	626
	.byte	16,1,0,10
	.byte	'_Ifx_MC_REVID_Bits',0,12,139,1,16,2,11
	.byte	'REV_ID',0,2
	.word	11785
	.byte	16,0,2,35,0,0,12,12,222,1,9,2,13
	.byte	'U',0
	.word	643
	.byte	2,2,35,0,13
	.byte	'I',0
	.word	11772
	.byte	2,2,35,0,13
	.byte	'B',0
	.word	12583
	.byte	2,2,35,0,0,10
	.byte	'_Ifx_MC_ECCS_Bits',0,12,78,16,2,11
	.byte	'CENE',0,2
	.word	11785
	.byte	1,15,2,35,0,11
	.byte	'UENE',0,2
	.word	11785
	.byte	1,14,2,35,0,11
	.byte	'AENE',0,2
	.word	11785
	.byte	1,13,2,35,0,11
	.byte	'ECE',0,2
	.word	11785
	.byte	1,12,2,35,0,11
	.byte	'TRE',0,2
	.word	11785
	.byte	1,11,2,35,0,11
	.byte	'BFLE',0,2
	.word	11785
	.byte	1,10,2,35,0,11
	.byte	'SFLE',0,2
	.word	11785
	.byte	2,8,2,35,0,11
	.byte	'ECCMAP',0,2
	.word	11785
	.byte	2,6,2,35,0,11
	.byte	'TC_WAY_SEL',0,2
	.word	11785
	.byte	2,4,2,35,0,11
	.byte	'reserved_12',0,2
	.word	11785
	.byte	4,0,2,35,0,0,12,12,174,1,9,2,13
	.byte	'U',0
	.word	643
	.byte	2,2,35,0,13
	.byte	'I',0
	.word	11772
	.byte	2,2,35,0,13
	.byte	'B',0
	.word	12667
	.byte	2,2,35,0,0,10
	.byte	'_Ifx_MC_ECCD_Bits',0,12,61,16,2,11
	.byte	'SERR',0,2
	.word	11785
	.byte	1,15,2,35,0,11
	.byte	'CERR',0,2
	.word	11785
	.byte	1,14,2,35,0,11
	.byte	'UERR',0,2
	.word	11785
	.byte	1,13,2,35,0,11
	.byte	'AERR',0,2
	.word	11785
	.byte	1,12,2,35,0,11
	.byte	'TRC',0,2
	.word	11785
	.byte	1,11,2,35,0,11
	.byte	'VAL',0,2
	.word	11785
	.byte	5,6,2,35,0,11
	.byte	'RARVAL',0,2
	.word	11785
	.byte	1,5,2,35,0,11
	.byte	'CENE',0,2
	.word	11785
	.byte	1,4,2,35,0,11
	.byte	'UENE',0,2
	.word	11785
	.byte	1,3,2,35,0,11
	.byte	'AENE',0,2
	.word	11785
	.byte	1,2,2,35,0,11
	.byte	'ECE',0,2
	.word	11785
	.byte	1,1,2,35,0,11
	.byte	'EOV',0,2
	.word	11785
	.byte	1,0,2,35,0,0,12,12,166,1,9,2,13
	.byte	'U',0
	.word	643
	.byte	2,2,35,0,13
	.byte	'I',0
	.word	11772
	.byte	2,2,35,0,13
	.byte	'B',0
	.word	12904
	.byte	2,2,35,0,0,10
	.byte	'_Ifx_MC_ETRR_Bits',0,12,93,16,2,11
	.byte	'ADDR',0,2
	.word	11785
	.byte	13,3,2,35,0,11
	.byte	'MBI',0,2
	.word	11785
	.byte	3,0,2,35,0,0
.L356:
	.byte	12,12,182,1,9,2,13
	.byte	'U',0
	.word	643
	.byte	2,2,35,0,13
	.byte	'I',0
	.word	11772
	.byte	2,2,35,0,13
	.byte	'B',0
	.word	13158
	.byte	2,2,35,0,0,15,10
	.word	13213
	.byte	16,4,0,15,132,1
	.word	626
	.byte	16,131,1,0,10
	.byte	'_Ifx_MC_RDBFL_Bits',0,12,133,1,16,2,11
	.byte	'WDATA',0,2
	.word	11785
	.byte	16,0,2,35,0,0,12,12,214,1,9,2,13
	.byte	'U',0
	.word	643
	.byte	2,2,35,0,13
	.byte	'I',0
	.word	11772
	.byte	2,2,35,0,13
	.byte	'B',0
	.word	13273
	.byte	2,2,35,0,0,15,80
	.word	13316
	.byte	16,39,0,15,16
	.word	626
	.byte	16,15,0,10
	.byte	'_Ifx_MC',0,12,238,1,25,128,2,13
	.byte	'CONFIG0',0
	.word	11895
	.byte	2,2,35,0,13
	.byte	'CONFIG1',0
	.word	12019
	.byte	2,2,35,2,13
	.byte	'MCONTROL',0
	.word	12284
	.byte	2,2,35,4,13
	.byte	'MSTATUS',0
	.word	12437
	.byte	2,2,35,6,13
	.byte	'RANGE',0
	.word	12534
	.byte	2,2,35,8,13
	.byte	'reserved_A',0
	.word	12574
	.byte	2,2,35,10,13
	.byte	'REVID',0
	.word	12627
	.byte	2,2,35,12,13
	.byte	'ECCS',0
	.word	12864
	.byte	2,2,35,14,13
	.byte	'ECCD',0
	.word	13118
	.byte	2,2,35,16,13
	.byte	'ETRR',0
	.word	13253
	.byte	10,2,35,18,13
	.byte	'reserved_1C',0
	.word	13262
	.byte	132,1,2,35,28,13
	.byte	'RDBFL',0
	.word	13356
	.byte	80,3,35,160,1,13
	.byte	'reserved_F0',0
	.word	13365
	.byte	16,3,35,240,1,0,14
	.word	13374
.L239:
	.byte	3
	.word	13611
	.byte	14
	.word	9626
.L251:
	.byte	3
	.word	13621
	.byte	30,11,136,1,9,12,13
	.byte	'numBlocks',0
	.word	626
	.byte	1,2,35,0,13
	.byte	'dataSize',0
	.word	643
	.byte	2,2,35,2,13
	.byte	'eccSize',0
	.word	626
	.byte	1,2,35,4,13
	.byte	'eccInvPos0',0
	.word	626
	.byte	1,2,35,5,13
	.byte	'eccInvPos1',0
	.word	626
	.byte	1,2,35,6,13
	.byte	'mbistDelay',0
	.word	9626
	.byte	4,2,35,8,0,20
	.word	13631
.L263:
	.byte	3
	.word	13752
.L298:
	.byte	3
	.word	643
	.byte	26
	.word	11109
	.byte	27
	.word	11144
	.byte	6,0
.L363:
	.byte	3
	.word	13213
.L375:
	.byte	14
	.word	9626
	.byte	31
	.byte	'__wchar_t',0,13,1,1
	.word	11772
	.byte	31
	.byte	'__size_t',0,13,1,1
	.word	451
	.byte	31
	.byte	'__ptrdiff_t',0,13,1,1
	.word	467
	.byte	32,1,3
	.word	13844
	.byte	31
	.byte	'__codeptr',0,13,1,1
	.word	13846
	.byte	31
	.byte	'boolean',0,14,101,29
	.word	626
	.byte	31
	.byte	'uint8',0,14,105,29
	.word	626
	.byte	31
	.byte	'uint16',0,14,109,29
	.word	643
	.byte	31
	.byte	'uint32',0,14,113,29
	.word	9626
	.byte	31
	.byte	'uint64',0,14,118,29
	.word	333
	.byte	31
	.byte	'sint16',0,14,126,29
	.word	11772
	.byte	7
	.byte	'long int',0,4,5,31
	.byte	'sint32',0,14,131,1,29
	.word	13959
	.byte	7
	.byte	'long long int',0,8,5,31
	.byte	'sint64',0,14,139,1,29
	.word	13987
	.byte	31
	.byte	'float32',0,14,168,1,29
	.word	247
	.byte	31
	.byte	'pvoid',0,15,57,28
	.word	365
	.byte	31
	.byte	'Ifx_TickTime',0,15,79,28
	.word	13987
	.byte	17,15,130,1,9,1,18
	.byte	'Ifx_RxSel_a',0,0,18
	.byte	'Ifx_RxSel_b',0,1,18
	.byte	'Ifx_RxSel_c',0,2,18
	.byte	'Ifx_RxSel_d',0,3,18
	.byte	'Ifx_RxSel_e',0,4,18
	.byte	'Ifx_RxSel_f',0,5,18
	.byte	'Ifx_RxSel_g',0,6,18
	.byte	'Ifx_RxSel_h',0,7,0,31
	.byte	'Ifx_RxSel',0,15,140,1,3
	.word	14072
	.byte	10
	.byte	'_Ifx_CPU_A_Bits',0,16,45,16,4,11
	.byte	'ADDR',0,4
	.word	474
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_A_Bits',0,16,48,3
	.word	14210
	.byte	10
	.byte	'_Ifx_CPU_BIV_Bits',0,16,51,16,4,11
	.byte	'VSS',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'BIV',0,4
	.word	474
	.byte	31,0,2,35,0,0,31
	.byte	'Ifx_CPU_BIV_Bits',0,16,55,3
	.word	14271
	.byte	10
	.byte	'_Ifx_CPU_BTV_Bits',0,16,58,16,4,11
	.byte	'reserved_0',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'BTV',0,4
	.word	474
	.byte	31,0,2,35,0,0,31
	.byte	'Ifx_CPU_BTV_Bits',0,16,62,3
	.word	14350
	.byte	10
	.byte	'_Ifx_CPU_CCNT_Bits',0,16,65,16,4,11
	.byte	'CountValue',0,4
	.word	474
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	474
	.byte	1,0,2,35,0,0,31
	.byte	'Ifx_CPU_CCNT_Bits',0,16,69,3
	.word	14436
	.byte	10
	.byte	'_Ifx_CPU_CCTRL_Bits',0,16,72,16,4,11
	.byte	'CM',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'CE',0,4
	.word	474
	.byte	1,30,2,35,0,11
	.byte	'M1',0,4
	.word	474
	.byte	3,27,2,35,0,11
	.byte	'M2',0,4
	.word	474
	.byte	3,24,2,35,0,11
	.byte	'M3',0,4
	.word	474
	.byte	3,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	474
	.byte	21,0,2,35,0,0,31
	.byte	'Ifx_CPU_CCTRL_Bits',0,16,80,3
	.word	14525
	.byte	10
	.byte	'_Ifx_CPU_COMPAT_Bits',0,16,83,16,4,11
	.byte	'reserved_0',0,4
	.word	474
	.byte	3,29,2,35,0,11
	.byte	'RM',0,4
	.word	474
	.byte	1,28,2,35,0,11
	.byte	'SP',0,4
	.word	474
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	474
	.byte	27,0,2,35,0,0,31
	.byte	'Ifx_CPU_COMPAT_Bits',0,16,89,3
	.word	14671
	.byte	10
	.byte	'_Ifx_CPU_CORE_ID_Bits',0,16,92,16,4,11
	.byte	'CORE_ID',0,4
	.word	474
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	474
	.byte	29,0,2,35,0,0,31
	.byte	'Ifx_CPU_CORE_ID_Bits',0,16,96,3
	.word	14798
	.byte	10
	.byte	'_Ifx_CPU_CPR_L_Bits',0,16,99,16,4,11
	.byte	'reserved_0',0,4
	.word	474
	.byte	3,29,2,35,0,11
	.byte	'LOWBND',0,4
	.word	474
	.byte	29,0,2,35,0,0,31
	.byte	'Ifx_CPU_CPR_L_Bits',0,16,103,3
	.word	14896
	.byte	10
	.byte	'_Ifx_CPU_CPR_U_Bits',0,16,106,16,4,11
	.byte	'reserved_0',0,4
	.word	474
	.byte	3,29,2,35,0,11
	.byte	'UPPBND',0,4
	.word	474
	.byte	29,0,2,35,0,0,31
	.byte	'Ifx_CPU_CPR_U_Bits',0,16,110,3
	.word	14989
	.byte	10
	.byte	'_Ifx_CPU_CPU_ID_Bits',0,16,113,16,4,11
	.byte	'MODREV',0,4
	.word	474
	.byte	8,24,2,35,0,11
	.byte	'MOD_32B',0,4
	.word	474
	.byte	8,16,2,35,0,11
	.byte	'MOD',0,4
	.word	474
	.byte	16,0,2,35,0,0,31
	.byte	'Ifx_CPU_CPU_ID_Bits',0,16,118,3
	.word	15082
	.byte	10
	.byte	'_Ifx_CPU_CPXE_Bits',0,16,121,16,4,11
	.byte	'XE',0,4
	.word	474
	.byte	8,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	474
	.byte	24,0,2,35,0,0,31
	.byte	'Ifx_CPU_CPXE_Bits',0,16,125,3
	.word	15189
	.byte	10
	.byte	'_Ifx_CPU_CREVT_Bits',0,16,128,1,16,4,11
	.byte	'EVTA',0,4
	.word	474
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	474
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	474
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	474
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	474
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	474
	.byte	24,0,2,35,0,0,31
	.byte	'Ifx_CPU_CREVT_Bits',0,16,136,1,3
	.word	15276
	.byte	10
	.byte	'_Ifx_CPU_CUS_ID_Bits',0,16,139,1,16,4,11
	.byte	'CID',0,4
	.word	474
	.byte	3,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	474
	.byte	29,0,2,35,0,0,31
	.byte	'Ifx_CPU_CUS_ID_Bits',0,16,143,1,3
	.word	15430
	.byte	10
	.byte	'_Ifx_CPU_D_Bits',0,16,146,1,16,4,11
	.byte	'DATA',0,4
	.word	474
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_D_Bits',0,16,149,1,3
	.word	15524
	.byte	10
	.byte	'_Ifx_CPU_DATR_Bits',0,16,152,1,16,4,11
	.byte	'reserved_0',0,4
	.word	474
	.byte	3,29,2,35,0,11
	.byte	'SBE',0,4
	.word	474
	.byte	1,28,2,35,0,11
	.byte	'reserved_4',0,4
	.word	474
	.byte	5,23,2,35,0,11
	.byte	'CWE',0,4
	.word	474
	.byte	1,22,2,35,0,11
	.byte	'CFE',0,4
	.word	474
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	474
	.byte	3,18,2,35,0,11
	.byte	'SOE',0,4
	.word	474
	.byte	1,17,2,35,0,11
	.byte	'SME',0,4
	.word	474
	.byte	1,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	474
	.byte	16,0,2,35,0,0,31
	.byte	'Ifx_CPU_DATR_Bits',0,16,163,1,3
	.word	15587
	.byte	10
	.byte	'_Ifx_CPU_DBGSR_Bits',0,16,166,1,16,4,11
	.byte	'DE',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'HALT',0,4
	.word	474
	.byte	2,29,2,35,0,11
	.byte	'SIH',0,4
	.word	474
	.byte	1,28,2,35,0,11
	.byte	'SUSP',0,4
	.word	474
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	474
	.byte	1,26,2,35,0,11
	.byte	'PREVSUSP',0,4
	.word	474
	.byte	1,25,2,35,0,11
	.byte	'PEVT',0,4
	.word	474
	.byte	1,24,2,35,0,11
	.byte	'EVTSRC',0,4
	.word	474
	.byte	5,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	474
	.byte	19,0,2,35,0,0,31
	.byte	'Ifx_CPU_DBGSR_Bits',0,16,177,1,3
	.word	15805
	.byte	10
	.byte	'_Ifx_CPU_DBGTCR_Bits',0,16,180,1,16,4,11
	.byte	'DTA',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	474
	.byte	31,0,2,35,0,0,31
	.byte	'Ifx_CPU_DBGTCR_Bits',0,16,184,1,3
	.word	16020
	.byte	10
	.byte	'_Ifx_CPU_DCON0_Bits',0,16,187,1,16,4,11
	.byte	'reserved_0',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'DCBYP',0,4
	.word	474
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	474
	.byte	30,0,2,35,0,0,31
	.byte	'Ifx_CPU_DCON0_Bits',0,16,192,1,3
	.word	16114
	.byte	10
	.byte	'_Ifx_CPU_DCON2_Bits',0,16,195,1,16,4,11
	.byte	'DCACHE_SZE',0,4
	.word	474
	.byte	16,16,2,35,0,11
	.byte	'DSCRATCH_SZE',0,4
	.word	474
	.byte	16,0,2,35,0,0,31
	.byte	'Ifx_CPU_DCON2_Bits',0,16,199,1,3
	.word	16230
	.byte	10
	.byte	'_Ifx_CPU_DCX_Bits',0,16,202,1,16,4,11
	.byte	'reserved_0',0,4
	.word	474
	.byte	6,26,2,35,0,11
	.byte	'DCXValue',0,4
	.word	474
	.byte	26,0,2,35,0,0,31
	.byte	'Ifx_CPU_DCX_Bits',0,16,206,1,3
	.word	16331
	.byte	10
	.byte	'_Ifx_CPU_DEADD_Bits',0,16,209,1,16,4,11
	.byte	'ERROR_ADDRESS',0,4
	.word	474
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_DEADD_Bits',0,16,212,1,3
	.word	16424
	.byte	10
	.byte	'_Ifx_CPU_DIEAR_Bits',0,16,215,1,16,4,11
	.byte	'TA',0,4
	.word	474
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_DIEAR_Bits',0,16,218,1,3
	.word	16504
	.byte	10
	.byte	'_Ifx_CPU_DIETR_Bits',0,16,221,1,16,4,11
	.byte	'IED',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	474
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	474
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	474
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	474
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	474
	.byte	6,21,2,35,0,11
	.byte	'IE_DUAL',0,4
	.word	474
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	474
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	474
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	474
	.byte	18,0,2,35,0,0,31
	.byte	'Ifx_CPU_DIETR_Bits',0,16,233,1,3
	.word	16573
	.byte	10
	.byte	'_Ifx_CPU_DMS_Bits',0,16,236,1,16,4,11
	.byte	'reserved_0',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'DMSValue',0,4
	.word	474
	.byte	31,0,2,35,0,0,31
	.byte	'Ifx_CPU_DMS_Bits',0,16,240,1,3
	.word	16802
	.byte	10
	.byte	'_Ifx_CPU_DPR_L_Bits',0,16,243,1,16,4,11
	.byte	'reserved_0',0,4
	.word	474
	.byte	3,29,2,35,0,11
	.byte	'LOWBND',0,4
	.word	474
	.byte	29,0,2,35,0,0,31
	.byte	'Ifx_CPU_DPR_L_Bits',0,16,247,1,3
	.word	16895
	.byte	10
	.byte	'_Ifx_CPU_DPR_U_Bits',0,16,250,1,16,4,11
	.byte	'reserved_0',0,4
	.word	474
	.byte	3,29,2,35,0,11
	.byte	'UPPBND',0,4
	.word	474
	.byte	29,0,2,35,0,0,31
	.byte	'Ifx_CPU_DPR_U_Bits',0,16,254,1,3
	.word	16990
	.byte	10
	.byte	'_Ifx_CPU_DPRE_Bits',0,16,129,2,16,4,11
	.byte	'RE',0,4
	.word	474
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	474
	.byte	16,0,2,35,0,0,31
	.byte	'Ifx_CPU_DPRE_Bits',0,16,133,2,3
	.word	17085
	.byte	10
	.byte	'_Ifx_CPU_DPWE_Bits',0,16,136,2,16,4,11
	.byte	'WE',0,4
	.word	474
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	474
	.byte	16,0,2,35,0,0,31
	.byte	'Ifx_CPU_DPWE_Bits',0,16,140,2,3
	.word	17175
	.byte	10
	.byte	'_Ifx_CPU_DSTR_Bits',0,16,143,2,16,4,11
	.byte	'SRE',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'GAE',0,4
	.word	474
	.byte	1,30,2,35,0,11
	.byte	'LBE',0,4
	.word	474
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	474
	.byte	3,26,2,35,0,11
	.byte	'CRE',0,4
	.word	474
	.byte	1,25,2,35,0,11
	.byte	'reserved_7',0,4
	.word	474
	.byte	7,18,2,35,0,11
	.byte	'DTME',0,4
	.word	474
	.byte	1,17,2,35,0,11
	.byte	'LOE',0,4
	.word	474
	.byte	1,16,2,35,0,11
	.byte	'SDE',0,4
	.word	474
	.byte	1,15,2,35,0,11
	.byte	'SCE',0,4
	.word	474
	.byte	1,14,2,35,0,11
	.byte	'CAC',0,4
	.word	474
	.byte	1,13,2,35,0,11
	.byte	'MPE',0,4
	.word	474
	.byte	1,12,2,35,0,11
	.byte	'CLE',0,4
	.word	474
	.byte	1,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	474
	.byte	3,8,2,35,0,11
	.byte	'ALN',0,4
	.word	474
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	474
	.byte	7,0,2,35,0,0,31
	.byte	'Ifx_CPU_DSTR_Bits',0,16,161,2,3
	.word	17265
	.byte	10
	.byte	'_Ifx_CPU_EXEVT_Bits',0,16,164,2,16,4,11
	.byte	'EVTA',0,4
	.word	474
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	474
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	474
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	474
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	474
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	474
	.byte	24,0,2,35,0,0,31
	.byte	'Ifx_CPU_EXEVT_Bits',0,16,172,2,3
	.word	17589
	.byte	10
	.byte	'_Ifx_CPU_FCX_Bits',0,16,175,2,16,4,11
	.byte	'FCXO',0,4
	.word	474
	.byte	16,16,2,35,0,11
	.byte	'FCXS',0,4
	.word	474
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	474
	.byte	12,0,2,35,0,0,31
	.byte	'Ifx_CPU_FCX_Bits',0,16,180,2,3
	.word	17743
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_CON_Bits',0,16,183,2,16,4,11
	.byte	'TST',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'TCL',0,4
	.word	474
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	474
	.byte	6,24,2,35,0,11
	.byte	'RM',0,4
	.word	474
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	474
	.byte	8,14,2,35,0,11
	.byte	'FXE',0,4
	.word	474
	.byte	1,13,2,35,0,11
	.byte	'FUE',0,4
	.word	474
	.byte	1,12,2,35,0,11
	.byte	'FZE',0,4
	.word	474
	.byte	1,11,2,35,0,11
	.byte	'FVE',0,4
	.word	474
	.byte	1,10,2,35,0,11
	.byte	'FIE',0,4
	.word	474
	.byte	1,9,2,35,0,11
	.byte	'reserved_23',0,4
	.word	474
	.byte	3,6,2,35,0,11
	.byte	'FX',0,4
	.word	474
	.byte	1,5,2,35,0,11
	.byte	'FU',0,4
	.word	474
	.byte	1,4,2,35,0,11
	.byte	'FZ',0,4
	.word	474
	.byte	1,3,2,35,0,11
	.byte	'FV',0,4
	.word	474
	.byte	1,2,2,35,0,11
	.byte	'FI',0,4
	.word	474
	.byte	1,1,2,35,0,11
	.byte	'reserved_31',0,4
	.word	474
	.byte	1,0,2,35,0,0,31
	.byte	'Ifx_CPU_FPU_TRAP_CON_Bits',0,16,202,2,3
	.word	17849
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_OPC_Bits',0,16,205,2,16,4,11
	.byte	'OPC',0,4
	.word	474
	.byte	8,24,2,35,0,11
	.byte	'FMT',0,4
	.word	474
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	474
	.byte	7,16,2,35,0,11
	.byte	'DREG',0,4
	.word	474
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	474
	.byte	12,0,2,35,0,0,31
	.byte	'Ifx_CPU_FPU_TRAP_OPC_Bits',0,16,212,2,3
	.word	18198
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_PC_Bits',0,16,215,2,16,4,11
	.byte	'PC',0,4
	.word	474
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_FPU_TRAP_PC_Bits',0,16,218,2,3
	.word	18358
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC1_Bits',0,16,221,2,16,4,11
	.byte	'SRC1',0,4
	.word	474
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_FPU_TRAP_SRC1_Bits',0,16,224,2,3
	.word	18439
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC2_Bits',0,16,227,2,16,4,11
	.byte	'SRC2',0,4
	.word	474
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_FPU_TRAP_SRC2_Bits',0,16,230,2,3
	.word	18526
	.byte	10
	.byte	'_Ifx_CPU_FPU_TRAP_SRC3_Bits',0,16,233,2,16,4,11
	.byte	'SRC3',0,4
	.word	474
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_FPU_TRAP_SRC3_Bits',0,16,236,2,3
	.word	18613
	.byte	10
	.byte	'_Ifx_CPU_ICNT_Bits',0,16,239,2,16,4,11
	.byte	'CountValue',0,4
	.word	474
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	474
	.byte	1,0,2,35,0,0,31
	.byte	'Ifx_CPU_ICNT_Bits',0,16,243,2,3
	.word	18700
	.byte	10
	.byte	'_Ifx_CPU_ICR_Bits',0,16,246,2,16,4,11
	.byte	'CCPN',0,4
	.word	474
	.byte	10,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	474
	.byte	5,17,2,35,0,11
	.byte	'IE',0,4
	.word	474
	.byte	1,16,2,35,0,11
	.byte	'PIPN',0,4
	.word	474
	.byte	10,6,2,35,0,11
	.byte	'reserved_26',0,4
	.word	474
	.byte	6,0,2,35,0,0,31
	.byte	'Ifx_CPU_ICR_Bits',0,16,253,2,3
	.word	18791
	.byte	10
	.byte	'_Ifx_CPU_ISP_Bits',0,16,128,3,16,4,11
	.byte	'ISP',0,4
	.word	474
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_ISP_Bits',0,16,131,3,3
	.word	18934
	.byte	10
	.byte	'_Ifx_CPU_LCX_Bits',0,16,134,3,16,4,11
	.byte	'LCXO',0,4
	.word	474
	.byte	16,16,2,35,0,11
	.byte	'LCXS',0,4
	.word	474
	.byte	4,12,2,35,0,11
	.byte	'reserved_20',0,4
	.word	474
	.byte	12,0,2,35,0,0,31
	.byte	'Ifx_CPU_LCX_Bits',0,16,139,3,3
	.word	19000
	.byte	10
	.byte	'_Ifx_CPU_M1CNT_Bits',0,16,142,3,16,4,11
	.byte	'CountValue',0,4
	.word	474
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	474
	.byte	1,0,2,35,0,0,31
	.byte	'Ifx_CPU_M1CNT_Bits',0,16,146,3,3
	.word	19106
	.byte	10
	.byte	'_Ifx_CPU_M2CNT_Bits',0,16,149,3,16,4,11
	.byte	'CountValue',0,4
	.word	474
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	474
	.byte	1,0,2,35,0,0,31
	.byte	'Ifx_CPU_M2CNT_Bits',0,16,153,3,3
	.word	19199
	.byte	10
	.byte	'_Ifx_CPU_M3CNT_Bits',0,16,156,3,16,4,11
	.byte	'CountValue',0,4
	.word	474
	.byte	31,1,2,35,0,11
	.byte	'SOvf',0,4
	.word	474
	.byte	1,0,2,35,0,0,31
	.byte	'Ifx_CPU_M3CNT_Bits',0,16,160,3,3
	.word	19292
	.byte	10
	.byte	'_Ifx_CPU_PC_Bits',0,16,163,3,16,4,11
	.byte	'reserved_0',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'PC',0,4
	.word	474
	.byte	31,0,2,35,0,0,31
	.byte	'Ifx_CPU_PC_Bits',0,16,167,3,3
	.word	19385
	.byte	10
	.byte	'_Ifx_CPU_PCON0_Bits',0,16,170,3,16,4,11
	.byte	'reserved_0',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'PCBYP',0,4
	.word	474
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	474
	.byte	30,0,2,35,0,0,31
	.byte	'Ifx_CPU_PCON0_Bits',0,16,175,3,3
	.word	19470
	.byte	10
	.byte	'_Ifx_CPU_PCON1_Bits',0,16,178,3,16,4,11
	.byte	'PCINV',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'PBINV',0,4
	.word	474
	.byte	1,30,2,35,0,11
	.byte	'reserved_2',0,4
	.word	474
	.byte	30,0,2,35,0,0,31
	.byte	'Ifx_CPU_PCON1_Bits',0,16,183,3,3
	.word	19586
	.byte	10
	.byte	'_Ifx_CPU_PCON2_Bits',0,16,186,3,16,4,11
	.byte	'PCACHE_SZE',0,4
	.word	474
	.byte	16,16,2,35,0,11
	.byte	'PSCRATCH_SZE',0,4
	.word	474
	.byte	16,0,2,35,0,0,31
	.byte	'Ifx_CPU_PCON2_Bits',0,16,190,3,3
	.word	19697
	.byte	10
	.byte	'_Ifx_CPU_PCXI_Bits',0,16,193,3,16,4,11
	.byte	'PCXO',0,4
	.word	474
	.byte	16,16,2,35,0,11
	.byte	'PCXS',0,4
	.word	474
	.byte	4,12,2,35,0,11
	.byte	'UL',0,4
	.word	474
	.byte	1,11,2,35,0,11
	.byte	'PIE',0,4
	.word	474
	.byte	1,10,2,35,0,11
	.byte	'PCPN',0,4
	.word	474
	.byte	10,0,2,35,0,0,31
	.byte	'Ifx_CPU_PCXI_Bits',0,16,200,3,3
	.word	19798
	.byte	10
	.byte	'_Ifx_CPU_PIEAR_Bits',0,16,203,3,16,4,11
	.byte	'TA',0,4
	.word	474
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_PIEAR_Bits',0,16,206,3,3
	.word	19928
	.byte	10
	.byte	'_Ifx_CPU_PIETR_Bits',0,16,209,3,16,4,11
	.byte	'IED',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'IE_T',0,4
	.word	474
	.byte	1,30,2,35,0,11
	.byte	'IE_C',0,4
	.word	474
	.byte	1,29,2,35,0,11
	.byte	'IE_S',0,4
	.word	474
	.byte	1,28,2,35,0,11
	.byte	'IE_BI',0,4
	.word	474
	.byte	1,27,2,35,0,11
	.byte	'E_INFO',0,4
	.word	474
	.byte	6,21,2,35,0,11
	.byte	'IE_DUAL',0,4
	.word	474
	.byte	1,20,2,35,0,11
	.byte	'IE_SP',0,4
	.word	474
	.byte	1,19,2,35,0,11
	.byte	'IE_BS',0,4
	.word	474
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	474
	.byte	18,0,2,35,0,0,31
	.byte	'Ifx_CPU_PIETR_Bits',0,16,221,3,3
	.word	19997
	.byte	10
	.byte	'_Ifx_CPU_PMA0_Bits',0,16,224,3,16,4,11
	.byte	'reserved_0',0,4
	.word	474
	.byte	13,19,2,35,0,11
	.byte	'DAC',0,4
	.word	474
	.byte	3,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	474
	.byte	16,0,2,35,0,0,31
	.byte	'Ifx_CPU_PMA0_Bits',0,16,229,3,3
	.word	20226
	.byte	10
	.byte	'_Ifx_CPU_PMA1_Bits',0,16,232,3,16,4,11
	.byte	'reserved_0',0,4
	.word	474
	.byte	14,18,2,35,0,11
	.byte	'CAC',0,4
	.word	474
	.byte	2,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	474
	.byte	16,0,2,35,0,0,31
	.byte	'Ifx_CPU_PMA1_Bits',0,16,237,3,3
	.word	20339
	.byte	10
	.byte	'_Ifx_CPU_PMA2_Bits',0,16,240,3,16,4,11
	.byte	'PSI',0,4
	.word	474
	.byte	16,16,2,35,0,11
	.byte	'reserved_16',0,4
	.word	474
	.byte	16,0,2,35,0,0,31
	.byte	'Ifx_CPU_PMA2_Bits',0,16,244,3,3
	.word	20452
	.byte	10
	.byte	'_Ifx_CPU_PSTR_Bits',0,16,247,3,16,4,11
	.byte	'FRE',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	474
	.byte	1,30,2,35,0,11
	.byte	'FBE',0,4
	.word	474
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	474
	.byte	9,20,2,35,0,11
	.byte	'FPE',0,4
	.word	474
	.byte	1,19,2,35,0,11
	.byte	'reserved_13',0,4
	.word	474
	.byte	1,18,2,35,0,11
	.byte	'FME',0,4
	.word	474
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	474
	.byte	17,0,2,35,0,0,31
	.byte	'Ifx_CPU_PSTR_Bits',0,16,129,4,3
	.word	20543
	.byte	10
	.byte	'_Ifx_CPU_PSW_Bits',0,16,132,4,16,4,11
	.byte	'CDC',0,4
	.word	474
	.byte	7,25,2,35,0,11
	.byte	'CDE',0,4
	.word	474
	.byte	1,24,2,35,0,11
	.byte	'GW',0,4
	.word	474
	.byte	1,23,2,35,0,11
	.byte	'IS',0,4
	.word	474
	.byte	1,22,2,35,0,11
	.byte	'IO',0,4
	.word	474
	.byte	2,20,2,35,0,11
	.byte	'PRS',0,4
	.word	474
	.byte	2,18,2,35,0,11
	.byte	'S',0,4
	.word	474
	.byte	1,17,2,35,0,11
	.byte	'reserved_15',0,4
	.word	474
	.byte	12,5,2,35,0,11
	.byte	'SAV',0,4
	.word	474
	.byte	1,4,2,35,0,11
	.byte	'AV',0,4
	.word	474
	.byte	1,3,2,35,0,11
	.byte	'SV',0,4
	.word	474
	.byte	1,2,2,35,0,11
	.byte	'V',0,4
	.word	474
	.byte	1,1,2,35,0,11
	.byte	'C',0,4
	.word	474
	.byte	1,0,2,35,0,0,31
	.byte	'Ifx_CPU_PSW_Bits',0,16,147,4,3
	.word	20746
	.byte	10
	.byte	'_Ifx_CPU_SEGEN_Bits',0,16,150,4,16,4,11
	.byte	'ADFLIP',0,4
	.word	474
	.byte	8,24,2,35,0,11
	.byte	'ADTYPE',0,4
	.word	474
	.byte	2,22,2,35,0,11
	.byte	'reserved_10',0,4
	.word	474
	.byte	21,1,2,35,0,11
	.byte	'AE',0,4
	.word	474
	.byte	1,0,2,35,0,0,31
	.byte	'Ifx_CPU_SEGEN_Bits',0,16,156,4,3
	.word	20989
	.byte	10
	.byte	'_Ifx_CPU_SMACON_Bits',0,16,159,4,16,4,11
	.byte	'PC',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'reserved_1',0,4
	.word	474
	.byte	1,30,2,35,0,11
	.byte	'PT',0,4
	.word	474
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	474
	.byte	5,24,2,35,0,11
	.byte	'DC',0,4
	.word	474
	.byte	1,23,2,35,0,11
	.byte	'reserved_9',0,4
	.word	474
	.byte	1,22,2,35,0,11
	.byte	'DT',0,4
	.word	474
	.byte	1,21,2,35,0,11
	.byte	'reserved_11',0,4
	.word	474
	.byte	13,8,2,35,0,11
	.byte	'IODT',0,4
	.word	474
	.byte	1,7,2,35,0,11
	.byte	'reserved_25',0,4
	.word	474
	.byte	7,0,2,35,0,0,31
	.byte	'Ifx_CPU_SMACON_Bits',0,16,171,4,3
	.word	21117
	.byte	10
	.byte	'_Ifx_CPU_SPROT_ACCENA_Bits',0,16,174,4,16,4,11
	.byte	'EN',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_SPROT_ACCENA_Bits',0,16,177,4,3
	.word	21358
	.byte	10
	.byte	'_Ifx_CPU_SPROT_ACCENB_Bits',0,16,180,4,16,4,11
	.byte	'reserved_0',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_SPROT_ACCENB_Bits',0,16,183,4,3
	.word	21441
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,16,186,4,16,4,11
	.byte	'EN',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA_Bits',0,16,189,4,3
	.word	21532
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,16,192,4,16,4,11
	.byte	'reserved_0',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB_Bits',0,16,195,4,3
	.word	21623
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_LA_Bits',0,16,198,4,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	451
	.byte	27,0,2,35,0,0,31
	.byte	'Ifx_CPU_SPROT_RGN_LA_Bits',0,16,202,4,3
	.word	21722
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN_UA_Bits',0,16,205,4,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	451
	.byte	27,0,2,35,0,0,31
	.byte	'Ifx_CPU_SPROT_RGN_UA_Bits',0,16,209,4,3
	.word	21829
	.byte	10
	.byte	'_Ifx_CPU_SWEVT_Bits',0,16,212,4,16,4,11
	.byte	'EVTA',0,4
	.word	474
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	474
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	474
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	474
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	474
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	474
	.byte	24,0,2,35,0,0,31
	.byte	'Ifx_CPU_SWEVT_Bits',0,16,220,4,3
	.word	21936
	.byte	10
	.byte	'_Ifx_CPU_SYSCON_Bits',0,16,223,4,16,4,11
	.byte	'FCDSF',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'PROTEN',0,4
	.word	474
	.byte	1,30,2,35,0,11
	.byte	'TPROTEN',0,4
	.word	474
	.byte	1,29,2,35,0,11
	.byte	'IS',0,4
	.word	474
	.byte	1,28,2,35,0,11
	.byte	'IT',0,4
	.word	474
	.byte	1,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	474
	.byte	27,0,2,35,0,0,31
	.byte	'Ifx_CPU_SYSCON_Bits',0,16,231,4,3
	.word	22090
	.byte	10
	.byte	'_Ifx_CPU_TASK_ASI_Bits',0,16,234,4,16,4,11
	.byte	'ASI',0,4
	.word	474
	.byte	5,27,2,35,0,11
	.byte	'reserved_5',0,4
	.word	474
	.byte	27,0,2,35,0,0,31
	.byte	'Ifx_CPU_TASK_ASI_Bits',0,16,238,4,3
	.word	22251
	.byte	10
	.byte	'_Ifx_CPU_TPS_CON_Bits',0,16,241,4,16,4,11
	.byte	'TEXP0',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'TEXP1',0,4
	.word	474
	.byte	1,30,2,35,0,11
	.byte	'TEXP2',0,4
	.word	474
	.byte	1,29,2,35,0,11
	.byte	'reserved_3',0,4
	.word	474
	.byte	13,16,2,35,0,11
	.byte	'TTRAP',0,4
	.word	474
	.byte	1,15,2,35,0,11
	.byte	'reserved_17',0,4
	.word	474
	.byte	15,0,2,35,0,0,31
	.byte	'Ifx_CPU_TPS_CON_Bits',0,16,249,4,3
	.word	22349
	.byte	10
	.byte	'_Ifx_CPU_TPS_TIMER_Bits',0,16,252,4,16,4,11
	.byte	'Timer',0,4
	.word	474
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_TPS_TIMER_Bits',0,16,255,4,3
	.word	22521
	.byte	10
	.byte	'_Ifx_CPU_TR_ADR_Bits',0,16,130,5,16,4,11
	.byte	'ADDR',0,4
	.word	474
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_CPU_TR_ADR_Bits',0,16,133,5,3
	.word	22601
	.byte	10
	.byte	'_Ifx_CPU_TR_EVT_Bits',0,16,136,5,16,4,11
	.byte	'EVTA',0,4
	.word	474
	.byte	3,29,2,35,0,11
	.byte	'BBM',0,4
	.word	474
	.byte	1,28,2,35,0,11
	.byte	'BOD',0,4
	.word	474
	.byte	1,27,2,35,0,11
	.byte	'SUSP',0,4
	.word	474
	.byte	1,26,2,35,0,11
	.byte	'CNT',0,4
	.word	474
	.byte	2,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	474
	.byte	4,20,2,35,0,11
	.byte	'TYP',0,4
	.word	474
	.byte	1,19,2,35,0,11
	.byte	'RNG',0,4
	.word	474
	.byte	1,18,2,35,0,11
	.byte	'reserved_14',0,4
	.word	474
	.byte	1,17,2,35,0,11
	.byte	'ASI_EN',0,4
	.word	474
	.byte	1,16,2,35,0,11
	.byte	'ASI',0,4
	.word	474
	.byte	5,11,2,35,0,11
	.byte	'reserved_21',0,4
	.word	474
	.byte	6,5,2,35,0,11
	.byte	'AST',0,4
	.word	474
	.byte	1,4,2,35,0,11
	.byte	'ALD',0,4
	.word	474
	.byte	1,3,2,35,0,11
	.byte	'reserved_29',0,4
	.word	474
	.byte	3,0,2,35,0,0,31
	.byte	'Ifx_CPU_TR_EVT_Bits',0,16,153,5,3
	.word	22674
	.byte	10
	.byte	'_Ifx_CPU_TRIG_ACC_Bits',0,16,156,5,16,4,11
	.byte	'T0',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'T1',0,4
	.word	474
	.byte	1,30,2,35,0,11
	.byte	'T2',0,4
	.word	474
	.byte	1,29,2,35,0,11
	.byte	'T3',0,4
	.word	474
	.byte	1,28,2,35,0,11
	.byte	'T4',0,4
	.word	474
	.byte	1,27,2,35,0,11
	.byte	'T5',0,4
	.word	474
	.byte	1,26,2,35,0,11
	.byte	'T6',0,4
	.word	474
	.byte	1,25,2,35,0,11
	.byte	'T7',0,4
	.word	474
	.byte	1,24,2,35,0,11
	.byte	'reserved_8',0,4
	.word	474
	.byte	24,0,2,35,0,0,31
	.byte	'Ifx_CPU_TRIG_ACC_Bits',0,16,167,5,3
	.word	22992
	.byte	12,16,175,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14210
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_A',0,16,180,5,3
	.word	23187
	.byte	12,16,183,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14271
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_BIV',0,16,188,5,3
	.word	23246
	.byte	12,16,191,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14350
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_BTV',0,16,196,5,3
	.word	23307
	.byte	12,16,199,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14436
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_CCNT',0,16,204,5,3
	.word	23368
	.byte	12,16,207,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14525
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_CCTRL',0,16,212,5,3
	.word	23430
	.byte	12,16,215,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14671
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_COMPAT',0,16,220,5,3
	.word	23493
	.byte	12,16,223,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14798
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_CORE_ID',0,16,228,5,3
	.word	23557
	.byte	12,16,231,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14896
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_CPR_L',0,16,236,5,3
	.word	23622
	.byte	12,16,239,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	14989
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_CPR_U',0,16,244,5,3
	.word	23685
	.byte	12,16,247,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15082
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_CPU_ID',0,16,252,5,3
	.word	23748
	.byte	12,16,255,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15189
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_CPXE',0,16,132,6,3
	.word	23812
	.byte	12,16,135,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15276
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_CREVT',0,16,140,6,3
	.word	23874
	.byte	12,16,143,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15430
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_CUS_ID',0,16,148,6,3
	.word	23937
	.byte	12,16,151,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15524
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_D',0,16,156,6,3
	.word	24001
	.byte	12,16,159,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15587
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_DATR',0,16,164,6,3
	.word	24060
	.byte	12,16,167,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	15805
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_DBGSR',0,16,172,6,3
	.word	24122
	.byte	12,16,175,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16020
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_DBGTCR',0,16,180,6,3
	.word	24185
	.byte	12,16,183,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16114
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_DCON0',0,16,188,6,3
	.word	24249
	.byte	12,16,191,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16230
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_DCON2',0,16,196,6,3
	.word	24312
	.byte	12,16,199,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16331
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_DCX',0,16,204,6,3
	.word	24375
	.byte	12,16,207,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16424
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_DEADD',0,16,212,6,3
	.word	24436
	.byte	12,16,215,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16504
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_DIEAR',0,16,220,6,3
	.word	24499
	.byte	12,16,223,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16573
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_DIETR',0,16,228,6,3
	.word	24562
	.byte	12,16,231,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16802
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_DMS',0,16,236,6,3
	.word	24625
	.byte	12,16,239,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16895
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_DPR_L',0,16,244,6,3
	.word	24686
	.byte	12,16,247,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	16990
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_DPR_U',0,16,252,6,3
	.word	24749
	.byte	12,16,255,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17085
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_DPRE',0,16,132,7,3
	.word	24812
	.byte	12,16,135,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17175
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_DPWE',0,16,140,7,3
	.word	24874
	.byte	12,16,143,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17265
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_DSTR',0,16,148,7,3
	.word	24936
	.byte	12,16,151,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17589
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_EXEVT',0,16,156,7,3
	.word	24998
	.byte	12,16,159,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17743
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_FCX',0,16,164,7,3
	.word	25061
	.byte	12,16,167,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	17849
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_FPU_TRAP_CON',0,16,172,7,3
	.word	25122
	.byte	12,16,175,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18198
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_FPU_TRAP_OPC',0,16,180,7,3
	.word	25192
	.byte	12,16,183,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18358
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_FPU_TRAP_PC',0,16,188,7,3
	.word	25262
	.byte	12,16,191,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18439
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_FPU_TRAP_SRC1',0,16,196,7,3
	.word	25331
	.byte	12,16,199,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18526
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_FPU_TRAP_SRC2',0,16,204,7,3
	.word	25402
	.byte	12,16,207,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18613
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_FPU_TRAP_SRC3',0,16,212,7,3
	.word	25473
	.byte	12,16,215,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18700
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_ICNT',0,16,220,7,3
	.word	25544
	.byte	12,16,223,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18791
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_ICR',0,16,228,7,3
	.word	25606
	.byte	12,16,231,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	18934
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_ISP',0,16,236,7,3
	.word	25667
	.byte	12,16,239,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19000
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_LCX',0,16,244,7,3
	.word	25728
	.byte	12,16,247,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19106
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_M1CNT',0,16,252,7,3
	.word	25789
	.byte	12,16,255,7,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19199
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_M2CNT',0,16,132,8,3
	.word	25852
	.byte	12,16,135,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19292
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_M3CNT',0,16,140,8,3
	.word	25915
	.byte	12,16,143,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19385
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_PC',0,16,148,8,3
	.word	25978
	.byte	12,16,151,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19470
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_PCON0',0,16,156,8,3
	.word	26038
	.byte	12,16,159,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19586
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_PCON1',0,16,164,8,3
	.word	26101
	.byte	12,16,167,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19697
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_PCON2',0,16,172,8,3
	.word	26164
	.byte	12,16,175,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19798
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_PCXI',0,16,180,8,3
	.word	26227
	.byte	12,16,183,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19928
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_PIEAR',0,16,188,8,3
	.word	26289
	.byte	12,16,191,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	19997
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_PIETR',0,16,196,8,3
	.word	26352
	.byte	12,16,199,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20226
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_PMA0',0,16,204,8,3
	.word	26415
	.byte	12,16,207,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20339
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_PMA1',0,16,212,8,3
	.word	26477
	.byte	12,16,215,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20452
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_PMA2',0,16,220,8,3
	.word	26539
	.byte	12,16,223,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20543
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_PSTR',0,16,228,8,3
	.word	26601
	.byte	12,16,231,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20746
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_PSW',0,16,236,8,3
	.word	26663
	.byte	12,16,239,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	20989
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_SEGEN',0,16,244,8,3
	.word	26724
	.byte	12,16,247,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21117
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_SMACON',0,16,252,8,3
	.word	26787
	.byte	12,16,255,8,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21358
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_SPROT_ACCENA',0,16,132,9,3
	.word	26851
	.byte	12,16,135,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21441
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_SPROT_ACCENB',0,16,140,9,3
	.word	26921
	.byte	12,16,143,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21532
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_SPROT_RGN_ACCENA',0,16,148,9,3
	.word	26991
	.byte	12,16,151,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21623
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_SPROT_RGN_ACCENB',0,16,156,9,3
	.word	27065
	.byte	12,16,159,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21722
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_SPROT_RGN_LA',0,16,164,9,3
	.word	27139
	.byte	12,16,167,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21829
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_SPROT_RGN_UA',0,16,172,9,3
	.word	27209
	.byte	12,16,175,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	21936
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_SWEVT',0,16,180,9,3
	.word	27279
	.byte	12,16,183,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22090
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_SYSCON',0,16,188,9,3
	.word	27342
	.byte	12,16,191,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22251
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_TASK_ASI',0,16,196,9,3
	.word	27406
	.byte	12,16,199,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22349
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_TPS_CON',0,16,204,9,3
	.word	27472
	.byte	12,16,207,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22521
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_TPS_TIMER',0,16,212,9,3
	.word	27537
	.byte	12,16,215,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22601
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_TR_ADR',0,16,220,9,3
	.word	27604
	.byte	12,16,223,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22674
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_TR_EVT',0,16,228,9,3
	.word	27668
	.byte	12,16,231,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	22992
	.byte	4,2,35,0,0,31
	.byte	'Ifx_CPU_TRIG_ACC',0,16,236,9,3
	.word	27732
	.byte	10
	.byte	'_Ifx_CPU_CPR',0,16,247,9,25,8,13
	.byte	'L',0
	.word	23622
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	23685
	.byte	4,2,35,4,0,14
	.word	27798
	.byte	31
	.byte	'Ifx_CPU_CPR',0,16,251,9,3
	.word	27840
	.byte	10
	.byte	'_Ifx_CPU_DPR',0,16,254,9,25,8,13
	.byte	'L',0
	.word	24686
	.byte	4,2,35,0,13
	.byte	'U',0
	.word	24749
	.byte	4,2,35,4,0,14
	.word	27866
	.byte	31
	.byte	'Ifx_CPU_DPR',0,16,130,10,3
	.word	27908
	.byte	10
	.byte	'_Ifx_CPU_SPROT_RGN',0,16,133,10,25,16,13
	.byte	'LA',0
	.word	27139
	.byte	4,2,35,0,13
	.byte	'UA',0
	.word	27209
	.byte	4,2,35,4,13
	.byte	'ACCENA',0
	.word	26991
	.byte	4,2,35,8,13
	.byte	'ACCENB',0
	.word	27065
	.byte	4,2,35,12,0,14
	.word	27934
	.byte	31
	.byte	'Ifx_CPU_SPROT_RGN',0,16,139,10,3
	.word	28016
	.byte	15,12
	.word	27537
	.byte	16,2,0,10
	.byte	'_Ifx_CPU_TPS',0,16,142,10,25,16,13
	.byte	'CON',0
	.word	27472
	.byte	4,2,35,0,13
	.byte	'TIMER',0
	.word	28048
	.byte	12,2,35,4,0,14
	.word	28057
	.byte	31
	.byte	'Ifx_CPU_TPS',0,16,146,10,3
	.word	28105
	.byte	10
	.byte	'_Ifx_CPU_TR',0,16,149,10,25,8,13
	.byte	'EVT',0
	.word	27668
	.byte	4,2,35,0,13
	.byte	'ADR',0
	.word	27604
	.byte	4,2,35,4,0,14
	.word	28131
	.byte	31
	.byte	'Ifx_CPU_TR',0,16,153,10,3
	.word	28176
	.byte	15,176,32
	.word	626
	.byte	16,175,32,0,15,208,223,1
	.word	626
	.byte	16,207,223,1,0,15,248,1
	.word	626
	.byte	16,247,1,0,15,244,29
	.word	626
	.byte	16,243,29,0,15,188,3
	.word	626
	.byte	16,187,3,0,15,232,3
	.word	626
	.byte	16,231,3,0,15,252,23
	.word	626
	.byte	16,251,23,0,15,228,63
	.word	626
	.byte	16,227,63,0,15,128,1
	.word	27866
	.byte	16,15,0,14
	.word	28291
	.byte	15,128,31
	.word	626
	.byte	16,255,30,0,15,64
	.word	27798
	.byte	16,7,0,14
	.word	28317
	.byte	15,192,31
	.word	626
	.byte	16,191,31,0,15,16
	.word	23812
	.byte	16,3,0,15,16
	.word	24812
	.byte	16,3,0,15,16
	.word	24874
	.byte	16,3,0,15,208,7
	.word	626
	.byte	16,207,7,0,14
	.word	28057
	.byte	15,240,23
	.word	626
	.byte	16,239,23,0,15,64
	.word	28131
	.byte	16,7,0,14
	.word	28396
	.byte	15,192,23
	.word	626
	.byte	16,191,23,0,15,232,1
	.word	626
	.byte	16,231,1,0,15,28
	.word	626
	.byte	16,27,0,15,180,1
	.word	626
	.byte	16,179,1,0,15,172,1
	.word	626
	.byte	16,171,1,0,15,64
	.word	24001
	.byte	16,15,0,15,64
	.word	626
	.byte	16,63,0,15,64
	.word	23187
	.byte	16,15,0,10
	.byte	'_Ifx_CPU',0,16,166,10,25,128,128,4,13
	.byte	'reserved_0',0
	.word	28201
	.byte	176,32,2,35,0,13
	.byte	'SEGEN',0
	.word	26724
	.byte	4,3,35,176,32,13
	.byte	'reserved_1034',0
	.word	28212
	.byte	208,223,1,3,35,180,32,13
	.byte	'TASK_ASI',0
	.word	27406
	.byte	4,4,35,132,128,2,13
	.byte	'reserved_8008',0
	.word	28225
	.byte	248,1,4,35,136,128,2,13
	.byte	'PMA0',0
	.word	26415
	.byte	4,4,35,128,130,2,13
	.byte	'PMA1',0
	.word	26477
	.byte	4,4,35,132,130,2,13
	.byte	'PMA2',0
	.word	26539
	.byte	4,4,35,136,130,2,13
	.byte	'reserved_810C',0
	.word	28236
	.byte	244,29,4,35,140,130,2,13
	.byte	'DCON2',0
	.word	24312
	.byte	4,4,35,128,160,2,13
	.byte	'reserved_9004',0
	.word	4312
	.byte	8,4,35,132,160,2,13
	.byte	'SMACON',0
	.word	26787
	.byte	4,4,35,140,160,2,13
	.byte	'DSTR',0
	.word	24936
	.byte	4,4,35,144,160,2,13
	.byte	'reserved_9014',0
	.word	2493
	.byte	4,4,35,148,160,2,13
	.byte	'DATR',0
	.word	24060
	.byte	4,4,35,152,160,2,13
	.byte	'DEADD',0
	.word	24436
	.byte	4,4,35,156,160,2,13
	.byte	'DIEAR',0
	.word	24499
	.byte	4,4,35,160,160,2,13
	.byte	'DIETR',0
	.word	24562
	.byte	4,4,35,164,160,2,13
	.byte	'reserved_9028',0
	.word	3683
	.byte	24,4,35,168,160,2,13
	.byte	'DCON0',0
	.word	24249
	.byte	4,4,35,192,160,2,13
	.byte	'reserved_9044',0
	.word	28247
	.byte	188,3,4,35,196,160,2,13
	.byte	'PSTR',0
	.word	26601
	.byte	4,4,35,128,164,2,13
	.byte	'PCON1',0
	.word	26101
	.byte	4,4,35,132,164,2,13
	.byte	'PCON2',0
	.word	26164
	.byte	4,4,35,136,164,2,13
	.byte	'PCON0',0
	.word	26038
	.byte	4,4,35,140,164,2,13
	.byte	'PIEAR',0
	.word	26289
	.byte	4,4,35,144,164,2,13
	.byte	'PIETR',0
	.word	26352
	.byte	4,4,35,148,164,2,13
	.byte	'reserved_9218',0
	.word	28258
	.byte	232,3,4,35,152,164,2,13
	.byte	'COMPAT',0
	.word	23493
	.byte	4,4,35,128,168,2,13
	.byte	'reserved_9404',0
	.word	28269
	.byte	252,23,4,35,132,168,2,13
	.byte	'FPU_TRAP_CON',0
	.word	25122
	.byte	4,4,35,128,192,2,13
	.byte	'FPU_TRAP_PC',0
	.word	25262
	.byte	4,4,35,132,192,2,13
	.byte	'FPU_TRAP_OPC',0
	.word	25192
	.byte	4,4,35,136,192,2,13
	.byte	'reserved_A00C',0
	.word	2493
	.byte	4,4,35,140,192,2,13
	.byte	'FPU_TRAP_SRC1',0
	.word	25331
	.byte	4,4,35,144,192,2,13
	.byte	'FPU_TRAP_SRC2',0
	.word	25402
	.byte	4,4,35,148,192,2,13
	.byte	'FPU_TRAP_SRC3',0
	.word	25473
	.byte	4,4,35,152,192,2,13
	.byte	'reserved_A01C',0
	.word	28280
	.byte	228,63,4,35,156,192,2,13
	.byte	'DPR',0
	.word	28301
	.byte	128,1,4,35,128,128,3,13
	.byte	'reserved_C080',0
	.word	28306
	.byte	128,31,4,35,128,129,3,13
	.byte	'CPR',0
	.word	28326
	.byte	64,4,35,128,160,3,13
	.byte	'reserved_D040',0
	.word	28331
	.byte	192,31,4,35,192,160,3,13
	.byte	'CPXE',0
	.word	28342
	.byte	16,4,35,128,192,3,13
	.byte	'DPRE',0
	.word	28351
	.byte	16,4,35,144,192,3,13
	.byte	'DPWE',0
	.word	28360
	.byte	16,4,35,160,192,3,13
	.byte	'reserved_E030',0
	.word	28369
	.byte	208,7,4,35,176,192,3,13
	.byte	'TPS',0
	.word	28380
	.byte	16,4,35,128,200,3,13
	.byte	'reserved_E410',0
	.word	28385
	.byte	240,23,4,35,144,200,3,13
	.byte	'TR',0
	.word	28405
	.byte	64,4,35,128,224,3,13
	.byte	'reserved_F040',0
	.word	28410
	.byte	192,23,4,35,192,224,3,13
	.byte	'CCTRL',0
	.word	23430
	.byte	4,4,35,128,248,3,13
	.byte	'CCNT',0
	.word	23368
	.byte	4,4,35,132,248,3,13
	.byte	'ICNT',0
	.word	25544
	.byte	4,4,35,136,248,3,13
	.byte	'M1CNT',0
	.word	25789
	.byte	4,4,35,140,248,3,13
	.byte	'M2CNT',0
	.word	25852
	.byte	4,4,35,144,248,3,13
	.byte	'M3CNT',0
	.word	25915
	.byte	4,4,35,148,248,3,13
	.byte	'reserved_FC18',0
	.word	28421
	.byte	232,1,4,35,152,248,3,13
	.byte	'DBGSR',0
	.word	24122
	.byte	4,4,35,128,250,3,13
	.byte	'reserved_FD04',0
	.word	2493
	.byte	4,4,35,132,250,3,13
	.byte	'EXEVT',0
	.word	24998
	.byte	4,4,35,136,250,3,13
	.byte	'CREVT',0
	.word	23874
	.byte	4,4,35,140,250,3,13
	.byte	'SWEVT',0
	.word	27279
	.byte	4,4,35,144,250,3,13
	.byte	'reserved_FD14',0
	.word	28432
	.byte	28,4,35,148,250,3,13
	.byte	'TRIG_ACC',0
	.word	27732
	.byte	4,4,35,176,250,3,13
	.byte	'reserved_FD34',0
	.word	4652
	.byte	12,4,35,180,250,3,13
	.byte	'DMS',0
	.word	24625
	.byte	4,4,35,192,250,3,13
	.byte	'DCX',0
	.word	24375
	.byte	4,4,35,196,250,3,13
	.byte	'DBGTCR',0
	.word	24185
	.byte	4,4,35,200,250,3,13
	.byte	'reserved_FD4C',0
	.word	28441
	.byte	180,1,4,35,204,250,3,13
	.byte	'PCXI',0
	.word	26227
	.byte	4,4,35,128,252,3,13
	.byte	'PSW',0
	.word	26663
	.byte	4,4,35,132,252,3,13
	.byte	'PC',0
	.word	25978
	.byte	4,4,35,136,252,3,13
	.byte	'reserved_FE0C',0
	.word	4312
	.byte	8,4,35,140,252,3,13
	.byte	'SYSCON',0
	.word	27342
	.byte	4,4,35,148,252,3,13
	.byte	'CPU_ID',0
	.word	23748
	.byte	4,4,35,152,252,3,13
	.byte	'CORE_ID',0
	.word	23557
	.byte	4,4,35,156,252,3,13
	.byte	'BIV',0
	.word	23246
	.byte	4,4,35,160,252,3,13
	.byte	'BTV',0
	.word	23307
	.byte	4,4,35,164,252,3,13
	.byte	'ISP',0
	.word	25667
	.byte	4,4,35,168,252,3,13
	.byte	'ICR',0
	.word	25606
	.byte	4,4,35,172,252,3,13
	.byte	'reserved_FE30',0
	.word	4312
	.byte	8,4,35,176,252,3,13
	.byte	'FCX',0
	.word	25061
	.byte	4,4,35,184,252,3,13
	.byte	'LCX',0
	.word	25728
	.byte	4,4,35,188,252,3,13
	.byte	'reserved_FE40',0
	.word	13365
	.byte	16,4,35,192,252,3,13
	.byte	'CUS_ID',0
	.word	23937
	.byte	4,4,35,208,252,3,13
	.byte	'reserved_FE54',0
	.word	28452
	.byte	172,1,4,35,212,252,3,13
	.byte	'D',0
	.word	28463
	.byte	64,4,35,128,254,3,13
	.byte	'reserved_FF40',0
	.word	28472
	.byte	64,4,35,192,254,3,13
	.byte	'A',0
	.word	28481
	.byte	64,4,35,128,255,3,13
	.byte	'reserved_FFC0',0
	.word	28472
	.byte	64,4,35,192,255,3,0,14
	.word	28490
	.byte	31
	.byte	'Ifx_CPU',0,16,130,11,3
	.word	30281
	.byte	17,9,127,9,1,18
	.byte	'IfxCpu_Id_0',0,0,18
	.byte	'IfxCpu_Id_1',0,1,18
	.byte	'IfxCpu_Id_none',0,2,0,31
	.byte	'IfxCpu_Id',0,9,132,1,3
	.word	30303
	.byte	31
	.byte	'IfxCpu_ResourceCpu',0,9,161,1,3
	.word	9471
	.byte	10
	.byte	'_Ifx_SRC_SRCR_Bits',0,17,45,16,4,11
	.byte	'SRPN',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	626
	.byte	2,6,2,35,1,11
	.byte	'SRE',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'TOS',0,1
	.word	626
	.byte	2,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	626
	.byte	3,0,2,35,1,11
	.byte	'ECC',0,1
	.word	626
	.byte	6,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	626
	.byte	2,0,2,35,2,11
	.byte	'SRR',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'CLRR',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'SETR',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'IOV',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'IOVCLR',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'SWS',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'SWSCLR',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SRC_SRCR_Bits',0,17,62,3
	.word	30401
	.byte	12,17,70,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	30401
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SRC_SRCR',0,17,75,3
	.word	30717
	.byte	10
	.byte	'_Ifx_SRC_AGBT',0,17,86,25,4,13
	.byte	'SR',0
	.word	30717
	.byte	4,2,35,0,0,14
	.word	30777
	.byte	31
	.byte	'Ifx_SRC_AGBT',0,17,89,3
	.word	30809
	.byte	10
	.byte	'_Ifx_SRC_ASCLIN',0,17,92,25,12,13
	.byte	'TX',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	30717
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	30717
	.byte	4,2,35,8,0,14
	.word	30835
	.byte	31
	.byte	'Ifx_SRC_ASCLIN',0,17,97,3
	.word	30894
	.byte	10
	.byte	'_Ifx_SRC_BCUSPB',0,17,100,25,4,13
	.byte	'SBSRC',0
	.word	30717
	.byte	4,2,35,0,0,14
	.word	30922
	.byte	31
	.byte	'Ifx_SRC_BCUSPB',0,17,103,3
	.word	30959
	.byte	15,64
	.word	30717
	.byte	16,15,0,10
	.byte	'_Ifx_SRC_CAN',0,17,106,25,64,13
	.byte	'INT',0
	.word	30987
	.byte	64,2,35,0,0,14
	.word	30996
	.byte	31
	.byte	'Ifx_SRC_CAN',0,17,109,3
	.word	31028
	.byte	10
	.byte	'_Ifx_SRC_CCU6',0,17,112,25,16,13
	.byte	'SR0',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	30717
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	30717
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	30717
	.byte	4,2,35,12,0,14
	.word	31053
	.byte	31
	.byte	'Ifx_SRC_CCU6',0,17,118,3
	.word	31125
	.byte	15,8
	.word	30717
	.byte	16,1,0,10
	.byte	'_Ifx_SRC_CERBERUS',0,17,121,25,8,13
	.byte	'SR',0
	.word	31151
	.byte	8,2,35,0,0,14
	.word	31160
	.byte	31
	.byte	'Ifx_SRC_CERBERUS',0,17,124,3
	.word	31196
	.byte	10
	.byte	'_Ifx_SRC_CIF',0,17,127,25,16,13
	.byte	'MI',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'MIEP',0
	.word	30717
	.byte	4,2,35,4,13
	.byte	'ISP',0
	.word	30717
	.byte	4,2,35,8,13
	.byte	'MJPEG',0
	.word	30717
	.byte	4,2,35,12,0,14
	.word	31226
	.byte	31
	.byte	'Ifx_SRC_CIF',0,17,133,1,3
	.word	31299
	.byte	10
	.byte	'_Ifx_SRC_CPU',0,17,136,1,25,4,13
	.byte	'SBSRC',0
	.word	30717
	.byte	4,2,35,0,0,14
	.word	31325
	.byte	31
	.byte	'Ifx_SRC_CPU',0,17,139,1,3
	.word	31360
	.byte	15,192,1
	.word	30717
	.byte	16,47,0,10
	.byte	'_Ifx_SRC_DMA',0,17,142,1,25,208,1,13
	.byte	'ERR',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'reserved_4',0
	.word	4652
	.byte	12,2,35,4,13
	.byte	'CH',0
	.word	31386
	.byte	192,1,2,35,16,0,14
	.word	31396
	.byte	31
	.byte	'Ifx_SRC_DMA',0,17,147,1,3
	.word	31463
	.byte	10
	.byte	'_Ifx_SRC_DSADC',0,17,150,1,25,8,13
	.byte	'SRM',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'SRA',0
	.word	30717
	.byte	4,2,35,4,0,14
	.word	31489
	.byte	31
	.byte	'Ifx_SRC_DSADC',0,17,154,1,3
	.word	31537
	.byte	10
	.byte	'_Ifx_SRC_EMEM',0,17,157,1,25,4,13
	.byte	'SR',0
	.word	30717
	.byte	4,2,35,0,0,14
	.word	31565
	.byte	31
	.byte	'Ifx_SRC_EMEM',0,17,160,1,3
	.word	31598
	.byte	15,40
	.word	626
	.byte	16,39,0,10
	.byte	'_Ifx_SRC_ERAY',0,17,163,1,25,80,13
	.byte	'INT',0
	.word	31151
	.byte	8,2,35,0,13
	.byte	'TINT',0
	.word	31151
	.byte	8,2,35,8,13
	.byte	'NDAT',0
	.word	31151
	.byte	8,2,35,16,13
	.byte	'MBSC',0
	.word	31151
	.byte	8,2,35,24,13
	.byte	'OBUSY',0
	.word	30717
	.byte	4,2,35,32,13
	.byte	'IBUSY',0
	.word	30717
	.byte	4,2,35,36,13
	.byte	'reserved_28',0
	.word	31625
	.byte	40,2,35,40,0,14
	.word	31634
	.byte	31
	.byte	'Ifx_SRC_ERAY',0,17,172,1,3
	.word	31761
	.byte	10
	.byte	'_Ifx_SRC_ETH',0,17,175,1,25,4,13
	.byte	'SR',0
	.word	30717
	.byte	4,2,35,0,0,14
	.word	31788
	.byte	31
	.byte	'Ifx_SRC_ETH',0,17,178,1,3
	.word	31820
	.byte	10
	.byte	'_Ifx_SRC_FCE',0,17,181,1,25,4,13
	.byte	'SR',0
	.word	30717
	.byte	4,2,35,0,0,14
	.word	31846
	.byte	31
	.byte	'Ifx_SRC_FCE',0,17,184,1,3
	.word	31878
	.byte	10
	.byte	'_Ifx_SRC_FFT',0,17,187,1,25,12,13
	.byte	'DONE',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'ERR',0
	.word	30717
	.byte	4,2,35,4,13
	.byte	'RFS',0
	.word	30717
	.byte	4,2,35,8,0,14
	.word	31904
	.byte	31
	.byte	'Ifx_SRC_FFT',0,17,192,1,3
	.word	31964
	.byte	10
	.byte	'_Ifx_SRC_GPSR',0,17,195,1,25,32,13
	.byte	'SR0',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	30717
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	30717
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	30717
	.byte	4,2,35,12,13
	.byte	'reserved_10',0
	.word	13365
	.byte	16,2,35,16,0,14
	.word	31990
	.byte	31
	.byte	'Ifx_SRC_GPSR',0,17,202,1,3
	.word	32084
	.byte	10
	.byte	'_Ifx_SRC_GPT12',0,17,205,1,25,48,13
	.byte	'CIRQ',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'T2',0
	.word	30717
	.byte	4,2,35,4,13
	.byte	'T3',0
	.word	30717
	.byte	4,2,35,8,13
	.byte	'T4',0
	.word	30717
	.byte	4,2,35,12,13
	.byte	'T5',0
	.word	30717
	.byte	4,2,35,16,13
	.byte	'T6',0
	.word	30717
	.byte	4,2,35,20,13
	.byte	'reserved_18',0
	.word	3683
	.byte	24,2,35,24,0,14
	.word	32111
	.byte	31
	.byte	'Ifx_SRC_GPT12',0,17,214,1,3
	.word	32228
	.byte	15,12
	.word	30717
	.byte	16,2,0,15,32
	.word	30717
	.byte	16,7,0,15,32
	.word	32265
	.byte	16,0,0,15,88
	.word	626
	.byte	16,87,0,15,108
	.word	30717
	.byte	16,26,0,15,96
	.word	626
	.byte	16,95,0,15,96
	.word	32265
	.byte	16,2,0,15,160,3
	.word	626
	.byte	16,159,3,0,15,64
	.word	32265
	.byte	16,1,0,15,192,3
	.word	626
	.byte	16,191,3,0,15,16
	.word	30717
	.byte	16,3,0,15,64
	.word	32350
	.byte	16,3,0,15,192,2
	.word	626
	.byte	16,191,2,0,15,52
	.word	626
	.byte	16,51,0,10
	.byte	'_Ifx_SRC_GTM',0,17,217,1,25,204,18,13
	.byte	'AEIIRQ',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'ARUIRQ',0
	.word	32256
	.byte	12,2,35,4,13
	.byte	'reserved_10',0
	.word	2493
	.byte	4,2,35,16,13
	.byte	'BRCIRQ',0
	.word	30717
	.byte	4,2,35,20,13
	.byte	'CMPIRQ',0
	.word	30717
	.byte	4,2,35,24,13
	.byte	'SPEIRQ',0
	.word	31151
	.byte	8,2,35,28,13
	.byte	'reserved_24',0
	.word	4312
	.byte	8,2,35,36,13
	.byte	'PSM',0
	.word	32274
	.byte	32,2,35,44,13
	.byte	'reserved_4C',0
	.word	32283
	.byte	88,2,35,76,13
	.byte	'DPLL',0
	.word	32292
	.byte	108,3,35,164,1,13
	.byte	'reserved_110',0
	.word	32301
	.byte	96,3,35,144,2,13
	.byte	'ERR',0
	.word	30717
	.byte	4,3,35,240,2,13
	.byte	'reserved_174',0
	.word	4652
	.byte	12,3,35,244,2,13
	.byte	'TIM',0
	.word	32310
	.byte	96,3,35,128,3,13
	.byte	'reserved_1E0',0
	.word	32319
	.byte	160,3,3,35,224,3,13
	.byte	'MCS',0
	.word	32310
	.byte	96,3,35,128,7,13
	.byte	'reserved_3E0',0
	.word	32319
	.byte	160,3,3,35,224,7,13
	.byte	'TOM',0
	.word	32330
	.byte	64,3,35,128,11,13
	.byte	'reserved_5C0',0
	.word	32339
	.byte	192,3,3,35,192,11,13
	.byte	'ATOM',0
	.word	32359
	.byte	64,3,35,128,15,13
	.byte	'reserved_7C0',0
	.word	32368
	.byte	192,2,3,35,192,15,13
	.byte	'MCSW0',0
	.word	32256
	.byte	12,3,35,128,18,13
	.byte	'reserved_90C',0
	.word	32379
	.byte	52,3,35,140,18,13
	.byte	'MCSW1',0
	.word	32256
	.byte	12,3,35,192,18,0,14
	.word	32388
	.byte	31
	.byte	'Ifx_SRC_GTM',0,17,243,1,3
	.word	32848
	.byte	10
	.byte	'_Ifx_SRC_HSCT',0,17,246,1,25,4,13
	.byte	'SR',0
	.word	30717
	.byte	4,2,35,0,0,14
	.word	32874
	.byte	31
	.byte	'Ifx_SRC_HSCT',0,17,249,1,3
	.word	32907
	.byte	10
	.byte	'_Ifx_SRC_HSSL',0,17,252,1,25,16,13
	.byte	'COK',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'RDI',0
	.word	30717
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	30717
	.byte	4,2,35,8,13
	.byte	'TRG',0
	.word	30717
	.byte	4,2,35,12,0,14
	.word	32934
	.byte	31
	.byte	'Ifx_SRC_HSSL',0,17,130,2,3
	.word	33007
	.byte	15,56
	.word	626
	.byte	16,55,0,10
	.byte	'_Ifx_SRC_I2C',0,17,133,2,25,80,13
	.byte	'BREQ',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'LBREQ',0
	.word	30717
	.byte	4,2,35,4,13
	.byte	'SREQ',0
	.word	30717
	.byte	4,2,35,8,13
	.byte	'LSREQ',0
	.word	30717
	.byte	4,2,35,12,13
	.byte	'ERR',0
	.word	30717
	.byte	4,2,35,16,13
	.byte	'P',0
	.word	30717
	.byte	4,2,35,20,13
	.byte	'reserved_18',0
	.word	33034
	.byte	56,2,35,24,0,14
	.word	33043
	.byte	31
	.byte	'Ifx_SRC_I2C',0,17,142,2,3
	.word	33166
	.byte	10
	.byte	'_Ifx_SRC_LMU',0,17,145,2,25,4,13
	.byte	'SR',0
	.word	30717
	.byte	4,2,35,0,0,14
	.word	33192
	.byte	31
	.byte	'Ifx_SRC_LMU',0,17,148,2,3
	.word	33224
	.byte	10
	.byte	'_Ifx_SRC_MSC',0,17,151,2,25,20,13
	.byte	'SR0',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	30717
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	30717
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	30717
	.byte	4,2,35,12,13
	.byte	'SR4',0
	.word	30717
	.byte	4,2,35,16,0,14
	.word	33250
	.byte	31
	.byte	'Ifx_SRC_MSC',0,17,158,2,3
	.word	33335
	.byte	10
	.byte	'_Ifx_SRC_PMU',0,17,161,2,25,4,13
	.byte	'SR',0
	.word	30717
	.byte	4,2,35,0,0,14
	.word	33361
	.byte	31
	.byte	'Ifx_SRC_PMU',0,17,164,2,3
	.word	33393
	.byte	10
	.byte	'_Ifx_SRC_PSI5',0,17,167,2,25,32,13
	.byte	'SR',0
	.word	32265
	.byte	32,2,35,0,0,14
	.word	33419
	.byte	31
	.byte	'Ifx_SRC_PSI5',0,17,170,2,3
	.word	33452
	.byte	10
	.byte	'_Ifx_SRC_PSI5S',0,17,173,2,25,32,13
	.byte	'SR',0
	.word	32265
	.byte	32,2,35,0,0,14
	.word	33479
	.byte	31
	.byte	'Ifx_SRC_PSI5S',0,17,176,2,3
	.word	33513
	.byte	10
	.byte	'_Ifx_SRC_QSPI',0,17,179,2,25,24,13
	.byte	'TX',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'RX',0
	.word	30717
	.byte	4,2,35,4,13
	.byte	'ERR',0
	.word	30717
	.byte	4,2,35,8,13
	.byte	'PT',0
	.word	30717
	.byte	4,2,35,12,13
	.byte	'HC',0
	.word	30717
	.byte	4,2,35,16,13
	.byte	'U',0
	.word	30717
	.byte	4,2,35,20,0,14
	.word	33541
	.byte	31
	.byte	'Ifx_SRC_QSPI',0,17,187,2,3
	.word	33634
	.byte	10
	.byte	'_Ifx_SRC_SCR',0,17,190,2,25,4,13
	.byte	'SR',0
	.word	30717
	.byte	4,2,35,0,0,14
	.word	33661
	.byte	31
	.byte	'Ifx_SRC_SCR',0,17,193,2,3
	.word	33693
	.byte	10
	.byte	'_Ifx_SRC_SCU',0,17,196,2,25,20,13
	.byte	'DTS',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'ERU',0
	.word	32350
	.byte	16,2,35,4,0,14
	.word	33719
	.byte	31
	.byte	'Ifx_SRC_SCU',0,17,200,2,3
	.word	33765
	.byte	15,24
	.word	30717
	.byte	16,5,0,10
	.byte	'_Ifx_SRC_SENT',0,17,203,2,25,24,13
	.byte	'SR',0
	.word	33791
	.byte	24,2,35,0,0,14
	.word	33800
	.byte	31
	.byte	'Ifx_SRC_SENT',0,17,206,2,3
	.word	33833
	.byte	10
	.byte	'_Ifx_SRC_SMU',0,17,209,2,25,12,13
	.byte	'SR',0
	.word	32256
	.byte	12,2,35,0,0,14
	.word	33860
	.byte	31
	.byte	'Ifx_SRC_SMU',0,17,212,2,3
	.word	33892
	.byte	10
	.byte	'_Ifx_SRC_STM',0,17,215,2,25,8,13
	.byte	'SR0',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	30717
	.byte	4,2,35,4,0,14
	.word	33918
	.byte	31
	.byte	'Ifx_SRC_STM',0,17,219,2,3
	.word	33964
	.byte	10
	.byte	'_Ifx_SRC_VADCCG',0,17,222,2,25,16,13
	.byte	'SR0',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	30717
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	30717
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	30717
	.byte	4,2,35,12,0,14
	.word	33990
	.byte	31
	.byte	'Ifx_SRC_VADCCG',0,17,228,2,3
	.word	34065
	.byte	10
	.byte	'_Ifx_SRC_VADCG',0,17,231,2,25,16,13
	.byte	'SR0',0
	.word	30717
	.byte	4,2,35,0,13
	.byte	'SR1',0
	.word	30717
	.byte	4,2,35,4,13
	.byte	'SR2',0
	.word	30717
	.byte	4,2,35,8,13
	.byte	'SR3',0
	.word	30717
	.byte	4,2,35,12,0,14
	.word	34094
	.byte	31
	.byte	'Ifx_SRC_VADCG',0,17,237,2,3
	.word	34168
	.byte	10
	.byte	'_Ifx_SRC_XBAR',0,17,240,2,25,4,13
	.byte	'SRC',0
	.word	30717
	.byte	4,2,35,0,0,14
	.word	34196
	.byte	31
	.byte	'Ifx_SRC_XBAR',0,17,243,2,3
	.word	34230
	.byte	15,4
	.word	30777
	.byte	16,0,0,14
	.word	34257
	.byte	10
	.byte	'_Ifx_SRC_GAGBT',0,17,128,3,25,4,13
	.byte	'AGBT',0
	.word	34266
	.byte	4,2,35,0,0,14
	.word	34271
	.byte	31
	.byte	'Ifx_SRC_GAGBT',0,17,131,3,3
	.word	34307
	.byte	15,48
	.word	30835
	.byte	16,3,0,14
	.word	34335
	.byte	10
	.byte	'_Ifx_SRC_GASCLIN',0,17,134,3,25,48,13
	.byte	'ASCLIN',0
	.word	34344
	.byte	48,2,35,0,0,14
	.word	34349
	.byte	31
	.byte	'Ifx_SRC_GASCLIN',0,17,137,3,3
	.word	34389
	.byte	14
	.word	30922
	.byte	10
	.byte	'_Ifx_SRC_GBCU',0,17,140,3,25,4,13
	.byte	'SPB',0
	.word	34419
	.byte	4,2,35,0,0,14
	.word	34424
	.byte	31
	.byte	'Ifx_SRC_GBCU',0,17,143,3,3
	.word	34458
	.byte	15,64
	.word	30996
	.byte	16,0,0,14
	.word	34485
	.byte	10
	.byte	'_Ifx_SRC_GCAN',0,17,146,3,25,64,13
	.byte	'CAN',0
	.word	34494
	.byte	64,2,35,0,0,14
	.word	34499
	.byte	31
	.byte	'Ifx_SRC_GCAN',0,17,149,3,3
	.word	34533
	.byte	15,32
	.word	31053
	.byte	16,1,0,14
	.word	34560
	.byte	10
	.byte	'_Ifx_SRC_GCCU6',0,17,152,3,25,32,13
	.byte	'CCU6',0
	.word	34569
	.byte	32,2,35,0,0,14
	.word	34574
	.byte	31
	.byte	'Ifx_SRC_GCCU6',0,17,155,3,3
	.word	34610
	.byte	14
	.word	31160
	.byte	10
	.byte	'_Ifx_SRC_GCERBERUS',0,17,158,3,25,8,13
	.byte	'CERBERUS',0
	.word	34638
	.byte	8,2,35,0,0,14
	.word	34643
	.byte	31
	.byte	'Ifx_SRC_GCERBERUS',0,17,161,3,3
	.word	34687
	.byte	15,16
	.word	31226
	.byte	16,0,0,14
	.word	34719
	.byte	10
	.byte	'_Ifx_SRC_GCIF',0,17,164,3,25,16,13
	.byte	'CIF',0
	.word	34728
	.byte	16,2,35,0,0,14
	.word	34733
	.byte	31
	.byte	'Ifx_SRC_GCIF',0,17,167,3,3
	.word	34767
	.byte	15,8
	.word	31325
	.byte	16,1,0,14
	.word	34794
	.byte	10
	.byte	'_Ifx_SRC_GCPU',0,17,170,3,25,8,13
	.byte	'CPU',0
	.word	34803
	.byte	8,2,35,0,0,14
	.word	34808
	.byte	31
	.byte	'Ifx_SRC_GCPU',0,17,173,3,3
	.word	34842
	.byte	15,208,1
	.word	31396
	.byte	16,0,0,14
	.word	34869
	.byte	10
	.byte	'_Ifx_SRC_GDMA',0,17,176,3,25,208,1,13
	.byte	'DMA',0
	.word	34879
	.byte	208,1,2,35,0,0,14
	.word	34884
	.byte	31
	.byte	'Ifx_SRC_GDMA',0,17,179,3,3
	.word	34920
	.byte	14
	.word	31489
	.byte	14
	.word	31489
	.byte	14
	.word	31489
	.byte	10
	.byte	'_Ifx_SRC_GDSADC',0,17,182,3,25,32,13
	.byte	'DSADC0',0
	.word	34947
	.byte	8,2,35,0,13
	.byte	'reserved_8',0
	.word	4312
	.byte	8,2,35,8,13
	.byte	'DSADC2',0
	.word	34952
	.byte	8,2,35,16,13
	.byte	'DSADC3',0
	.word	34957
	.byte	8,2,35,24,0,14
	.word	34962
	.byte	31
	.byte	'Ifx_SRC_GDSADC',0,17,188,3,3
	.word	35053
	.byte	15,4
	.word	31565
	.byte	16,0,0,14
	.word	35082
	.byte	10
	.byte	'_Ifx_SRC_GEMEM',0,17,191,3,25,4,13
	.byte	'EMEM',0
	.word	35091
	.byte	4,2,35,0,0,14
	.word	35096
	.byte	31
	.byte	'Ifx_SRC_GEMEM',0,17,194,3,3
	.word	35132
	.byte	15,80
	.word	31634
	.byte	16,0,0,14
	.word	35160
	.byte	10
	.byte	'_Ifx_SRC_GERAY',0,17,197,3,25,80,13
	.byte	'ERAY',0
	.word	35169
	.byte	80,2,35,0,0,14
	.word	35174
	.byte	31
	.byte	'Ifx_SRC_GERAY',0,17,200,3,3
	.word	35210
	.byte	15,4
	.word	31788
	.byte	16,0,0,14
	.word	35238
	.byte	10
	.byte	'_Ifx_SRC_GETH',0,17,203,3,25,4,13
	.byte	'ETH',0
	.word	35247
	.byte	4,2,35,0,0,14
	.word	35252
	.byte	31
	.byte	'Ifx_SRC_GETH',0,17,206,3,3
	.word	35286
	.byte	15,4
	.word	31846
	.byte	16,0,0,14
	.word	35313
	.byte	10
	.byte	'_Ifx_SRC_GFCE',0,17,209,3,25,4,13
	.byte	'FCE',0
	.word	35322
	.byte	4,2,35,0,0,14
	.word	35327
	.byte	31
	.byte	'Ifx_SRC_GFCE',0,17,212,3,3
	.word	35361
	.byte	15,12
	.word	31904
	.byte	16,0,0,14
	.word	35388
	.byte	10
	.byte	'_Ifx_SRC_GFFT',0,17,215,3,25,12,13
	.byte	'FFT',0
	.word	35397
	.byte	12,2,35,0,0,14
	.word	35402
	.byte	31
	.byte	'Ifx_SRC_GFFT',0,17,218,3,3
	.word	35436
	.byte	15,64
	.word	31990
	.byte	16,1,0,14
	.word	35463
	.byte	10
	.byte	'_Ifx_SRC_GGPSR',0,17,221,3,25,64,13
	.byte	'GPSR',0
	.word	35472
	.byte	64,2,35,0,0,14
	.word	35477
	.byte	31
	.byte	'Ifx_SRC_GGPSR',0,17,224,3,3
	.word	35513
	.byte	15,48
	.word	32111
	.byte	16,0,0,14
	.word	35541
	.byte	10
	.byte	'_Ifx_SRC_GGPT12',0,17,227,3,25,48,13
	.byte	'GPT12',0
	.word	35550
	.byte	48,2,35,0,0,14
	.word	35555
	.byte	31
	.byte	'Ifx_SRC_GGPT12',0,17,230,3,3
	.word	35593
	.byte	15,204,18
	.word	32388
	.byte	16,0,0,14
	.word	35622
	.byte	10
	.byte	'_Ifx_SRC_GGTM',0,17,233,3,25,204,18,13
	.byte	'GTM',0
	.word	35632
	.byte	204,18,2,35,0,0,14
	.word	35637
	.byte	31
	.byte	'Ifx_SRC_GGTM',0,17,236,3,3
	.word	35673
	.byte	15,4
	.word	32874
	.byte	16,0,0,14
	.word	35700
	.byte	10
	.byte	'_Ifx_SRC_GHSCT',0,17,239,3,25,4,13
	.byte	'HSCT',0
	.word	35709
	.byte	4,2,35,0,0,14
	.word	35714
	.byte	31
	.byte	'Ifx_SRC_GHSCT',0,17,242,3,3
	.word	35750
	.byte	15,64
	.word	32934
	.byte	16,3,0,14
	.word	35778
	.byte	10
	.byte	'_Ifx_SRC_GHSSL',0,17,245,3,25,68,13
	.byte	'HSSL',0
	.word	35787
	.byte	64,2,35,0,13
	.byte	'EXI',0
	.word	30717
	.byte	4,2,35,64,0,14
	.word	35792
	.byte	31
	.byte	'Ifx_SRC_GHSSL',0,17,249,3,3
	.word	35841
	.byte	15,80
	.word	33043
	.byte	16,0,0,14
	.word	35869
	.byte	10
	.byte	'_Ifx_SRC_GI2C',0,17,252,3,25,80,13
	.byte	'I2C',0
	.word	35878
	.byte	80,2,35,0,0,14
	.word	35883
	.byte	31
	.byte	'Ifx_SRC_GI2C',0,17,255,3,3
	.word	35917
	.byte	15,4
	.word	33192
	.byte	16,0,0,14
	.word	35944
	.byte	10
	.byte	'_Ifx_SRC_GLMU',0,17,130,4,25,4,13
	.byte	'LMU',0
	.word	35953
	.byte	4,2,35,0,0,14
	.word	35958
	.byte	31
	.byte	'Ifx_SRC_GLMU',0,17,133,4,3
	.word	35992
	.byte	15,40
	.word	33250
	.byte	16,1,0,14
	.word	36019
	.byte	10
	.byte	'_Ifx_SRC_GMSC',0,17,136,4,25,40,13
	.byte	'MSC',0
	.word	36028
	.byte	40,2,35,0,0,14
	.word	36033
	.byte	31
	.byte	'Ifx_SRC_GMSC',0,17,139,4,3
	.word	36067
	.byte	15,8
	.word	33361
	.byte	16,1,0,14
	.word	36094
	.byte	10
	.byte	'_Ifx_SRC_GPMU',0,17,142,4,25,8,13
	.byte	'PMU',0
	.word	36103
	.byte	8,2,35,0,0,14
	.word	36108
	.byte	31
	.byte	'Ifx_SRC_GPMU',0,17,145,4,3
	.word	36142
	.byte	15,32
	.word	33419
	.byte	16,0,0,14
	.word	36169
	.byte	10
	.byte	'_Ifx_SRC_GPSI5',0,17,148,4,25,32,13
	.byte	'PSI5',0
	.word	36178
	.byte	32,2,35,0,0,14
	.word	36183
	.byte	31
	.byte	'Ifx_SRC_GPSI5',0,17,151,4,3
	.word	36219
	.byte	15,32
	.word	33479
	.byte	16,0,0,14
	.word	36247
	.byte	10
	.byte	'_Ifx_SRC_GPSI5S',0,17,154,4,25,32,13
	.byte	'PSI5S',0
	.word	36256
	.byte	32,2,35,0,0,14
	.word	36261
	.byte	31
	.byte	'Ifx_SRC_GPSI5S',0,17,157,4,3
	.word	36299
	.byte	15,96
	.word	33541
	.byte	16,3,0,14
	.word	36328
	.byte	10
	.byte	'_Ifx_SRC_GQSPI',0,17,160,4,25,96,13
	.byte	'QSPI',0
	.word	36337
	.byte	96,2,35,0,0,14
	.word	36342
	.byte	31
	.byte	'Ifx_SRC_GQSPI',0,17,163,4,3
	.word	36378
	.byte	15,4
	.word	33661
	.byte	16,0,0,14
	.word	36406
	.byte	10
	.byte	'_Ifx_SRC_GSCR',0,17,166,4,25,4,13
	.byte	'SCR',0
	.word	36415
	.byte	4,2,35,0,0,14
	.word	36420
	.byte	31
	.byte	'Ifx_SRC_GSCR',0,17,169,4,3
	.word	36454
	.byte	14
	.word	33719
	.byte	10
	.byte	'_Ifx_SRC_GSCU',0,17,172,4,25,20,13
	.byte	'SCU',0
	.word	36481
	.byte	20,2,35,0,0,14
	.word	36486
	.byte	31
	.byte	'Ifx_SRC_GSCU',0,17,175,4,3
	.word	36520
	.byte	15,24
	.word	33800
	.byte	16,0,0,14
	.word	36547
	.byte	10
	.byte	'_Ifx_SRC_GSENT',0,17,178,4,25,24,13
	.byte	'SENT',0
	.word	36556
	.byte	24,2,35,0,0,14
	.word	36561
	.byte	31
	.byte	'Ifx_SRC_GSENT',0,17,181,4,3
	.word	36597
	.byte	15,12
	.word	33860
	.byte	16,0,0,14
	.word	36625
	.byte	10
	.byte	'_Ifx_SRC_GSMU',0,17,184,4,25,12,13
	.byte	'SMU',0
	.word	36634
	.byte	12,2,35,0,0,14
	.word	36639
	.byte	31
	.byte	'Ifx_SRC_GSMU',0,17,187,4,3
	.word	36673
	.byte	15,16
	.word	33918
	.byte	16,1,0,14
	.word	36700
	.byte	10
	.byte	'_Ifx_SRC_GSTM',0,17,190,4,25,16,13
	.byte	'STM',0
	.word	36709
	.byte	16,2,35,0,0,14
	.word	36714
	.byte	31
	.byte	'Ifx_SRC_GSTM',0,17,193,4,3
	.word	36748
	.byte	15,64
	.word	34094
	.byte	16,3,0,14
	.word	36775
	.byte	15,224,1
	.word	626
	.byte	16,223,1,0,15,32
	.word	33990
	.byte	16,1,0,14
	.word	36800
	.byte	10
	.byte	'_Ifx_SRC_GVADC',0,17,196,4,25,192,2,13
	.byte	'G',0
	.word	36784
	.byte	64,2,35,0,13
	.byte	'reserved_40',0
	.word	36789
	.byte	224,1,2,35,64,13
	.byte	'CG',0
	.word	36809
	.byte	32,3,35,160,2,0,14
	.word	36814
	.byte	31
	.byte	'Ifx_SRC_GVADC',0,17,201,4,3
	.word	36883
	.byte	14
	.word	34196
	.byte	10
	.byte	'_Ifx_SRC_GXBAR',0,17,204,4,25,4,13
	.byte	'XBAR',0
	.word	36911
	.byte	4,2,35,0,0,14
	.word	36916
	.byte	31
	.byte	'Ifx_SRC_GXBAR',0,17,207,4,3
	.word	36952
	.byte	10
	.byte	'_Ifx_SCU_ACCEN0_Bits',0,4,45,16,4,11
	.byte	'EN0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_ACCEN0_Bits',0,4,79,3
	.word	36980
	.byte	10
	.byte	'_Ifx_SCU_ACCEN1_Bits',0,4,82,16,4,11
	.byte	'reserved_0',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_SCU_ACCEN1_Bits',0,4,85,3
	.word	37537
	.byte	10
	.byte	'_Ifx_SCU_ARSTDIS_Bits',0,4,88,16,4,11
	.byte	'STM0DIS',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'STM1DIS',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'STM2DIS',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	451
	.byte	29,0,2,35,0,0,31
	.byte	'Ifx_SCU_ARSTDIS_Bits',0,4,94,3
	.word	37614
	.byte	10
	.byte	'_Ifx_SCU_CCUCON0_Bits',0,4,97,16,4,11
	.byte	'BAUD1DIV',0,1
	.word	626
	.byte	4,4,2,35,0,11
	.byte	'BAUD2DIV',0,1
	.word	626
	.byte	4,0,2,35,0,11
	.byte	'SRIDIV',0,1
	.word	626
	.byte	4,4,2,35,1,11
	.byte	'LPDIV',0,1
	.word	626
	.byte	4,0,2,35,1,11
	.byte	'SPBDIV',0,1
	.word	626
	.byte	4,4,2,35,2,11
	.byte	'FSI2DIV',0,1
	.word	626
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	626
	.byte	2,0,2,35,2,11
	.byte	'FSIDIV',0,1
	.word	626
	.byte	2,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	626
	.byte	2,4,2,35,3,11
	.byte	'CLKSEL',0,1
	.word	626
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_CCUCON0_Bits',0,4,111,3
	.word	37750
	.byte	10
	.byte	'_Ifx_SCU_CCUCON1_Bits',0,4,114,16,4,11
	.byte	'CANDIV',0,1
	.word	626
	.byte	4,4,2,35,0,11
	.byte	'ERAYDIV',0,1
	.word	626
	.byte	4,0,2,35,0,11
	.byte	'STMDIV',0,1
	.word	626
	.byte	4,4,2,35,1,11
	.byte	'GTMDIV',0,1
	.word	626
	.byte	4,0,2,35,1,11
	.byte	'ETHDIV',0,1
	.word	626
	.byte	4,4,2,35,2,11
	.byte	'ASCLINFDIV',0,1
	.word	626
	.byte	4,0,2,35,2,11
	.byte	'ASCLINSDIV',0,1
	.word	626
	.byte	4,4,2,35,3,11
	.byte	'INSEL',0,1
	.word	626
	.byte	2,2,2,35,3,11
	.byte	'UP',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_CCUCON1_Bits',0,4,126,3
	.word	38030
	.byte	10
	.byte	'_Ifx_SCU_CCUCON2_Bits',0,4,129,1,16,4,11
	.byte	'BBBDIV',0,1
	.word	626
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	451
	.byte	26,2,2,35,0,11
	.byte	'UP',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_CCUCON2_Bits',0,4,135,1,3
	.word	38268
	.byte	10
	.byte	'_Ifx_SCU_CCUCON3_Bits',0,4,138,1,16,4,11
	.byte	'PLLDIV',0,1
	.word	626
	.byte	6,2,2,35,0,11
	.byte	'PLLSEL',0,1
	.word	626
	.byte	2,0,2,35,0,11
	.byte	'PLLERAYDIV',0,1
	.word	626
	.byte	6,2,2,35,1,11
	.byte	'PLLERAYSEL',0,1
	.word	626
	.byte	2,0,2,35,1,11
	.byte	'SRIDIV',0,1
	.word	626
	.byte	6,2,2,35,2,11
	.byte	'SRISEL',0,1
	.word	626
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	5,3,2,35,3,11
	.byte	'SLCK',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'UP',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_CCUCON3_Bits',0,4,150,1,3
	.word	38396
	.byte	10
	.byte	'_Ifx_SCU_CCUCON4_Bits',0,4,153,1,16,4,11
	.byte	'SPBDIV',0,1
	.word	626
	.byte	6,2,2,35,0,11
	.byte	'SPBSEL',0,1
	.word	626
	.byte	2,0,2,35,0,11
	.byte	'GTMDIV',0,1
	.word	626
	.byte	6,2,2,35,1,11
	.byte	'GTMSEL',0,1
	.word	626
	.byte	2,0,2,35,1,11
	.byte	'STMDIV',0,1
	.word	626
	.byte	6,2,2,35,2,11
	.byte	'STMSEL',0,1
	.word	626
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	5,3,2,35,3,11
	.byte	'SLCK',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'UP',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_CCUCON4_Bits',0,4,165,1,3
	.word	38639
	.byte	10
	.byte	'_Ifx_SCU_CCUCON5_Bits',0,4,168,1,16,4,11
	.byte	'MAXDIV',0,1
	.word	626
	.byte	4,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	451
	.byte	26,2,2,35,0,11
	.byte	'UP',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_CCUCON5_Bits',0,4,174,1,3
	.word	38874
	.byte	10
	.byte	'_Ifx_SCU_CCUCON6_Bits',0,4,177,1,16,4,11
	.byte	'CPU0DIV',0,1
	.word	626
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	451
	.byte	26,0,2,35,0,0,31
	.byte	'Ifx_SCU_CCUCON6_Bits',0,4,181,1,3
	.word	39002
	.byte	10
	.byte	'_Ifx_SCU_CCUCON7_Bits',0,4,184,1,16,4,11
	.byte	'CPU1DIV',0,1
	.word	626
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	451
	.byte	26,0,2,35,0,0,31
	.byte	'Ifx_SCU_CCUCON7_Bits',0,4,188,1,3
	.word	39102
	.byte	10
	.byte	'_Ifx_SCU_CHIPID_Bits',0,4,191,1,16,4,11
	.byte	'CHREV',0,1
	.word	626
	.byte	6,2,2,35,0,11
	.byte	'CHTEC',0,1
	.word	626
	.byte	2,0,2,35,0,11
	.byte	'CHID',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'EEA',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'UCODE',0,1
	.word	626
	.byte	7,0,2,35,2,11
	.byte	'FSIZE',0,1
	.word	626
	.byte	4,4,2,35,3,11
	.byte	'SP',0,1
	.word	626
	.byte	2,2,2,35,3,11
	.byte	'SEC',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_CHIPID_Bits',0,4,202,1,3
	.word	39202
	.byte	10
	.byte	'_Ifx_SCU_DTSCON_Bits',0,4,205,1,16,4,11
	.byte	'PWD',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'START',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	626
	.byte	2,4,2,35,0,11
	.byte	'CAL',0,4
	.word	451
	.byte	20,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	7,1,2,35,3,11
	.byte	'SLCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_DTSCON_Bits',0,4,213,1,3
	.word	39410
	.byte	10
	.byte	'_Ifx_SCU_DTSLIM_Bits',0,4,216,1,16,4,11
	.byte	'LOWER',0,2
	.word	643
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	626
	.byte	5,1,2,35,1,11
	.byte	'LLU',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'UPPER',0,2
	.word	643
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	626
	.byte	4,2,2,35,3,11
	.byte	'SLCK',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'UOF',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_DTSLIM_Bits',0,4,225,1,3
	.word	39575
	.byte	10
	.byte	'_Ifx_SCU_DTSSTAT_Bits',0,4,228,1,16,4,11
	.byte	'RESULT',0,2
	.word	643
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	626
	.byte	4,2,2,35,1,11
	.byte	'RDY',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'BUSY',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_SCU_DTSSTAT_Bits',0,4,235,1,3
	.word	39758
	.byte	10
	.byte	'_Ifx_SCU_EICR_Bits',0,4,238,1,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	4,4,2,35,0,11
	.byte	'EXIS0',0,1
	.word	626
	.byte	3,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'FEN0',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'REN0',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'LDEN0',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'EIEN0',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'INP0',0,1
	.word	626
	.byte	3,1,2,35,1,11
	.byte	'reserved_15',0,4
	.word	451
	.byte	5,12,2,35,0,11
	.byte	'EXIS1',0,1
	.word	626
	.byte	3,1,2,35,2,11
	.byte	'reserved_23',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'FEN1',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'REN1',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'LDEN1',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'EIEN1',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'INP1',0,1
	.word	626
	.byte	3,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EICR_Bits',0,4,129,2,3
	.word	39912
	.byte	10
	.byte	'_Ifx_SCU_EIFR_Bits',0,4,132,2,16,4,11
	.byte	'INTF0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'INTF1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'INTF2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'INTF3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'INTF4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'INTF5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'INTF6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'INTF7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	451
	.byte	24,0,2,35,0,0,31
	.byte	'Ifx_SCU_EIFR_Bits',0,4,143,2,3
	.word	40276
	.byte	10
	.byte	'_Ifx_SCU_EMSR_Bits',0,4,146,2,16,4,11
	.byte	'POL',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'MODE',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'ENON',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'PSEL',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	643
	.byte	12,0,2,35,0,11
	.byte	'EMSF',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'SEMSF',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	626
	.byte	6,0,2,35,2,11
	.byte	'EMSFM',0,1
	.word	626
	.byte	2,6,2,35,3,11
	.byte	'SEMSFM',0,1
	.word	626
	.byte	2,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	626
	.byte	4,0,2,35,3,0,31
	.byte	'Ifx_SCU_EMSR_Bits',0,4,159,2,3
	.word	40487
	.byte	10
	.byte	'_Ifx_SCU_ESRCFG_Bits',0,4,162,2,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	7,1,2,35,0,11
	.byte	'EDCON',0,2
	.word	643
	.byte	2,7,2,35,0,11
	.byte	'reserved_9',0,4
	.word	451
	.byte	23,0,2,35,0,0,31
	.byte	'Ifx_SCU_ESRCFG_Bits',0,4,167,2,3
	.word	40739
	.byte	10
	.byte	'_Ifx_SCU_ESROCFG_Bits',0,4,170,2,16,4,11
	.byte	'ARI',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'ARC',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	451
	.byte	30,0,2,35,0,0,31
	.byte	'Ifx_SCU_ESROCFG_Bits',0,4,175,2,3
	.word	40857
	.byte	10
	.byte	'_Ifx_SCU_EVR13CON_Bits',0,4,178,2,16,4,11
	.byte	'reserved_0',0,4
	.word	451
	.byte	28,4,2,35,0,11
	.byte	'EVR13OFF',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'BPEVR13OFF',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVR13CON_Bits',0,4,185,2,3
	.word	40968
	.byte	10
	.byte	'_Ifx_SCU_EVR33CON_Bits',0,4,188,2,16,4,11
	.byte	'reserved_0',0,4
	.word	451
	.byte	28,4,2,35,0,11
	.byte	'EVR33OFF',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'BPEVR33OFF',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVR33CON_Bits',0,4,195,2,3
	.word	41131
	.byte	10
	.byte	'_Ifx_SCU_EVRADCSTAT_Bits',0,4,198,2,16,4,11
	.byte	'ADC13V',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'ADC33V',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'ADCSWDV',0,1
	.word	626
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	7,1,2,35,3,11
	.byte	'VAL',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVRADCSTAT_Bits',0,4,205,2,3
	.word	41294
	.byte	10
	.byte	'_Ifx_SCU_EVRDVSTAT_Bits',0,4,208,2,16,4,11
	.byte	'DVS13TRIM',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'DVS33TRIM',0,1
	.word	626
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	7,1,2,35,3,11
	.byte	'VAL',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVRDVSTAT_Bits',0,4,215,2,3
	.word	41452
	.byte	10
	.byte	'_Ifx_SCU_EVRMONCTRL_Bits',0,4,218,2,16,4,11
	.byte	'EVR13OVMOD',0,1
	.word	626
	.byte	2,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	626
	.byte	2,4,2,35,0,11
	.byte	'EVR13UVMOD',0,1
	.word	626
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	626
	.byte	2,0,2,35,0,11
	.byte	'EVR33OVMOD',0,1
	.word	626
	.byte	2,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	626
	.byte	2,4,2,35,1,11
	.byte	'EVR33UVMOD',0,1
	.word	626
	.byte	2,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	626
	.byte	2,0,2,35,1,11
	.byte	'SWDOVMOD',0,1
	.word	626
	.byte	2,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	626
	.byte	2,4,2,35,2,11
	.byte	'SWDUVMOD',0,1
	.word	626
	.byte	2,2,2,35,2,11
	.byte	'reserved_22',0,2
	.word	643
	.byte	10,0,2,35,2,0,31
	.byte	'Ifx_SCU_EVRMONCTRL_Bits',0,4,232,2,3
	.word	41617
	.byte	10
	.byte	'_Ifx_SCU_EVROSCCTRL_Bits',0,4,235,2,16,4,11
	.byte	'OSCTRIM',0,2
	.word	643
	.byte	10,6,2,35,0,11
	.byte	'OSCPTAT',0,1
	.word	626
	.byte	6,0,2,35,1,11
	.byte	'OSCANASEL',0,1
	.word	626
	.byte	4,4,2,35,2,11
	.byte	'HPBGTRIM',0,2
	.word	643
	.byte	7,5,2,35,2,11
	.byte	'HPBGCLKEN',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'OSC3V3',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	626
	.byte	2,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVROSCCTRL_Bits',0,4,245,2,3
	.word	41946
	.byte	10
	.byte	'_Ifx_SCU_EVROVMON_Bits',0,4,248,2,16,4,11
	.byte	'EVR13OVVAL',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'EVR33OVVAL',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'SWDOVVAL',0,1
	.word	626
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVROVMON_Bits',0,4,255,2,3
	.word	42167
	.byte	10
	.byte	'_Ifx_SCU_EVRRSTCON_Bits',0,4,130,3,16,4,11
	.byte	'RST13TRIM',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	451
	.byte	16,8,2,35,0,11
	.byte	'RST13OFF',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'BPRST13OFF',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'RST33OFF',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'BPRST33OFF',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'RSTSWDOFF',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'BPRSTSWDOFF',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVRRSTCON_Bits',0,4,142,3,3
	.word	42330
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF1_Bits',0,4,145,3,16,4,11
	.byte	'SD5P',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'SD5I',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'SD5D',0,1
	.word	626
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVRSDCOEFF1_Bits',0,4,152,3,3
	.word	42602
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF2_Bits',0,4,155,3,16,4,11
	.byte	'SD33P',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'SD33I',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'SD33D',0,1
	.word	626
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVRSDCOEFF2_Bits',0,4,162,3,3
	.word	42755
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF3_Bits',0,4,165,3,16,4,11
	.byte	'CT5REG0',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'CT5REG1',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'CT5REG2',0,1
	.word	626
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVRSDCOEFF3_Bits',0,4,172,3,3
	.word	42911
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF4_Bits',0,4,175,3,16,4,11
	.byte	'CT5REG3',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'CT5REG4',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVRSDCOEFF4_Bits',0,4,181,3,3
	.word	43073
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF5_Bits',0,4,184,3,16,4,11
	.byte	'CT33REG0',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'CT33REG1',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'CT33REG2',0,1
	.word	626
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVRSDCOEFF5_Bits',0,4,191,3,3
	.word	43216
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCOEFF6_Bits',0,4,194,3,16,4,11
	.byte	'CT33REG3',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'CT33REG4',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVRSDCOEFF6_Bits',0,4,200,3,3
	.word	43381
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL1_Bits',0,4,203,3,16,4,11
	.byte	'SDFREQSPRD',0,2
	.word	643
	.byte	16,0,2,35,0,11
	.byte	'SDFREQ',0,1
	.word	626
	.byte	8,0,2,35,2,11
	.byte	'SDSTEP',0,1
	.word	626
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	626
	.byte	2,2,2,35,3,11
	.byte	'SDSAMPLE',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVRSDCTRL1_Bits',0,4,211,3,3
	.word	43526
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL2_Bits',0,4,214,3,16,4,11
	.byte	'DRVP',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'SDMINMAXDC',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'DRVN',0,1
	.word	626
	.byte	8,0,2,35,2,11
	.byte	'SDLUT',0,1
	.word	626
	.byte	6,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVRSDCTRL2_Bits',0,4,222,3,3
	.word	43707
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL3_Bits',0,4,225,3,16,4,11
	.byte	'SDPWMPRE',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'SDPID',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'SDVOKLVL',0,1
	.word	626
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVRSDCTRL3_Bits',0,4,232,3,3
	.word	43881
	.byte	10
	.byte	'_Ifx_SCU_EVRSDCTRL4_Bits',0,4,235,3,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'SYNCDIV',0,1
	.word	626
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	451
	.byte	20,1,2,35,0,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVRSDCTRL4_Bits',0,4,241,3,3
	.word	44041
	.byte	10
	.byte	'_Ifx_SCU_EVRSTAT_Bits',0,4,244,3,16,4,11
	.byte	'EVR13',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'OV13',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'EVR33',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'OV33',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'OVSWD',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'UV13',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'UV33',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'UVSWD',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'EXTPASS13',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'EXTPASS33',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'BGPROK',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	451
	.byte	21,0,2,35,0,0,31
	.byte	'Ifx_SCU_EVRSTAT_Bits',0,4,130,4,3
	.word	44185
	.byte	10
	.byte	'_Ifx_SCU_EVRTRIM_Bits',0,4,133,4,16,4,11
	.byte	'EVR13TRIM',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'SDVOUTSEL',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	15,1,2,35,2,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVRTRIM_Bits',0,4,139,4,3
	.word	44459
	.byte	10
	.byte	'_Ifx_SCU_EVRUVMON_Bits',0,4,142,4,16,4,11
	.byte	'EVR13UVVAL',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'EVR33UVVAL',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'SWDUVVAL',0,1
	.word	626
	.byte	8,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	7,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_EVRUVMON_Bits',0,4,149,4,3
	.word	44598
	.byte	10
	.byte	'_Ifx_SCU_EXTCON_Bits',0,4,152,4,16,4,11
	.byte	'EN0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'SEL0',0,1
	.word	626
	.byte	4,2,2,35,0,11
	.byte	'reserved_6',0,2
	.word	643
	.byte	10,0,2,35,0,11
	.byte	'EN1',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'NSEL',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'SEL1',0,1
	.word	626
	.byte	4,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	626
	.byte	2,0,2,35,2,11
	.byte	'DIV1',0,1
	.word	626
	.byte	8,0,2,35,3,0,31
	.byte	'Ifx_SCU_EXTCON_Bits',0,4,163,4,3
	.word	44761
	.byte	10
	.byte	'_Ifx_SCU_FDR_Bits',0,4,166,4,16,4,11
	.byte	'STEP',0,2
	.word	643
	.byte	10,6,2,35,0,11
	.byte	'reserved_10',0,1
	.word	626
	.byte	4,2,2,35,1,11
	.byte	'DM',0,1
	.word	626
	.byte	2,0,2,35,1,11
	.byte	'RESULT',0,2
	.word	643
	.byte	10,6,2,35,2,11
	.byte	'reserved_26',0,1
	.word	626
	.byte	5,1,2,35,3,11
	.byte	'DISCLK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_FDR_Bits',0,4,174,4,3
	.word	44979
	.byte	10
	.byte	'_Ifx_SCU_FMR_Bits',0,4,177,4,16,4,11
	.byte	'FS0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'FS1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'FS2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'FS3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'FS4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'FS5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'FS6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'FS7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'FC0',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'FC1',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'FC2',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'FC3',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'FC4',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'FC5',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'FC6',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'FC7',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	8,0,2,35,3,0,31
	.byte	'Ifx_SCU_FMR_Bits',0,4,197,4,3
	.word	45142
	.byte	10
	.byte	'_Ifx_SCU_ID_Bits',0,4,200,4,16,4,11
	.byte	'MODREV',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_SCU_ID_Bits',0,4,205,4,3
	.word	45478
	.byte	10
	.byte	'_Ifx_SCU_IGCR_Bits',0,4,208,4,16,4,11
	.byte	'IPEN00',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'IPEN01',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'IPEN02',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'IPEN03',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'IPEN04',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'IPEN05',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'IPEN06',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'IPEN07',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	626
	.byte	5,3,2,35,1,11
	.byte	'GEEN0',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'IGP0',0,1
	.word	626
	.byte	2,0,2,35,1,11
	.byte	'IPEN10',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'IPEN11',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'IPEN12',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'IPEN13',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'IPEN14',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'IPEN15',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'IPEN16',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'IPEN17',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	5,3,2,35,3,11
	.byte	'GEEN1',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'IGP1',0,1
	.word	626
	.byte	2,0,2,35,3,0,31
	.byte	'Ifx_SCU_IGCR_Bits',0,4,232,4,3
	.word	45585
	.byte	10
	.byte	'_Ifx_SCU_IN_Bits',0,4,235,4,16,4,11
	.byte	'P0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	451
	.byte	30,0,2,35,0,0,31
	.byte	'Ifx_SCU_IN_Bits',0,4,240,4,3
	.word	46037
	.byte	10
	.byte	'_Ifx_SCU_IOCR_Bits',0,4,243,4,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	4,4,2,35,0,11
	.byte	'PC0',0,1
	.word	626
	.byte	4,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	626
	.byte	4,4,2,35,1,11
	.byte	'PC1',0,1
	.word	626
	.byte	4,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_SCU_IOCR_Bits',0,4,250,4,3
	.word	46136
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL0_Bits',0,4,253,4,16,4,11
	.byte	'LBISTREQ',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'LBISTREQP',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'PATTERNS',0,2
	.word	643
	.byte	14,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_SCU_LBISTCTRL0_Bits',0,4,131,5,3
	.word	46286
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL1_Bits',0,4,134,5,16,4,11
	.byte	'SEED',0,4
	.word	451
	.byte	23,9,2,35,0,11
	.byte	'reserved_23',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'SPLITSH',0,1
	.word	626
	.byte	3,5,2,35,3,11
	.byte	'BODY',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'LBISTFREQU',0,1
	.word	626
	.byte	4,0,2,35,3,0,31
	.byte	'Ifx_SCU_LBISTCTRL1_Bits',0,4,141,5,3
	.word	46435
	.byte	10
	.byte	'_Ifx_SCU_LBISTCTRL2_Bits',0,4,144,5,16,4,11
	.byte	'SIGNATURE',0,4
	.word	451
	.byte	24,8,2,35,0,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	7,1,2,35,3,11
	.byte	'LBISTDONE',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_LBISTCTRL2_Bits',0,4,149,5,3
	.word	46596
	.byte	10
	.byte	'_Ifx_SCU_LCLCON_Bits',0,4,152,5,16,4,11
	.byte	'reserved_0',0,2
	.word	643
	.byte	16,0,2,35,0,11
	.byte	'LS',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,2
	.word	643
	.byte	14,1,2,35,2,11
	.byte	'LSEN',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_LCLCON_Bits',0,4,158,5,3
	.word	46726
	.byte	10
	.byte	'_Ifx_SCU_LCLTEST_Bits',0,4,161,5,16,4,11
	.byte	'LCLT0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'LCLT1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	451
	.byte	30,0,2,35,0,0,31
	.byte	'Ifx_SCU_LCLTEST_Bits',0,4,166,5,3
	.word	46858
	.byte	10
	.byte	'_Ifx_SCU_MANID_Bits',0,4,169,5,16,4,11
	.byte	'DEPT',0,1
	.word	626
	.byte	5,3,2,35,0,11
	.byte	'MANUF',0,2
	.word	643
	.byte	11,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_SCU_MANID_Bits',0,4,174,5,3
	.word	46973
	.byte	10
	.byte	'_Ifx_SCU_OMR_Bits',0,4,177,5,16,4,11
	.byte	'PS0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'PS1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	643
	.byte	14,0,2,35,0,11
	.byte	'PCL0',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'PCL1',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	643
	.byte	14,0,2,35,2,0,31
	.byte	'Ifx_SCU_OMR_Bits',0,4,185,5,3
	.word	47084
	.byte	10
	.byte	'_Ifx_SCU_OSCCON_Bits',0,4,188,5,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'PLLLV',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'OSCRES',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'GAINSEL',0,1
	.word	626
	.byte	2,3,2,35,0,11
	.byte	'MODE',0,1
	.word	626
	.byte	2,1,2,35,0,11
	.byte	'SHBY',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'PLLHV',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'X1D',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'X1DEN',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	626
	.byte	4,0,2,35,1,11
	.byte	'OSCVAL',0,1
	.word	626
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	626
	.byte	2,1,2,35,2,11
	.byte	'APREN',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'CAP0EN',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'CAP1EN',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'CAP2EN',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'CAP3EN',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	626
	.byte	4,0,2,35,3,0,31
	.byte	'Ifx_SCU_OSCCON_Bits',0,4,209,5,3
	.word	47242
	.byte	10
	.byte	'_Ifx_SCU_OUT_Bits',0,4,212,5,16,4,11
	.byte	'P0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'P1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	451
	.byte	30,0,2,35,0,0,31
	.byte	'Ifx_SCU_OUT_Bits',0,4,217,5,3
	.word	47654
	.byte	10
	.byte	'_Ifx_SCU_OVCCON_Bits',0,4,220,5,16,4,11
	.byte	'CSEL0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'CSEL1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'CSEL2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,2
	.word	643
	.byte	13,0,2,35,0,11
	.byte	'OVSTRT',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'OVSTP',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'DCINVAL',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	626
	.byte	5,0,2,35,2,11
	.byte	'OVCONF',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'POVCONF',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	626
	.byte	6,0,2,35,3,0,31
	.byte	'Ifx_SCU_OVCCON_Bits',0,4,233,5,3
	.word	47755
	.byte	10
	.byte	'_Ifx_SCU_OVCENABLE_Bits',0,4,236,5,16,4,11
	.byte	'OVEN0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'OVEN1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'OVEN2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,4
	.word	451
	.byte	29,0,2,35,0,0,31
	.byte	'Ifx_SCU_OVCENABLE_Bits',0,4,242,5,3
	.word	48022
	.byte	10
	.byte	'_Ifx_SCU_PDISC_Bits',0,4,245,5,16,4,11
	.byte	'PDIS0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'PDIS1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	451
	.byte	30,0,2,35,0,0,31
	.byte	'Ifx_SCU_PDISC_Bits',0,4,250,5,3
	.word	48158
	.byte	10
	.byte	'_Ifx_SCU_PDR_Bits',0,4,253,5,16,4,11
	.byte	'PD0',0,1
	.word	626
	.byte	3,5,2,35,0,11
	.byte	'PL0',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'PD1',0,1
	.word	626
	.byte	3,1,2,35,0,11
	.byte	'PL1',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	451
	.byte	24,0,2,35,0,0,31
	.byte	'Ifx_SCU_PDR_Bits',0,4,132,6,3
	.word	48269
	.byte	10
	.byte	'_Ifx_SCU_PDRR_Bits',0,4,135,6,16,4,11
	.byte	'PDR0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'PDR1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'PDR2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'PDR3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'PDR4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'PDR5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'PDR6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'PDR7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	451
	.byte	24,0,2,35,0,0,31
	.byte	'Ifx_SCU_PDRR_Bits',0,4,146,6,3
	.word	48402
	.byte	10
	.byte	'_Ifx_SCU_PLLCON0_Bits',0,4,149,6,16,4,11
	.byte	'VCOBYP',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'VCOPWD',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'MODEN',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'SETFINDIS',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'CLRFINDIS',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'OSCDISCDIS',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	643
	.byte	2,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	626
	.byte	7,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	626
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	626
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	626
	.byte	4,0,2,35,3,0,31
	.byte	'Ifx_SCU_PLLCON0_Bits',0,4,166,6,3
	.word	48605
	.byte	10
	.byte	'_Ifx_SCU_PLLCON1_Bits',0,4,169,6,16,4,11
	.byte	'K2DIV',0,1
	.word	626
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	626
	.byte	7,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'K1DIV',0,1
	.word	626
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	643
	.byte	9,0,2,35,2,0,31
	.byte	'Ifx_SCU_PLLCON1_Bits',0,4,177,6,3
	.word	48961
	.byte	10
	.byte	'_Ifx_SCU_PLLCON2_Bits',0,4,180,6,16,4,11
	.byte	'MODCFG',0,2
	.word	643
	.byte	16,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_SCU_PLLCON2_Bits',0,4,184,6,3
	.word	49139
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYCON0_Bits',0,4,187,6,16,4,11
	.byte	'VCOBYP',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'VCOPWD',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	626
	.byte	2,4,2,35,0,11
	.byte	'SETFINDIS',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'CLRFINDIS',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'OSCDISCDIS',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,2
	.word	643
	.byte	2,7,2,35,0,11
	.byte	'NDIV',0,1
	.word	626
	.byte	5,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	626
	.byte	2,0,2,35,1,11
	.byte	'PLLPWD',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'RESLD',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	626
	.byte	5,0,2,35,2,11
	.byte	'PDIV',0,1
	.word	626
	.byte	4,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	626
	.byte	4,0,2,35,3,0,31
	.byte	'Ifx_SCU_PLLERAYCON0_Bits',0,4,204,6,3
	.word	49239
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYCON1_Bits',0,4,207,6,16,4,11
	.byte	'K2DIV',0,1
	.word	626
	.byte	7,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'K3DIV',0,1
	.word	626
	.byte	4,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	626
	.byte	4,0,2,35,1,11
	.byte	'K1DIV',0,1
	.word	626
	.byte	7,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	643
	.byte	9,0,2,35,2,0,31
	.byte	'Ifx_SCU_PLLERAYCON1_Bits',0,4,215,6,3
	.word	49609
	.byte	10
	.byte	'_Ifx_SCU_PLLERAYSTAT_Bits',0,4,218,6,16,4,11
	.byte	'VCOBYST',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'PWDSTAT',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'VCOLOCK',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'FINDIS',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'K1RDY',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	451
	.byte	26,0,2,35,0,0,31
	.byte	'Ifx_SCU_PLLERAYSTAT_Bits',0,4,227,6,3
	.word	49795
	.byte	10
	.byte	'_Ifx_SCU_PLLSTAT_Bits',0,4,230,6,16,4,11
	.byte	'VCOBYST',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'VCOLOCK',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'FINDIS',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'K1RDY',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'K2RDY',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'MODRUN',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	451
	.byte	24,0,2,35,0,0,31
	.byte	'Ifx_SCU_PLLSTAT_Bits',0,4,241,6,3
	.word	49993
	.byte	10
	.byte	'_Ifx_SCU_PMCSR_Bits',0,4,244,6,16,4,11
	.byte	'REQSLP',0,1
	.word	626
	.byte	2,6,2,35,0,11
	.byte	'SMUSLP',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	626
	.byte	5,0,2,35,0,11
	.byte	'PMST',0,1
	.word	626
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,4
	.word	451
	.byte	21,0,2,35,0,0,31
	.byte	'Ifx_SCU_PMCSR_Bits',0,4,251,6,3
	.word	50226
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR0_Bits',0,4,254,6,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'ESR1WKEN',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'PINAWKEN',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'PINBWKEN',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'ESR0DFEN',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'ESR0EDCON',0,1
	.word	626
	.byte	2,1,2,35,0,11
	.byte	'ESR1DFEN',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'ESR1EDCON',0,1
	.word	626
	.byte	2,6,2,35,1,11
	.byte	'PINADFEN',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'PINAEDCON',0,1
	.word	626
	.byte	2,3,2,35,1,11
	.byte	'PINBDFEN',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'PINBEDCON',0,1
	.word	626
	.byte	2,0,2,35,1,11
	.byte	'SCREN',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'STBYRAMSEL',0,1
	.word	626
	.byte	2,5,2,35,2,11
	.byte	'SCRCLKSEL',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'SCRWKEN',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'TRISTEN',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'TRISTREQ',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'PORSTDF',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'DCDCSYNC',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	626
	.byte	3,3,2,35,3,11
	.byte	'ESR0TRIST',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_PMSWCR0_Bits',0,4,153,7,3
	.word	50378
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR1_Bits',0,4,156,7,16,4,11
	.byte	'SCRSTEN',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'SCRSTREQ',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	626
	.byte	6,0,2,35,0,11
	.byte	'CPUIDLSEL',0,1
	.word	626
	.byte	3,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'IRADIS',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	626
	.byte	3,0,2,35,1,11
	.byte	'SCRCFG',0,1
	.word	626
	.byte	8,0,2,35,2,11
	.byte	'CPUSEL',0,1
	.word	626
	.byte	3,5,2,35,3,11
	.byte	'STBYEVEN',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'STBYEV',0,1
	.word	626
	.byte	3,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_PMSWCR1_Bits',0,4,170,7,3
	.word	50945
	.byte	10
	.byte	'_Ifx_SCU_PMSWCR2_Bits',0,4,173,7,16,4,11
	.byte	'SCRINT',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'BUSY',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'SCRECC',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'SCRWDT',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'SCRRST',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	626
	.byte	4,0,2,35,1,11
	.byte	'TCINT',0,1
	.word	626
	.byte	8,0,2,35,2,11
	.byte	'TCINTREQ',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'SMURST',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'RST',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	626
	.byte	4,1,2,35,3,11
	.byte	'LCK',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_SCU_PMSWCR2_Bits',0,4,187,7,3
	.word	51239
	.byte	10
	.byte	'_Ifx_SCU_PMSWSTAT_Bits',0,4,190,7,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	2,6,2,35,0,11
	.byte	'ESR1WKP',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'ESR1OVRUN',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'PINAWKP',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'PINAOVRUN',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'PINBWKP',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'PINBOVRUN',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'PORSTDF',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'HWCFGEVR',0,1
	.word	626
	.byte	3,3,2,35,1,11
	.byte	'STBYRAM',0,1
	.word	626
	.byte	2,1,2,35,1,11
	.byte	'TRIST',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'SCRST',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'SCRWKP',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'SCR',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'SCRWKEN',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'ESR1WKEN',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'PINAWKEN',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'PINBWKEN',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	643
	.byte	4,5,2,35,2,11
	.byte	'ESR0TRIST',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	626
	.byte	4,0,2,35,3,0,31
	.byte	'Ifx_SCU_PMSWSTAT_Bits',0,4,214,7,3
	.word	51517
	.byte	10
	.byte	'_Ifx_SCU_PMSWSTATCLR_Bits',0,4,217,7,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	2,6,2,35,0,11
	.byte	'ESR1WKPCLR',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'ESR1OVRUNCLR',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'PINAWKPCLR',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'PINAOVRUNCLR',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'PINBWKPCLR',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'PINBOVRUNCLR',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'SCRSTCLR',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'SCRWKPCLR',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	643
	.byte	14,0,2,35,2,0,31
	.byte	'Ifx_SCU_PMSWSTATCLR_Bits',0,4,230,7,3
	.word	52013
	.byte	10
	.byte	'_Ifx_SCU_RSTCON2_Bits',0,4,233,7,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'CLRC',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,2
	.word	643
	.byte	10,4,2,35,0,11
	.byte	'CSS0',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'CSS1',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'CSS2',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'USRINFO',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_SCU_RSTCON2_Bits',0,4,243,7,3
	.word	52326
	.byte	10
	.byte	'_Ifx_SCU_RSTCON_Bits',0,4,246,7,16,4,11
	.byte	'ESR0',0,1
	.word	626
	.byte	2,6,2,35,0,11
	.byte	'ESR1',0,1
	.word	626
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	626
	.byte	2,2,2,35,0,11
	.byte	'SMU',0,1
	.word	626
	.byte	2,0,2,35,0,11
	.byte	'SW',0,1
	.word	626
	.byte	2,6,2,35,1,11
	.byte	'STM0',0,1
	.word	626
	.byte	2,4,2,35,1,11
	.byte	'STM1',0,1
	.word	626
	.byte	2,2,2,35,1,11
	.byte	'STM2',0,1
	.word	626
	.byte	2,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_SCU_RSTCON_Bits',0,4,129,8,3
	.word	52535
	.byte	10
	.byte	'_Ifx_SCU_RSTSTAT_Bits',0,4,132,8,16,4,11
	.byte	'ESR0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'ESR1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'SMU',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'SW',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'STM0',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'STM1',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'STM2',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'reserved_8',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'PORST',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'reserved_17',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'CB0',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'CB1',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'CB3',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	626
	.byte	2,1,2,35,2,11
	.byte	'EVR13',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'EVR33',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'SWD',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'reserved_26',0,1
	.word	626
	.byte	2,4,2,35,3,11
	.byte	'STBYR',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	626
	.byte	3,0,2,35,3,0,31
	.byte	'Ifx_SCU_RSTSTAT_Bits',0,4,155,8,3
	.word	52746
	.byte	10
	.byte	'_Ifx_SCU_SAFECON_Bits',0,4,158,8,16,4,11
	.byte	'HBT',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	451
	.byte	31,0,2,35,0,0,31
	.byte	'Ifx_SCU_SAFECON_Bits',0,4,162,8,3
	.word	53178
	.byte	10
	.byte	'_Ifx_SCU_STSTAT_Bits',0,4,165,8,16,4,11
	.byte	'HWCFG',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'FTM',0,1
	.word	626
	.byte	7,1,2,35,1,11
	.byte	'MODE',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'FCBAE',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'LUDIS',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'TRSTL',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'SPDEN',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	626
	.byte	3,0,2,35,2,11
	.byte	'RAMINT',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'reserved_25',0,1
	.word	626
	.byte	7,0,2,35,3,0,31
	.byte	'Ifx_SCU_STSTAT_Bits',0,4,178,8,3
	.word	53274
	.byte	10
	.byte	'_Ifx_SCU_SWRSTCON_Bits',0,4,181,8,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'SWRSTREQ',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	451
	.byte	30,0,2,35,0,0,31
	.byte	'Ifx_SCU_SWRSTCON_Bits',0,4,186,8,3
	.word	53534
	.byte	10
	.byte	'_Ifx_SCU_SYSCON_Bits',0,4,189,8,16,4,11
	.byte	'CCTRIG0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'RAMINTM',0,1
	.word	626
	.byte	2,4,2,35,0,11
	.byte	'SETLUDIS',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	626
	.byte	3,0,2,35,0,11
	.byte	'DATM',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,4
	.word	451
	.byte	23,0,2,35,0,0,31
	.byte	'Ifx_SCU_SYSCON_Bits',0,4,198,8,3
	.word	53659
	.byte	10
	.byte	'_Ifx_SCU_TRAPCLR_Bits',0,4,201,8,16,4,11
	.byte	'ESR0T',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	451
	.byte	28,0,2,35,0,0,31
	.byte	'Ifx_SCU_TRAPCLR_Bits',0,4,208,8,3
	.word	53856
	.byte	10
	.byte	'_Ifx_SCU_TRAPDIS_Bits',0,4,211,8,16,4,11
	.byte	'ESR0T',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	451
	.byte	28,0,2,35,0,0,31
	.byte	'Ifx_SCU_TRAPDIS_Bits',0,4,218,8,3
	.word	54009
	.byte	10
	.byte	'_Ifx_SCU_TRAPSET_Bits',0,4,221,8,16,4,11
	.byte	'ESR0T',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	451
	.byte	28,0,2,35,0,0,31
	.byte	'Ifx_SCU_TRAPSET_Bits',0,4,228,8,3
	.word	54162
	.byte	10
	.byte	'_Ifx_SCU_TRAPSTAT_Bits',0,4,231,8,16,4,11
	.byte	'ESR0T',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'ESR1T',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'SMUT',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	451
	.byte	28,0,2,35,0,0,31
	.byte	'Ifx_SCU_TRAPSTAT_Bits',0,4,238,8,3
	.word	54315
	.byte	31
	.byte	'Ifx_SCU_WDTCPU_CON0_Bits',0,4,247,8,3
	.word	490
	.byte	31
	.byte	'Ifx_SCU_WDTCPU_CON1_Bits',0,4,134,9,3
	.word	665
	.byte	31
	.byte	'Ifx_SCU_WDTCPU_SR_Bits',0,4,150,9,3
	.word	909
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON0_Bits',0,4,153,9,16,4,11
	.byte	'ENDINIT',0,4
	.word	474
	.byte	1,31,2,35,0,11
	.byte	'LCK',0,4
	.word	474
	.byte	1,30,2,35,0,11
	.byte	'PW',0,4
	.word	474
	.byte	14,16,2,35,0,11
	.byte	'REL',0,4
	.word	474
	.byte	16,0,2,35,0,0,31
	.byte	'Ifx_SCU_WDTS_CON0_Bits',0,4,159,9,3
	.word	54570
	.byte	10
	.byte	'_Ifx_SCU_WDTS_CON1_Bits',0,4,162,9,16,4,11
	.byte	'CLRIRF',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'IR0',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'DR',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'IR1',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'UR',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'PAR',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'TCR',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'TCTR',0,1
	.word	626
	.byte	7,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_SCU_WDTS_CON1_Bits',0,4,175,9,3
	.word	54696
	.byte	10
	.byte	'_Ifx_SCU_WDTS_SR_Bits',0,4,178,9,16,4,11
	.byte	'AE',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'OE',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'IS0',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'DS',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'TO',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'IS1',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'US',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'PAS',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'TCS',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'TCT',0,1
	.word	626
	.byte	7,0,2,35,1,11
	.byte	'TIM',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_SCU_WDTS_SR_Bits',0,4,191,9,3
	.word	54948
	.byte	12,4,199,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	36980
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_ACCEN0',0,4,204,9,3
	.word	55167
	.byte	12,4,207,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37537
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_ACCEN1',0,4,212,9,3
	.word	55231
	.byte	12,4,215,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37614
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_ARSTDIS',0,4,220,9,3
	.word	55295
	.byte	12,4,223,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	37750
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_CCUCON0',0,4,228,9,3
	.word	55360
	.byte	12,4,231,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38030
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_CCUCON1',0,4,236,9,3
	.word	55425
	.byte	12,4,239,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38268
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_CCUCON2',0,4,244,9,3
	.word	55490
	.byte	12,4,247,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38396
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_CCUCON3',0,4,252,9,3
	.word	55555
	.byte	12,4,255,9,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38639
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_CCUCON4',0,4,132,10,3
	.word	55620
	.byte	12,4,135,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	38874
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_CCUCON5',0,4,140,10,3
	.word	55685
	.byte	12,4,143,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39002
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_CCUCON6',0,4,148,10,3
	.word	55750
	.byte	12,4,151,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39102
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_CCUCON7',0,4,156,10,3
	.word	55815
	.byte	12,4,159,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39202
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_CHIPID',0,4,164,10,3
	.word	55880
	.byte	12,4,167,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39410
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_DTSCON',0,4,172,10,3
	.word	55944
	.byte	12,4,175,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39575
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_DTSLIM',0,4,180,10,3
	.word	56008
	.byte	12,4,183,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39758
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_DTSSTAT',0,4,188,10,3
	.word	56072
	.byte	12,4,191,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	39912
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EICR',0,4,196,10,3
	.word	56137
	.byte	12,4,199,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40276
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EIFR',0,4,204,10,3
	.word	56199
	.byte	12,4,207,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40487
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EMSR',0,4,212,10,3
	.word	56261
	.byte	12,4,215,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40739
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_ESRCFG',0,4,220,10,3
	.word	56323
	.byte	12,4,223,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40857
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_ESROCFG',0,4,228,10,3
	.word	56387
	.byte	12,4,231,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	40968
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVR13CON',0,4,236,10,3
	.word	56452
	.byte	12,4,239,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41131
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVR33CON',0,4,244,10,3
	.word	56518
	.byte	12,4,247,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41294
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRADCSTAT',0,4,252,10,3
	.word	56584
	.byte	12,4,255,10,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41452
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRDVSTAT',0,4,132,11,3
	.word	56652
	.byte	12,4,135,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41617
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRMONCTRL',0,4,140,11,3
	.word	56719
	.byte	12,4,143,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	41946
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVROSCCTRL',0,4,148,11,3
	.word	56787
	.byte	12,4,151,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42167
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVROVMON',0,4,156,11,3
	.word	56855
	.byte	12,4,159,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42330
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRRSTCON',0,4,164,11,3
	.word	56921
	.byte	12,4,167,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42602
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRSDCOEFF1',0,4,172,11,3
	.word	56988
	.byte	12,4,175,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42755
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRSDCOEFF2',0,4,180,11,3
	.word	57057
	.byte	12,4,183,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	42911
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRSDCOEFF3',0,4,188,11,3
	.word	57126
	.byte	12,4,191,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43073
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRSDCOEFF4',0,4,196,11,3
	.word	57195
	.byte	12,4,199,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43216
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRSDCOEFF5',0,4,204,11,3
	.word	57264
	.byte	12,4,207,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43381
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRSDCOEFF6',0,4,212,11,3
	.word	57333
	.byte	12,4,215,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43526
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRSDCTRL1',0,4,220,11,3
	.word	57402
	.byte	12,4,223,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43707
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRSDCTRL2',0,4,228,11,3
	.word	57470
	.byte	12,4,231,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	43881
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRSDCTRL3',0,4,236,11,3
	.word	57538
	.byte	12,4,239,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44041
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRSDCTRL4',0,4,244,11,3
	.word	57606
	.byte	12,4,247,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44185
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRSTAT',0,4,252,11,3
	.word	57674
	.byte	12,4,255,11,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44459
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRTRIM',0,4,132,12,3
	.word	57739
	.byte	12,4,135,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44598
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EVRUVMON',0,4,140,12,3
	.word	57804
	.byte	12,4,143,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44761
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_EXTCON',0,4,148,12,3
	.word	57870
	.byte	12,4,151,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	44979
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_FDR',0,4,156,12,3
	.word	57934
	.byte	12,4,159,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45142
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_FMR',0,4,164,12,3
	.word	57995
	.byte	12,4,167,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45478
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_ID',0,4,172,12,3
	.word	58056
	.byte	12,4,175,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	45585
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_IGCR',0,4,180,12,3
	.word	58116
	.byte	12,4,183,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46037
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_IN',0,4,188,12,3
	.word	58178
	.byte	12,4,191,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46136
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_IOCR',0,4,196,12,3
	.word	58238
	.byte	12,4,199,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46286
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_LBISTCTRL0',0,4,204,12,3
	.word	58300
	.byte	12,4,207,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46435
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_LBISTCTRL1',0,4,212,12,3
	.word	58368
	.byte	12,4,215,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46596
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_LBISTCTRL2',0,4,220,12,3
	.word	58436
	.byte	12,4,223,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46726
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_LCLCON',0,4,228,12,3
	.word	58504
	.byte	12,4,231,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46858
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_LCLTEST',0,4,236,12,3
	.word	58568
	.byte	12,4,239,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	46973
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_MANID',0,4,244,12,3
	.word	58633
	.byte	12,4,247,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47084
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_OMR',0,4,252,12,3
	.word	58696
	.byte	12,4,255,12,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47242
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_OSCCON',0,4,132,13,3
	.word	58757
	.byte	12,4,135,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47654
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_OUT',0,4,140,13,3
	.word	58821
	.byte	12,4,143,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	47755
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_OVCCON',0,4,148,13,3
	.word	58882
	.byte	12,4,151,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48022
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_OVCENABLE',0,4,156,13,3
	.word	58946
	.byte	12,4,159,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48158
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PDISC',0,4,164,13,3
	.word	59013
	.byte	12,4,167,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48269
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PDR',0,4,172,13,3
	.word	59076
	.byte	12,4,175,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48402
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PDRR',0,4,180,13,3
	.word	59137
	.byte	12,4,183,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48605
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PLLCON0',0,4,188,13,3
	.word	59199
	.byte	12,4,191,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	48961
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PLLCON1',0,4,196,13,3
	.word	59264
	.byte	12,4,199,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49139
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PLLCON2',0,4,204,13,3
	.word	59329
	.byte	12,4,207,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49239
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PLLERAYCON0',0,4,212,13,3
	.word	59394
	.byte	12,4,215,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49609
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PLLERAYCON1',0,4,220,13,3
	.word	59463
	.byte	12,4,223,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49795
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PLLERAYSTAT',0,4,228,13,3
	.word	59532
	.byte	12,4,231,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	49993
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PLLSTAT',0,4,236,13,3
	.word	59601
	.byte	12,4,239,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50226
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PMCSR',0,4,244,13,3
	.word	59666
	.byte	12,4,247,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50378
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PMSWCR0',0,4,252,13,3
	.word	59729
	.byte	12,4,255,13,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	50945
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PMSWCR1',0,4,132,14,3
	.word	59794
	.byte	12,4,135,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51239
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PMSWCR2',0,4,140,14,3
	.word	59859
	.byte	12,4,143,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	51517
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PMSWSTAT',0,4,148,14,3
	.word	59924
	.byte	12,4,151,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52013
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_PMSWSTATCLR',0,4,156,14,3
	.word	59990
	.byte	12,4,159,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52535
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_RSTCON',0,4,164,14,3
	.word	60059
	.byte	12,4,167,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52326
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_RSTCON2',0,4,172,14,3
	.word	60123
	.byte	12,4,175,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	52746
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_RSTSTAT',0,4,180,14,3
	.word	60188
	.byte	12,4,183,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53178
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_SAFECON',0,4,188,14,3
	.word	60253
	.byte	12,4,191,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53274
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_STSTAT',0,4,196,14,3
	.word	60318
	.byte	12,4,199,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53534
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_SWRSTCON',0,4,204,14,3
	.word	60382
	.byte	12,4,207,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53659
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_SYSCON',0,4,212,14,3
	.word	60448
	.byte	12,4,215,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	53856
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_TRAPCLR',0,4,220,14,3
	.word	60512
	.byte	12,4,223,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54009
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_TRAPDIS',0,4,228,14,3
	.word	60577
	.byte	12,4,231,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54162
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_TRAPSET',0,4,236,14,3
	.word	60642
	.byte	12,4,239,14,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54315
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_TRAPSTAT',0,4,244,14,3
	.word	60707
	.byte	31
	.byte	'Ifx_SCU_WDTCPU_CON0',0,4,252,14,3
	.word	586
	.byte	31
	.byte	'Ifx_SCU_WDTCPU_CON1',0,4,132,15,3
	.word	869
	.byte	31
	.byte	'Ifx_SCU_WDTCPU_SR',0,4,140,15,3
	.word	1100
	.byte	12,4,143,15,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54570
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_WDTS_CON0',0,4,148,15,3
	.word	60858
	.byte	12,4,151,15,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54696
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_WDTS_CON1',0,4,156,15,3
	.word	60925
	.byte	12,4,159,15,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	54948
	.byte	4,2,35,0,0,31
	.byte	'Ifx_SCU_WDTS_SR',0,4,164,15,3
	.word	60992
	.byte	14
	.word	1140
	.byte	31
	.byte	'Ifx_SCU_WDTCPU',0,4,180,15,3
	.word	61057
	.byte	10
	.byte	'_Ifx_SCU_WDTS',0,4,183,15,25,12,13
	.byte	'CON0',0
	.word	60858
	.byte	4,2,35,0,13
	.byte	'CON1',0
	.word	60925
	.byte	4,2,35,4,13
	.byte	'SR',0
	.word	60992
	.byte	4,2,35,8,0,14
	.word	61086
	.byte	31
	.byte	'Ifx_SCU_WDTS',0,4,188,15,3
	.word	61147
	.byte	15,8
	.word	56323
	.byte	16,1,0,15,20
	.word	626
	.byte	16,19,0,15,8
	.word	59666
	.byte	16,1,0,14
	.word	61086
	.byte	15,24
	.word	1140
	.byte	16,1,0,14
	.word	61206
	.byte	15,16
	.word	56137
	.byte	16,3,0,15,16
	.word	58116
	.byte	16,3,0,15,180,3
	.word	626
	.byte	16,179,3,0,10
	.byte	'_Ifx_SCU',0,4,201,15,25,128,8,13
	.byte	'reserved_0',0
	.word	4312
	.byte	8,2,35,0,13
	.byte	'ID',0
	.word	58056
	.byte	4,2,35,8,13
	.byte	'reserved_C',0
	.word	2493
	.byte	4,2,35,12,13
	.byte	'OSCCON',0
	.word	58757
	.byte	4,2,35,16,13
	.byte	'PLLSTAT',0
	.word	59601
	.byte	4,2,35,20,13
	.byte	'PLLCON0',0
	.word	59199
	.byte	4,2,35,24,13
	.byte	'PLLCON1',0
	.word	59264
	.byte	4,2,35,28,13
	.byte	'PLLCON2',0
	.word	59329
	.byte	4,2,35,32,13
	.byte	'PLLERAYSTAT',0
	.word	59532
	.byte	4,2,35,36,13
	.byte	'PLLERAYCON0',0
	.word	59394
	.byte	4,2,35,40,13
	.byte	'PLLERAYCON1',0
	.word	59463
	.byte	4,2,35,44,13
	.byte	'CCUCON0',0
	.word	55360
	.byte	4,2,35,48,13
	.byte	'CCUCON1',0
	.word	55425
	.byte	4,2,35,52,13
	.byte	'FDR',0
	.word	57934
	.byte	4,2,35,56,13
	.byte	'EXTCON',0
	.word	57870
	.byte	4,2,35,60,13
	.byte	'CCUCON2',0
	.word	55490
	.byte	4,2,35,64,13
	.byte	'CCUCON3',0
	.word	55555
	.byte	4,2,35,68,13
	.byte	'CCUCON4',0
	.word	55620
	.byte	4,2,35,72,13
	.byte	'CCUCON5',0
	.word	55685
	.byte	4,2,35,76,13
	.byte	'RSTSTAT',0
	.word	60188
	.byte	4,2,35,80,13
	.byte	'reserved_54',0
	.word	2493
	.byte	4,2,35,84,13
	.byte	'RSTCON',0
	.word	60059
	.byte	4,2,35,88,13
	.byte	'ARSTDIS',0
	.word	55295
	.byte	4,2,35,92,13
	.byte	'SWRSTCON',0
	.word	60382
	.byte	4,2,35,96,13
	.byte	'RSTCON2',0
	.word	60123
	.byte	4,2,35,100,13
	.byte	'reserved_68',0
	.word	2493
	.byte	4,2,35,104,13
	.byte	'EVRRSTCON',0
	.word	56921
	.byte	4,2,35,108,13
	.byte	'ESRCFG',0
	.word	61174
	.byte	8,2,35,112,13
	.byte	'ESROCFG',0
	.word	56387
	.byte	4,2,35,120,13
	.byte	'SYSCON',0
	.word	60448
	.byte	4,2,35,124,13
	.byte	'CCUCON6',0
	.word	55750
	.byte	4,3,35,128,1,13
	.byte	'CCUCON7',0
	.word	55815
	.byte	4,3,35,132,1,13
	.byte	'reserved_88',0
	.word	61183
	.byte	20,3,35,136,1,13
	.byte	'PDR',0
	.word	59076
	.byte	4,3,35,156,1,13
	.byte	'IOCR',0
	.word	58238
	.byte	4,3,35,160,1,13
	.byte	'OUT',0
	.word	58821
	.byte	4,3,35,164,1,13
	.byte	'OMR',0
	.word	58696
	.byte	4,3,35,168,1,13
	.byte	'IN',0
	.word	58178
	.byte	4,3,35,172,1,13
	.byte	'EVRSTAT',0
	.word	57674
	.byte	4,3,35,176,1,13
	.byte	'EVRDVSTAT',0
	.word	56652
	.byte	4,3,35,180,1,13
	.byte	'EVR13CON',0
	.word	56452
	.byte	4,3,35,184,1,13
	.byte	'EVR33CON',0
	.word	56518
	.byte	4,3,35,188,1,13
	.byte	'STSTAT',0
	.word	60318
	.byte	4,3,35,192,1,13
	.byte	'reserved_C4',0
	.word	2493
	.byte	4,3,35,196,1,13
	.byte	'PMSWCR0',0
	.word	59729
	.byte	4,3,35,200,1,13
	.byte	'PMSWSTAT',0
	.word	59924
	.byte	4,3,35,204,1,13
	.byte	'PMSWSTATCLR',0
	.word	59990
	.byte	4,3,35,208,1,13
	.byte	'PMCSR',0
	.word	61192
	.byte	8,3,35,212,1,13
	.byte	'reserved_DC',0
	.word	2493
	.byte	4,3,35,220,1,13
	.byte	'DTSSTAT',0
	.word	56072
	.byte	4,3,35,224,1,13
	.byte	'DTSCON',0
	.word	55944
	.byte	4,3,35,228,1,13
	.byte	'PMSWCR1',0
	.word	59794
	.byte	4,3,35,232,1,13
	.byte	'PMSWCR2',0
	.word	59859
	.byte	4,3,35,236,1,13
	.byte	'WDTS',0
	.word	61201
	.byte	12,3,35,240,1,13
	.byte	'EMSR',0
	.word	56261
	.byte	4,3,35,252,1,13
	.byte	'WDTCPU',0
	.word	61215
	.byte	24,3,35,128,2,13
	.byte	'reserved_118',0
	.word	4652
	.byte	12,3,35,152,2,13
	.byte	'TRAPSTAT',0
	.word	60707
	.byte	4,3,35,164,2,13
	.byte	'TRAPSET',0
	.word	60642
	.byte	4,3,35,168,2,13
	.byte	'TRAPCLR',0
	.word	60512
	.byte	4,3,35,172,2,13
	.byte	'TRAPDIS',0
	.word	60577
	.byte	4,3,35,176,2,13
	.byte	'reserved_134',0
	.word	2493
	.byte	4,3,35,180,2,13
	.byte	'LCLCON1',0
	.word	58504
	.byte	4,3,35,184,2,13
	.byte	'LCLTEST',0
	.word	58568
	.byte	4,3,35,188,2,13
	.byte	'CHIPID',0
	.word	55880
	.byte	4,3,35,192,2,13
	.byte	'MANID',0
	.word	58633
	.byte	4,3,35,196,2,13
	.byte	'reserved_148',0
	.word	4312
	.byte	8,3,35,200,2,13
	.byte	'SAFECON',0
	.word	60253
	.byte	4,3,35,208,2,13
	.byte	'reserved_154',0
	.word	13365
	.byte	16,3,35,212,2,13
	.byte	'LBISTCTRL0',0
	.word	58300
	.byte	4,3,35,228,2,13
	.byte	'LBISTCTRL1',0
	.word	58368
	.byte	4,3,35,232,2,13
	.byte	'LBISTCTRL2',0
	.word	58436
	.byte	4,3,35,236,2,13
	.byte	'reserved_170',0
	.word	28432
	.byte	28,3,35,240,2,13
	.byte	'PDISC',0
	.word	59013
	.byte	4,3,35,140,3,13
	.byte	'reserved_190',0
	.word	4312
	.byte	8,3,35,144,3,13
	.byte	'EVRTRIM',0
	.word	57739
	.byte	4,3,35,152,3,13
	.byte	'EVRADCSTAT',0
	.word	56584
	.byte	4,3,35,156,3,13
	.byte	'EVRUVMON',0
	.word	57804
	.byte	4,3,35,160,3,13
	.byte	'EVROVMON',0
	.word	56855
	.byte	4,3,35,164,3,13
	.byte	'EVRMONCTRL',0
	.word	56719
	.byte	4,3,35,168,3,13
	.byte	'reserved_1AC',0
	.word	2493
	.byte	4,3,35,172,3,13
	.byte	'EVRSDCTRL1',0
	.word	57402
	.byte	4,3,35,176,3,13
	.byte	'EVRSDCTRL2',0
	.word	57470
	.byte	4,3,35,180,3,13
	.byte	'EVRSDCTRL3',0
	.word	57538
	.byte	4,3,35,184,3,13
	.byte	'EVRSDCTRL4',0
	.word	57606
	.byte	4,3,35,188,3,13
	.byte	'EVRSDCOEFF1',0
	.word	56988
	.byte	4,3,35,192,3,13
	.byte	'EVRSDCOEFF2',0
	.word	57057
	.byte	4,3,35,196,3,13
	.byte	'EVRSDCOEFF3',0
	.word	57126
	.byte	4,3,35,200,3,13
	.byte	'EVRSDCOEFF4',0
	.word	57195
	.byte	4,3,35,204,3,13
	.byte	'EVRSDCOEFF5',0
	.word	57264
	.byte	4,3,35,208,3,13
	.byte	'EVRSDCOEFF6',0
	.word	57333
	.byte	4,3,35,212,3,13
	.byte	'EVROSCCTRL',0
	.word	56787
	.byte	4,3,35,216,3,13
	.byte	'reserved_1DC',0
	.word	2493
	.byte	4,3,35,220,3,13
	.byte	'OVCENABLE',0
	.word	58946
	.byte	4,3,35,224,3,13
	.byte	'OVCCON',0
	.word	58882
	.byte	4,3,35,228,3,13
	.byte	'reserved_1E8',0
	.word	31625
	.byte	40,3,35,232,3,13
	.byte	'EICR',0
	.word	61220
	.byte	16,3,35,144,4,13
	.byte	'EIFR',0
	.word	56199
	.byte	4,3,35,160,4,13
	.byte	'FMR',0
	.word	57995
	.byte	4,3,35,164,4,13
	.byte	'PDRR',0
	.word	59137
	.byte	4,3,35,168,4,13
	.byte	'IGCR',0
	.word	61229
	.byte	16,3,35,172,4,13
	.byte	'reserved_23C',0
	.word	2493
	.byte	4,3,35,188,4,13
	.byte	'DTSLIM',0
	.word	56008
	.byte	4,3,35,192,4,13
	.byte	'reserved_244',0
	.word	61238
	.byte	180,3,3,35,196,4,13
	.byte	'ACCEN1',0
	.word	55231
	.byte	4,3,35,248,7,13
	.byte	'ACCEN0',0
	.word	55167
	.byte	4,3,35,252,7,0,14
	.word	61249
	.byte	31
	.byte	'Ifx_SCU',0,4,181,16,3
	.word	63239
	.byte	10
	.byte	'_Ifx_STM_ACCEN0_Bits',0,18,45,16,4,11
	.byte	'EN0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_STM_ACCEN0_Bits',0,18,79,3
	.word	63261
	.byte	10
	.byte	'_Ifx_STM_ACCEN1_Bits',0,18,82,16,4,11
	.byte	'reserved_0',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_STM_ACCEN1_Bits',0,18,85,3
	.word	63818
	.byte	10
	.byte	'_Ifx_STM_CAP_Bits',0,18,88,16,4,11
	.byte	'STMCAP63_32',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_STM_CAP_Bits',0,18,91,3
	.word	63895
	.byte	10
	.byte	'_Ifx_STM_CAPSV_Bits',0,18,94,16,4,11
	.byte	'STMCAP63_32',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_STM_CAPSV_Bits',0,18,97,3
	.word	63967
	.byte	10
	.byte	'_Ifx_STM_CLC_Bits',0,18,100,16,4,11
	.byte	'DISR',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	451
	.byte	28,0,2,35,0,0,31
	.byte	'Ifx_STM_CLC_Bits',0,18,107,3
	.word	64043
	.byte	10
	.byte	'_Ifx_STM_CMCON_Bits',0,18,110,16,4,11
	.byte	'MSIZE0',0,1
	.word	626
	.byte	5,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	626
	.byte	3,0,2,35,0,11
	.byte	'MSTART0',0,1
	.word	626
	.byte	5,3,2,35,1,11
	.byte	'reserved_13',0,1
	.word	626
	.byte	3,0,2,35,1,11
	.byte	'MSIZE1',0,1
	.word	626
	.byte	5,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	626
	.byte	3,0,2,35,2,11
	.byte	'MSTART1',0,1
	.word	626
	.byte	5,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	626
	.byte	3,0,2,35,3,0,31
	.byte	'Ifx_STM_CMCON_Bits',0,18,120,3
	.word	64184
	.byte	10
	.byte	'_Ifx_STM_CMP_Bits',0,18,123,16,4,11
	.byte	'CMPVAL',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_STM_CMP_Bits',0,18,126,3
	.word	64402
	.byte	10
	.byte	'_Ifx_STM_ICR_Bits',0,18,129,1,16,4,11
	.byte	'CMP0EN',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'CMP0IR',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'CMP0OS',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'CMP1EN',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'CMP1IR',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'CMP1OS',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,4
	.word	451
	.byte	25,0,2,35,0,0,31
	.byte	'Ifx_STM_ICR_Bits',0,18,139,1,3
	.word	64469
	.byte	10
	.byte	'_Ifx_STM_ID_Bits',0,18,142,1,16,4,11
	.byte	'MODREV',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_STM_ID_Bits',0,18,147,1,3
	.word	64672
	.byte	10
	.byte	'_Ifx_STM_ISCR_Bits',0,18,150,1,16,4,11
	.byte	'CMP0IRR',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'CMP0IRS',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'CMP1IRR',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'CMP1IRS',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	451
	.byte	28,0,2,35,0,0,31
	.byte	'Ifx_STM_ISCR_Bits',0,18,157,1,3
	.word	64779
	.byte	10
	.byte	'_Ifx_STM_KRST0_Bits',0,18,160,1,16,4,11
	.byte	'RST',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'RSTSTAT',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,4
	.word	451
	.byte	30,0,2,35,0,0,31
	.byte	'Ifx_STM_KRST0_Bits',0,18,165,1,3
	.word	64930
	.byte	10
	.byte	'_Ifx_STM_KRST1_Bits',0,18,168,1,16,4,11
	.byte	'RST',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	451
	.byte	31,0,2,35,0,0,31
	.byte	'Ifx_STM_KRST1_Bits',0,18,172,1,3
	.word	65041
	.byte	10
	.byte	'_Ifx_STM_KRSTCLR_Bits',0,18,175,1,16,4,11
	.byte	'CLR',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	451
	.byte	31,0,2,35,0,0,31
	.byte	'Ifx_STM_KRSTCLR_Bits',0,18,179,1,3
	.word	65133
	.byte	10
	.byte	'_Ifx_STM_OCS_Bits',0,18,182,1,16,4,11
	.byte	'reserved_0',0,4
	.word	451
	.byte	24,8,2,35,0,11
	.byte	'SUS',0,1
	.word	626
	.byte	4,4,2,35,3,11
	.byte	'SUS_P',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'SUSSTA',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'reserved_30',0,1
	.word	626
	.byte	2,0,2,35,3,0,31
	.byte	'Ifx_STM_OCS_Bits',0,18,189,1,3
	.word	65229
	.byte	10
	.byte	'_Ifx_STM_TIM0_Bits',0,18,192,1,16,4,11
	.byte	'STM31_0',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_STM_TIM0_Bits',0,18,195,1,3
	.word	65375
	.byte	10
	.byte	'_Ifx_STM_TIM0SV_Bits',0,18,198,1,16,4,11
	.byte	'STM31_0',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_STM_TIM0SV_Bits',0,18,201,1,3
	.word	65447
	.byte	10
	.byte	'_Ifx_STM_TIM1_Bits',0,18,204,1,16,4,11
	.byte	'STM35_4',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_STM_TIM1_Bits',0,18,207,1,3
	.word	65523
	.byte	10
	.byte	'_Ifx_STM_TIM2_Bits',0,18,210,1,16,4,11
	.byte	'STM39_8',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_STM_TIM2_Bits',0,18,213,1,3
	.word	65595
	.byte	10
	.byte	'_Ifx_STM_TIM3_Bits',0,18,216,1,16,4,11
	.byte	'STM43_12',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_STM_TIM3_Bits',0,18,219,1,3
	.word	65667
	.byte	10
	.byte	'_Ifx_STM_TIM4_Bits',0,18,222,1,16,4,11
	.byte	'STM47_16',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_STM_TIM4_Bits',0,18,225,1,3
	.word	65740
	.byte	10
	.byte	'_Ifx_STM_TIM5_Bits',0,18,228,1,16,4,11
	.byte	'STM51_20',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_STM_TIM5_Bits',0,18,231,1,3
	.word	65813
	.byte	10
	.byte	'_Ifx_STM_TIM6_Bits',0,18,234,1,16,4,11
	.byte	'STM63_32',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_STM_TIM6_Bits',0,18,237,1,3
	.word	65886
	.byte	12,18,245,1,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63261
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_ACCEN0',0,18,250,1,3
	.word	65959
	.byte	12,18,253,1,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63818
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_ACCEN1',0,18,130,2,3
	.word	66023
	.byte	12,18,133,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63895
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_CAP',0,18,138,2,3
	.word	66087
	.byte	12,18,141,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	63967
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_CAPSV',0,18,146,2,3
	.word	66148
	.byte	12,18,149,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64043
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_CLC',0,18,154,2,3
	.word	66211
	.byte	12,18,157,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64184
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_CMCON',0,18,162,2,3
	.word	66272
	.byte	12,18,165,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64402
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_CMP',0,18,170,2,3
	.word	66335
	.byte	12,18,173,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64469
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_ICR',0,18,178,2,3
	.word	66396
	.byte	12,18,181,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64672
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_ID',0,18,186,2,3
	.word	66457
	.byte	12,18,189,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64779
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_ISCR',0,18,194,2,3
	.word	66517
	.byte	12,18,197,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	64930
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_KRST0',0,18,202,2,3
	.word	66579
	.byte	12,18,205,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65041
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_KRST1',0,18,210,2,3
	.word	66642
	.byte	12,18,213,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65133
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_KRSTCLR',0,18,218,2,3
	.word	66705
	.byte	12,18,221,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65229
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_OCS',0,18,226,2,3
	.word	66770
	.byte	12,18,229,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65375
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_TIM0',0,18,234,2,3
	.word	66831
	.byte	12,18,237,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65447
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_TIM0SV',0,18,242,2,3
	.word	66893
	.byte	12,18,245,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65523
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_TIM1',0,18,250,2,3
	.word	66957
	.byte	12,18,253,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65595
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_TIM2',0,18,130,3,3
	.word	67019
	.byte	12,18,133,3,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65667
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_TIM3',0,18,138,3,3
	.word	67081
	.byte	12,18,141,3,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65740
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_TIM4',0,18,146,3,3
	.word	67143
	.byte	12,18,149,3,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65813
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_TIM5',0,18,154,3,3
	.word	67205
	.byte	12,18,157,3,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	65886
	.byte	4,2,35,0,0,31
	.byte	'Ifx_STM_TIM6',0,18,162,3,3
	.word	67267
	.byte	17,19,236,10,9,1,18
	.byte	'IfxScu_CCUCON0_CLKSEL_fBack',0,0,18
	.byte	'IfxScu_CCUCON0_CLKSEL_fPll',0,1,0,31
	.byte	'IfxScu_CCUCON0_CLKSEL',0,19,240,10,3
	.word	67329
	.byte	17,19,250,10,9,1,18
	.byte	'IfxScu_WDTCON1_IR_divBy16384',0,0,18
	.byte	'IfxScu_WDTCON1_IR_divBy256',0,1,18
	.byte	'IfxScu_WDTCON1_IR_divBy64',0,2,0,31
	.byte	'IfxScu_WDTCON1_IR',0,19,255,10,3
	.word	67426
	.byte	10
	.byte	'_Ifx_FLASH_ACCEN0_Bits',0,20,45,16,4,11
	.byte	'EN0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_FLASH_ACCEN0_Bits',0,20,79,3
	.word	67548
	.byte	10
	.byte	'_Ifx_FLASH_ACCEN1_Bits',0,20,82,16,4,11
	.byte	'reserved_0',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_FLASH_ACCEN1_Bits',0,20,85,3
	.word	68109
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_CFG_Bits',0,20,88,16,4,11
	.byte	'SEL',0,1
	.word	626
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	626
	.byte	2,0,2,35,0,11
	.byte	'CLR',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'DIS',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	451
	.byte	22,0,2,35,0,0,31
	.byte	'Ifx_FLASH_CBAB_CFG_Bits',0,20,95,3
	.word	68190
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_STAT_Bits',0,20,98,16,4,11
	.byte	'VLD0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'VLD1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'VLD2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'VLD3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'VLD4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'VLD5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'VLD6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'VLD7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'VLD8',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'VLD9',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	451
	.byte	22,0,2,35,0,0,31
	.byte	'Ifx_FLASH_CBAB_STAT_Bits',0,20,111,3
	.word	68343
	.byte	10
	.byte	'_Ifx_FLASH_CBAB_TOP_Bits',0,20,114,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	451
	.byte	19,8,2,35,0,11
	.byte	'ERR',0,1
	.word	626
	.byte	6,2,2,35,3,11
	.byte	'VLD',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_FLASH_CBAB_TOP_Bits',0,20,121,3
	.word	68591
	.byte	10
	.byte	'_Ifx_FLASH_COMM0_Bits',0,20,124,16,4,11
	.byte	'STATUS',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'reserved_8',0,4
	.word	451
	.byte	24,0,2,35,0,0,31
	.byte	'Ifx_FLASH_COMM0_Bits',0,20,128,1,3
	.word	68737
	.byte	10
	.byte	'_Ifx_FLASH_COMM1_Bits',0,20,131,1,16,4,11
	.byte	'STATUS',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'DATA',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_FLASH_COMM1_Bits',0,20,136,1,3
	.word	68835
	.byte	10
	.byte	'_Ifx_FLASH_COMM2_Bits',0,20,139,1,16,4,11
	.byte	'STATUS',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'DATA',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_FLASH_COMM2_Bits',0,20,144,1,3
	.word	68951
	.byte	10
	.byte	'_Ifx_FLASH_ECCRD_Bits',0,20,147,1,16,4,11
	.byte	'RCODE',0,4
	.word	451
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	643
	.byte	8,2,2,35,2,11
	.byte	'EDCERRINJ',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'ECCORDIS',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_FLASH_ECCRD_Bits',0,20,153,1,3
	.word	69067
	.byte	10
	.byte	'_Ifx_FLASH_ECCRP_Bits',0,20,156,1,16,4,11
	.byte	'RCODE',0,4
	.word	451
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	643
	.byte	8,2,2,35,2,11
	.byte	'EDCERRINJ',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'ECCORDIS',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_FLASH_ECCRP_Bits',0,20,162,1,3
	.word	69207
	.byte	10
	.byte	'_Ifx_FLASH_ECCW_Bits',0,20,165,1,16,4,11
	.byte	'WCODE',0,4
	.word	451
	.byte	22,10,2,35,0,11
	.byte	'reserved_22',0,2
	.word	643
	.byte	8,2,2,35,2,11
	.byte	'DECENCDIS',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'PECENCDIS',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_FLASH_ECCW_Bits',0,20,171,1,3
	.word	69347
	.byte	10
	.byte	'_Ifx_FLASH_FCON_Bits',0,20,174,1,16,4,11
	.byte	'WSPFLASH',0,1
	.word	626
	.byte	4,4,2,35,0,11
	.byte	'WSECPF',0,1
	.word	626
	.byte	2,2,2,35,0,11
	.byte	'WSDFLASH',0,2
	.word	643
	.byte	6,4,2,35,0,11
	.byte	'WSECDF',0,1
	.word	626
	.byte	3,1,2,35,1,11
	.byte	'IDLE',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'ESLDIS',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'SLEEP',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'NSAFECC',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'STALL',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'RES21',0,1
	.word	626
	.byte	2,2,2,35,2,11
	.byte	'RES23',0,1
	.word	626
	.byte	2,0,2,35,2,11
	.byte	'VOPERM',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'SQERM',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'PROERM',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	626
	.byte	3,2,2,35,3,11
	.byte	'PR5V',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'EOBM',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_FLASH_FCON_Bits',0,20,193,1,3
	.word	69486
	.byte	10
	.byte	'_Ifx_FLASH_FPRO_Bits',0,20,196,1,16,4,11
	.byte	'PROINP',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'PRODISP',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'PROIND',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'PRODISD',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'PROINHSMCOTP',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'RES5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'PROINOTP',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'RES7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'PROINDBG',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'PRODISDBG',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'PROINHSM',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'reserved_11',0,1
	.word	626
	.byte	5,0,2,35,1,11
	.byte	'DCFP',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'DDFP',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'DDFPX',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'reserved_19',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'DDFD',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'reserved_21',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'ENPE',0,1
	.word	626
	.byte	2,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	8,0,2,35,3,0,31
	.byte	'Ifx_FLASH_FPRO_Bits',0,20,218,1,3
	.word	69848
	.byte	10
	.byte	'_Ifx_FLASH_FSR_Bits',0,20,221,1,16,4,11
	.byte	'FABUSY',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'D0BUSY',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'RES1',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'P0BUSY',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'P1BUSY',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'RES5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'RES6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'PROG',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'ERASE',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'PFPAGE',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'DFPAGE',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'OPER',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'SQER',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'PROER',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'PFSBER',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'PFDBER',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'PFMBER',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'RES17',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'DFSBER',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'DFDBER',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'DFTBER',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'DFMBER',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'SRIADDERR',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	643
	.byte	2,7,2,35,2,11
	.byte	'PVER',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'EVER',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'SPND',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'SLM',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'reserved_29',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'ORIER',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'reserved_31',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_FLASH_FSR_Bits',0,20,254,1,3
	.word	70289
	.byte	10
	.byte	'_Ifx_FLASH_ID_Bits',0,20,129,2,16,4,11
	.byte	'MODREV',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_FLASH_ID_Bits',0,20,134,2,3
	.word	70895
	.byte	10
	.byte	'_Ifx_FLASH_MARD_Bits',0,20,137,2,16,4,11
	.byte	'HMARGIN',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'SELD0',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'reserved_2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'SPND',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'SPNDERR',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,2
	.word	643
	.byte	10,1,2,35,0,11
	.byte	'TRAPDIS',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_FLASH_MARD_Bits',0,20,147,2,3
	.word	71006
	.byte	10
	.byte	'_Ifx_FLASH_MARP_Bits',0,20,150,2,16,4,11
	.byte	'SELP0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'SELP1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'RES2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'RES3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,2
	.word	643
	.byte	11,1,2,35,0,11
	.byte	'TRAPDIS',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_FLASH_MARP_Bits',0,20,159,2,3
	.word	71220
	.byte	10
	.byte	'_Ifx_FLASH_PROCOND_Bits',0,20,162,2,16,4,11
	.byte	'L',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'NSAFECC',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'RAMIN',0,1
	.word	626
	.byte	2,4,2,35,0,11
	.byte	'RAMINSEL',0,1
	.word	626
	.byte	4,0,2,35,0,11
	.byte	'OSCCFG',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'MODE',0,1
	.word	626
	.byte	2,5,2,35,1,11
	.byte	'APREN',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'CAP0EN',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'CAP1EN',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'CAP2EN',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'CAP3EN',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'ESR0CNT',0,2
	.word	643
	.byte	12,4,2,35,2,11
	.byte	'RES29',0,1
	.word	626
	.byte	2,2,2,35,3,11
	.byte	'RES30',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'RPRO',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_FLASH_PROCOND_Bits',0,20,179,2,3
	.word	71407
	.byte	10
	.byte	'_Ifx_FLASH_PROCONDBG_Bits',0,20,182,2,16,4,11
	.byte	'OCDSDIS',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'DBGIFLCK',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'EDM',0,1
	.word	626
	.byte	2,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	451
	.byte	28,0,2,35,0,0,31
	.byte	'Ifx_FLASH_PROCONDBG_Bits',0,20,188,2,3
	.word	71731
	.byte	10
	.byte	'_Ifx_FLASH_PROCONHSM_Bits',0,20,191,2,16,4,11
	.byte	'HSMDBGDIS',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'DBGIFLCK',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'TSTIFLCK',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'HSMTSTDIS',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'RES15',0,2
	.word	643
	.byte	12,0,2,35,0,11
	.byte	'reserved_16',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_FLASH_PROCONHSM_Bits',0,20,199,2,3
	.word	71874
	.byte	10
	.byte	'_Ifx_FLASH_PROCONHSMCOTP_Bits',0,20,202,2,16,4,11
	.byte	'HSMBOOTEN',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'SSWWAIT',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'HSMDX',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'HSM6X',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'HSM16X',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'HSM17X',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'S6ROM',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'HSMENPINS',0,2
	.word	643
	.byte	2,7,2,35,0,11
	.byte	'HSMENRES',0,1
	.word	626
	.byte	2,5,2,35,1,11
	.byte	'DESTDBG',0,1
	.word	626
	.byte	2,3,2,35,1,11
	.byte	'BLKFLAN',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'reserved_14',0,1
	.word	626
	.byte	2,0,2,35,1,11
	.byte	'S16ROM',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'S17ROM',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,2
	.word	643
	.byte	14,0,2,35,2,0,31
	.byte	'Ifx_FLASH_PROCONHSMCOTP_Bits',0,20,219,2,3
	.word	72063
	.byte	10
	.byte	'_Ifx_FLASH_PROCONOTP_Bits',0,20,222,2,16,4,11
	.byte	'S0ROM',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'S1ROM',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'S2ROM',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'S3ROM',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'S4ROM',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'S5ROM',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'S6ROM',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'S7ROM',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'S8ROM',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'S9ROM',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'S10ROM',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'S11ROM',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'S12ROM',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'S13ROM',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'S14ROM',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'S15ROM',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'S16ROM',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'S17ROM',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'S18ROM',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'S19ROM',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'S20ROM',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'S21ROM',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'S22ROM',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'S23ROM',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'S24ROM',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'S25ROM',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'S26ROM',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	626
	.byte	2,3,2,35,3,11
	.byte	'BML',0,1
	.word	626
	.byte	2,1,2,35,3,11
	.byte	'TP',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_FLASH_PROCONOTP_Bits',0,20,254,2,3
	.word	72426
	.byte	10
	.byte	'_Ifx_FLASH_PROCONP_Bits',0,20,129,3,16,4,11
	.byte	'S0L',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'S1L',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'S2L',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'S3L',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'S4L',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'S5L',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'S6L',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'S7L',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'S8L',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'S9L',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'S10L',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'S11L',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'S12L',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'S13L',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'S14L',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'S15L',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'S16L',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'S17L',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'S18L',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'S19L',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'S20L',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'S21L',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'S22L',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'S23L',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'S24L',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'S25L',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'S26L',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	626
	.byte	4,1,2,35,3,11
	.byte	'RPRO',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_FLASH_PROCONP_Bits',0,20,160,3,3
	.word	73021
	.byte	10
	.byte	'_Ifx_FLASH_PROCONWOP_Bits',0,20,163,3,16,4,11
	.byte	'S0WOP',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'S1WOP',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'S2WOP',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'S3WOP',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'S4WOP',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'S5WOP',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'S6WOP',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'S7WOP',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'S8WOP',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'S9WOP',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'S10WOP',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'S11WOP',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'S12WOP',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'S13WOP',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'S14WOP',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'S15WOP',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'S16WOP',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'S17WOP',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'S18WOP',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'S19WOP',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'S20WOP',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'S21WOP',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'S22WOP',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'S23WOP',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'S24WOP',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'S25WOP',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'S26WOP',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'reserved_27',0,1
	.word	626
	.byte	4,1,2,35,3,11
	.byte	'DATM',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_FLASH_PROCONWOP_Bits',0,20,194,3,3
	.word	73545
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG0_Bits',0,20,197,3,16,4,11
	.byte	'TAG',0,1
	.word	626
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	451
	.byte	26,0,2,35,0,0,31
	.byte	'Ifx_FLASH_RDB_CFG0_Bits',0,20,201,3,3
	.word	74127
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG1_Bits',0,20,204,3,16,4,11
	.byte	'TAG',0,1
	.word	626
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	451
	.byte	26,0,2,35,0,0,31
	.byte	'Ifx_FLASH_RDB_CFG1_Bits',0,20,208,3,3
	.word	74229
	.byte	10
	.byte	'_Ifx_FLASH_RDB_CFG2_Bits',0,20,211,3,16,4,11
	.byte	'TAG',0,1
	.word	626
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,4
	.word	451
	.byte	26,0,2,35,0,0,31
	.byte	'Ifx_FLASH_RDB_CFG2_Bits',0,20,215,3,3
	.word	74331
	.byte	10
	.byte	'_Ifx_FLASH_RRAD_Bits',0,20,218,3,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	3,5,2,35,0,11
	.byte	'ADD',0,4
	.word	451
	.byte	29,0,2,35,0,0,31
	.byte	'Ifx_FLASH_RRAD_Bits',0,20,222,3,3
	.word	74433
	.byte	10
	.byte	'_Ifx_FLASH_RRCT_Bits',0,20,225,3,16,4,11
	.byte	'STRT',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'STP',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'BUSY',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'DONE',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'ERR',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'reserved_5',0,1
	.word	626
	.byte	3,0,2,35,0,11
	.byte	'EOBM',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	626
	.byte	7,0,2,35,1,11
	.byte	'CNT',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_FLASH_RRCT_Bits',0,20,236,3,3
	.word	74527
	.byte	10
	.byte	'_Ifx_FLASH_RRD0_Bits',0,20,239,3,16,4,11
	.byte	'DATA',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_FLASH_RRD0_Bits',0,20,242,3,3
	.word	74737
	.byte	10
	.byte	'_Ifx_FLASH_RRD1_Bits',0,20,245,3,16,4,11
	.byte	'DATA',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_FLASH_RRD1_Bits',0,20,248,3,3
	.word	74810
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_CFG_Bits',0,20,251,3,16,4,11
	.byte	'SEL',0,1
	.word	626
	.byte	6,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	626
	.byte	2,0,2,35,0,11
	.byte	'CLR',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'DIS',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,4
	.word	451
	.byte	22,0,2,35,0,0,31
	.byte	'Ifx_FLASH_UBAB_CFG_Bits',0,20,130,4,3
	.word	74883
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_STAT_Bits',0,20,133,4,16,4,11
	.byte	'VLD0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,4
	.word	451
	.byte	31,0,2,35,0,0,31
	.byte	'Ifx_FLASH_UBAB_STAT_Bits',0,20,137,4,3
	.word	75038
	.byte	10
	.byte	'_Ifx_FLASH_UBAB_TOP_Bits',0,20,140,4,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	5,3,2,35,0,11
	.byte	'ADDR',0,4
	.word	451
	.byte	19,8,2,35,0,11
	.byte	'ERR',0,1
	.word	626
	.byte	6,2,2,35,3,11
	.byte	'VLD',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'CLR',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_FLASH_UBAB_TOP_Bits',0,20,147,4,3
	.word	75143
	.byte	12,20,155,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	67548
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_ACCEN0',0,20,160,4,3
	.word	75291
	.byte	12,20,163,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68109
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_ACCEN1',0,20,168,4,3
	.word	75357
	.byte	12,20,171,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68190
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_CBAB_CFG',0,20,176,4,3
	.word	75423
	.byte	12,20,179,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68343
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_CBAB_STAT',0,20,184,4,3
	.word	75491
	.byte	12,20,187,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68591
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_CBAB_TOP',0,20,192,4,3
	.word	75560
	.byte	12,20,195,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68737
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_COMM0',0,20,200,4,3
	.word	75628
	.byte	12,20,203,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68835
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_COMM1',0,20,208,4,3
	.word	75693
	.byte	12,20,211,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	68951
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_COMM2',0,20,216,4,3
	.word	75758
	.byte	12,20,219,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69067
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_ECCRD',0,20,224,4,3
	.word	75823
	.byte	12,20,227,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69207
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_ECCRP',0,20,232,4,3
	.word	75888
	.byte	12,20,235,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69347
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_ECCW',0,20,240,4,3
	.word	75953
	.byte	12,20,243,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69486
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_FCON',0,20,248,4,3
	.word	76017
	.byte	12,20,251,4,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	69848
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_FPRO',0,20,128,5,3
	.word	76081
	.byte	12,20,131,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70289
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_FSR',0,20,136,5,3
	.word	76145
	.byte	12,20,139,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	70895
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_ID',0,20,144,5,3
	.word	76208
	.byte	12,20,147,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71006
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_MARD',0,20,152,5,3
	.word	76270
	.byte	12,20,155,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71220
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_MARP',0,20,160,5,3
	.word	76334
	.byte	12,20,163,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71407
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_PROCOND',0,20,168,5,3
	.word	76398
	.byte	12,20,171,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71731
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_PROCONDBG',0,20,176,5,3
	.word	76465
	.byte	12,20,179,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	71874
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_PROCONHSM',0,20,184,5,3
	.word	76534
	.byte	12,20,187,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72063
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_PROCONHSMCOTP',0,20,192,5,3
	.word	76603
	.byte	12,20,195,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	72426
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_PROCONOTP',0,20,200,5,3
	.word	76676
	.byte	12,20,203,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73021
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_PROCONP',0,20,208,5,3
	.word	76745
	.byte	12,20,211,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	73545
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_PROCONWOP',0,20,216,5,3
	.word	76812
	.byte	12,20,219,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	74127
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_RDB_CFG0',0,20,224,5,3
	.word	76881
	.byte	12,20,227,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	74229
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_RDB_CFG1',0,20,232,5,3
	.word	76949
	.byte	12,20,235,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	74331
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_RDB_CFG2',0,20,240,5,3
	.word	77017
	.byte	12,20,243,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	74433
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_RRAD',0,20,248,5,3
	.word	77085
	.byte	12,20,251,5,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	74527
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_RRCT',0,20,128,6,3
	.word	77149
	.byte	12,20,131,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	74737
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_RRD0',0,20,136,6,3
	.word	77213
	.byte	12,20,139,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	74810
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_RRD1',0,20,144,6,3
	.word	77277
	.byte	12,20,147,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	74883
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_UBAB_CFG',0,20,152,6,3
	.word	77341
	.byte	12,20,155,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	75038
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_UBAB_STAT',0,20,160,6,3
	.word	77409
	.byte	12,20,163,6,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	75143
	.byte	4,2,35,0,0,31
	.byte	'Ifx_FLASH_UBAB_TOP',0,20,168,6,3
	.word	77478
	.byte	10
	.byte	'_Ifx_FLASH_CBAB',0,20,179,6,25,12,13
	.byte	'CFG',0
	.word	75423
	.byte	4,2,35,0,13
	.byte	'STAT',0
	.word	75491
	.byte	4,2,35,4,13
	.byte	'TOP',0
	.word	75560
	.byte	4,2,35,8,0,14
	.word	77546
	.byte	31
	.byte	'Ifx_FLASH_CBAB',0,20,184,6,3
	.word	77609
	.byte	10
	.byte	'_Ifx_FLASH_RDB',0,20,187,6,25,12,13
	.byte	'CFG0',0
	.word	76881
	.byte	4,2,35,0,13
	.byte	'CFG1',0
	.word	76949
	.byte	4,2,35,4,13
	.byte	'CFG2',0
	.word	77017
	.byte	4,2,35,8,0,14
	.word	77638
	.byte	31
	.byte	'Ifx_FLASH_RDB',0,20,192,6,3
	.word	77702
	.byte	10
	.byte	'_Ifx_FLASH_UBAB',0,20,195,6,25,12,13
	.byte	'CFG',0
	.word	77341
	.byte	4,2,35,0,13
	.byte	'STAT',0
	.word	77409
	.byte	4,2,35,4,13
	.byte	'TOP',0
	.word	77478
	.byte	4,2,35,8,0,14
	.word	77730
	.byte	31
	.byte	'Ifx_FLASH_UBAB',0,20,200,6,3
	.word	77793
	.byte	31
	.byte	'Ifx_P_ACCEN0_Bits',0,6,79,3
	.word	8065
	.byte	31
	.byte	'Ifx_P_ACCEN1_Bits',0,6,85,3
	.word	7978
	.byte	31
	.byte	'Ifx_P_ESR_Bits',0,6,107,3
	.word	4321
	.byte	31
	.byte	'Ifx_P_ID_Bits',0,6,115,3
	.word	2374
	.byte	31
	.byte	'Ifx_P_IN_Bits',0,6,137,1,3
	.word	3369
	.byte	31
	.byte	'Ifx_P_IOCR0_Bits',0,6,150,1,3
	.word	2502
	.byte	31
	.byte	'Ifx_P_IOCR12_Bits',0,6,163,1,3
	.word	3149
	.byte	31
	.byte	'Ifx_P_IOCR4_Bits',0,6,176,1,3
	.word	2717
	.byte	31
	.byte	'Ifx_P_IOCR8_Bits',0,6,189,1,3
	.word	2932
	.byte	31
	.byte	'Ifx_P_LPCR0_Bits',0,6,197,1,3
	.word	7337
	.byte	31
	.byte	'Ifx_P_LPCR1_Bits',0,6,205,1,3
	.word	7461
	.byte	31
	.byte	'Ifx_P_LPCR1_P21_Bits',0,6,215,1,3
	.word	7545
	.byte	31
	.byte	'Ifx_P_LPCR2_Bits',0,6,229,1,3
	.word	7725
	.byte	31
	.byte	'Ifx_P_OMCR0_Bits',0,6,240,1,3
	.word	5976
	.byte	31
	.byte	'Ifx_P_OMCR12_Bits',0,6,250,1,3
	.word	6500
	.byte	31
	.byte	'Ifx_P_OMCR4_Bits',0,6,133,2,3
	.word	6150
	.byte	31
	.byte	'Ifx_P_OMCR8_Bits',0,6,144,2,3
	.word	6324
	.byte	31
	.byte	'Ifx_P_OMCR_Bits',0,6,166,2,3
	.word	6989
	.byte	31
	.byte	'Ifx_P_OMR_Bits',0,6,203,2,3
	.word	1803
	.byte	31
	.byte	'Ifx_P_OMSR0_Bits',0,6,213,2,3
	.word	5313
	.byte	31
	.byte	'Ifx_P_OMSR12_Bits',0,6,224,2,3
	.word	5801
	.byte	31
	.byte	'Ifx_P_OMSR4_Bits',0,6,235,2,3
	.word	5460
	.byte	31
	.byte	'Ifx_P_OMSR8_Bits',0,6,246,2,3
	.word	5629
	.byte	31
	.byte	'Ifx_P_OMSR_Bits',0,6,140,3,3
	.word	6656
	.byte	31
	.byte	'Ifx_P_OUT_Bits',0,6,162,3,3
	.word	1487
	.byte	31
	.byte	'Ifx_P_PCSR_Bits',0,6,180,3,3
	.word	5027
	.byte	31
	.byte	'Ifx_P_PDISC_Bits',0,6,202,3,3
	.word	4661
	.byte	31
	.byte	'Ifx_P_PDR0_Bits',0,6,223,3,3
	.word	3692
	.byte	31
	.byte	'Ifx_P_PDR1_Bits',0,6,244,3,3
	.word	3996
	.byte	31
	.byte	'Ifx_P_ACCEN0',0,6,129,4,3
	.word	8592
	.byte	31
	.byte	'Ifx_P_ACCEN1',0,6,137,4,3
	.word	8025
	.byte	31
	.byte	'Ifx_P_ESR',0,6,145,4,3
	.word	4612
	.byte	31
	.byte	'Ifx_P_ID',0,6,153,4,3
	.word	2453
	.byte	31
	.byte	'Ifx_P_IN',0,6,161,4,3
	.word	3643
	.byte	31
	.byte	'Ifx_P_IOCR0',0,6,169,4,3
	.word	2677
	.byte	31
	.byte	'Ifx_P_IOCR12',0,6,177,4,3
	.word	3329
	.byte	31
	.byte	'Ifx_P_IOCR4',0,6,185,4,3
	.word	2892
	.byte	31
	.byte	'Ifx_P_IOCR8',0,6,193,4,3
	.word	3109
	.byte	31
	.byte	'Ifx_P_LPCR0',0,6,201,4,3
	.word	7421
	.byte	31
	.byte	'Ifx_P_LPCR1',0,6,210,4,3
	.word	7670
	.byte	31
	.byte	'Ifx_P_LPCR2',0,6,218,4,3
	.word	7929
	.byte	31
	.byte	'Ifx_P_OMCR',0,6,226,4,3
	.word	7297
	.byte	31
	.byte	'Ifx_P_OMCR0',0,6,234,4,3
	.word	6110
	.byte	31
	.byte	'Ifx_P_OMCR12',0,6,242,4,3
	.word	6616
	.byte	31
	.byte	'Ifx_P_OMCR4',0,6,250,4,3
	.word	6284
	.byte	31
	.byte	'Ifx_P_OMCR8',0,6,130,5,3
	.word	6460
	.byte	31
	.byte	'Ifx_P_OMR',0,6,138,5,3
	.word	2334
	.byte	31
	.byte	'Ifx_P_OMSR',0,6,146,5,3
	.word	6949
	.byte	31
	.byte	'Ifx_P_OMSR0',0,6,154,5,3
	.word	5420
	.byte	31
	.byte	'Ifx_P_OMSR12',0,6,162,5,3
	.word	5936
	.byte	31
	.byte	'Ifx_P_OMSR4',0,6,170,5,3
	.word	5589
	.byte	31
	.byte	'Ifx_P_OMSR8',0,6,178,5,3
	.word	5761
	.byte	31
	.byte	'Ifx_P_OUT',0,6,186,5,3
	.word	1763
	.byte	31
	.byte	'Ifx_P_PCSR',0,6,194,5,3
	.word	5273
	.byte	31
	.byte	'Ifx_P_PDISC',0,6,202,5,3
	.word	4987
	.byte	31
	.byte	'Ifx_P_PDR0',0,6,210,5,3
	.word	3956
	.byte	31
	.byte	'Ifx_P_PDR1',0,6,218,5,3
	.word	4272
	.byte	14
	.word	8632
	.byte	31
	.byte	'Ifx_P',0,6,139,6,3
	.word	79140
	.byte	17,5,83,9,1,18
	.byte	'IfxPort_InputMode_undefined',0,127,18
	.byte	'IfxPort_InputMode_noPullDevice',0,0,18
	.byte	'IfxPort_InputMode_pullDown',0,8,18
	.byte	'IfxPort_InputMode_pullUp',0,16,0,31
	.byte	'IfxPort_InputMode',0,5,89,3
	.word	79160
	.byte	17,5,120,9,1,18
	.byte	'IfxPort_OutputIdx_general',0,128,1,18
	.byte	'IfxPort_OutputIdx_alt1',0,136,1,18
	.byte	'IfxPort_OutputIdx_alt2',0,144,1,18
	.byte	'IfxPort_OutputIdx_alt3',0,152,1,18
	.byte	'IfxPort_OutputIdx_alt4',0,160,1,18
	.byte	'IfxPort_OutputIdx_alt5',0,168,1,18
	.byte	'IfxPort_OutputIdx_alt6',0,176,1,18
	.byte	'IfxPort_OutputIdx_alt7',0,184,1,0,31
	.byte	'IfxPort_OutputIdx',0,5,130,1,3
	.word	79311
	.byte	17,5,134,1,9,1,18
	.byte	'IfxPort_OutputMode_pushPull',0,128,1,18
	.byte	'IfxPort_OutputMode_openDrain',0,192,1,0,31
	.byte	'IfxPort_OutputMode',0,5,138,1,3
	.word	79555
	.byte	17,5,144,1,9,1,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed1',0,0,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed2',0,1,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed3',0,2,18
	.byte	'IfxPort_PadDriver_cmosAutomotiveSpeed4',0,3,18
	.byte	'IfxPort_PadDriver_lvdsSpeed1',0,4,18
	.byte	'IfxPort_PadDriver_lvdsSpeed2',0,5,18
	.byte	'IfxPort_PadDriver_lvdsSpeed3',0,6,18
	.byte	'IfxPort_PadDriver_lvdsSpeed4',0,7,18
	.byte	'IfxPort_PadDriver_ttlSpeed1',0,8,18
	.byte	'IfxPort_PadDriver_ttlSpeed2',0,9,18
	.byte	'IfxPort_PadDriver_ttlSpeed3',0,10,18
	.byte	'IfxPort_PadDriver_ttlSpeed4',0,11,0,31
	.byte	'IfxPort_PadDriver',0,5,158,1,3
	.word	79653
	.byte	31
	.byte	'IfxPort_State',0,5,178,1,3
	.word	9245
	.byte	30,5,190,1,9,8,13
	.byte	'port',0
	.word	9240
	.byte	4,2,35,0,13
	.byte	'pinIndex',0
	.word	626
	.byte	1,2,35,4,0,31
	.byte	'IfxPort_Pin',0,5,194,1,3
	.word	80118
	.byte	31
	.byte	'IfxScuCcu_PllStepsFunctionHook',0,7,148,1,16
	.word	190
	.byte	30,7,212,5,9,8,13
	.byte	'value',0
	.word	9626
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	9626
	.byte	4,2,35,4,0,31
	.byte	'IfxScuCcu_CcuconRegConfig',0,7,216,5,3
	.word	80218
	.byte	30,7,221,5,9,8,13
	.byte	'pDivider',0
	.word	626
	.byte	1,2,35,0,13
	.byte	'nDivider',0
	.word	626
	.byte	1,2,35,1,13
	.byte	'k2Initial',0
	.word	626
	.byte	1,2,35,2,13
	.byte	'waitTime',0
	.word	247
	.byte	4,2,35,4,0,31
	.byte	'IfxScuCcu_InitialStepConfig',0,7,227,5,3
	.word	80289
	.byte	30,7,231,5,9,12,13
	.byte	'k2Step',0
	.word	626
	.byte	1,2,35,0,13
	.byte	'waitTime',0
	.word	247
	.byte	4,2,35,2,13
	.byte	'hookFunction',0
	.word	80178
	.byte	4,2,35,8,0,31
	.byte	'IfxScuCcu_PllStepsConfig',0,7,236,5,3
	.word	80406
	.byte	3
	.word	187
	.byte	30,7,244,5,9,48,13
	.byte	'ccucon0',0
	.word	80218
	.byte	8,2,35,0,13
	.byte	'ccucon1',0
	.word	80218
	.byte	8,2,35,8,13
	.byte	'ccucon2',0
	.word	80218
	.byte	8,2,35,16,13
	.byte	'ccucon5',0
	.word	80218
	.byte	8,2,35,24,13
	.byte	'ccucon6',0
	.word	80218
	.byte	8,2,35,32,13
	.byte	'ccucon7',0
	.word	80218
	.byte	8,2,35,40,0,31
	.byte	'IfxScuCcu_ClockDistributionConfig',0,7,252,5,3
	.word	80508
	.byte	30,7,128,6,9,8,13
	.byte	'value',0
	.word	9626
	.byte	4,2,35,0,13
	.byte	'mask',0
	.word	9626
	.byte	4,2,35,4,0,31
	.byte	'IfxScuCcu_FlashWaitstateConfig',0,7,132,6,3
	.word	80660
	.byte	3
	.word	80406
	.byte	30,7,137,6,9,16,13
	.byte	'numOfPllDividerSteps',0
	.word	626
	.byte	1,2,35,0,13
	.byte	'pllDividerStep',0
	.word	80736
	.byte	4,2,35,4,13
	.byte	'pllInitialStep',0
	.word	80289
	.byte	8,2,35,8,0,31
	.byte	'IfxScuCcu_SysPllConfig',0,7,142,6,3
	.word	80741
	.byte	17,8,144,1,9,1,18
	.byte	'IfxCpu_CounterMode_normal',0,0,18
	.byte	'IfxCpu_CounterMode_task',0,1,0,31
	.byte	'IfxCpu_CounterMode',0,8,148,1,3
	.word	80858
	.byte	30,8,160,1,9,6,13
	.byte	'counter',0
	.word	9626
	.byte	4,2,35,0,13
	.byte	'overlfow',0
	.word	626
	.byte	1,2,35,4,0,31
	.byte	'IfxCpu_Counter',0,8,164,1,3
	.word	80947
	.byte	30,8,172,1,9,32,13
	.byte	'instruction',0
	.word	80947
	.byte	6,2,35,0,13
	.byte	'clock',0
	.word	80947
	.byte	6,2,35,6,13
	.byte	'counter1',0
	.word	80947
	.byte	6,2,35,12,13
	.byte	'counter2',0
	.word	80947
	.byte	6,2,35,18,13
	.byte	'counter3',0
	.word	80947
	.byte	6,2,35,24,0,31
	.byte	'IfxCpu_Perf',0,8,179,1,3
	.word	81013
	.byte	10
	.byte	'_Ifx_MTU_ACCEN0_Bits',0,21,45,16,4,11
	.byte	'EN0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'EN1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'EN2',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'EN3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'EN4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'EN5',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'EN6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'EN7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'EN8',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'EN9',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'EN10',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'EN11',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'EN12',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'EN13',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'EN14',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'EN15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'EN16',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'EN17',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'EN18',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'EN19',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'EN20',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'EN21',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'EN22',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'EN23',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'EN24',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'EN25',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'EN26',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'EN27',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'EN28',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'EN29',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'EN30',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'EN31',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_MTU_ACCEN0_Bits',0,21,79,3
	.word	81131
	.byte	10
	.byte	'_Ifx_MTU_ACCEN1_Bits',0,21,82,16,4,11
	.byte	'reserved_0',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_MTU_ACCEN1_Bits',0,21,85,3
	.word	81688
	.byte	10
	.byte	'_Ifx_MTU_CLC_Bits',0,21,88,16,4,11
	.byte	'DISR',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'DISS',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'Resvd',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'EDIS',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,4
	.word	451
	.byte	28,0,2,35,0,0,31
	.byte	'Ifx_MTU_CLC_Bits',0,21,95,3
	.word	81765
	.byte	10
	.byte	'_Ifx_MTU_ID_Bits',0,21,98,16,4,11
	.byte	'MODREV',0,1
	.word	626
	.byte	8,0,2,35,0,11
	.byte	'MODTYPE',0,1
	.word	626
	.byte	8,0,2,35,1,11
	.byte	'MODNUMBER',0,2
	.word	643
	.byte	16,0,2,35,2,0,31
	.byte	'Ifx_MTU_ID_Bits',0,21,103,3
	.word	81901
	.byte	10
	.byte	'_Ifx_MTU_MEMMAP_Bits',0,21,106,16,4,11
	.byte	'reserved_0',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'CPU2DxMAP',0,1
	.word	626
	.byte	2,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'CPU2PxMAP',0,1
	.word	626
	.byte	2,2,2,35,0,11
	.byte	'reserved_6',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'CPU1DCMAP',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'CPU1DTMAP',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'reserved_9',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'CPU1PCMAP',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'CPU1PTMAP',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	626
	.byte	3,1,2,35,1,11
	.byte	'CPU0PCMAP',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'reserved_16',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'CPU0PTMAP',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'CPU0DxMAP',0,1
	.word	626
	.byte	2,4,2,35,2,11
	.byte	'reserved_20',0,2
	.word	643
	.byte	12,0,2,35,2,0,31
	.byte	'Ifx_MTU_MEMMAP_Bits',0,21,124,3
	.word	82006
	.byte	10
	.byte	'_Ifx_MTU_MEMSTAT0_Bits',0,21,127,16,4,11
	.byte	'CPU2DSAIU',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'reserved_1',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'CPU2DTAIU',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'CPU2PSAIU',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'reserved_4',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'CPU2PTAIU',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'CPU1DSAIU',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'reserved_7',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'CPU1DTAIU',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'CPU1PSAIU',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'CPU1PTAIU',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'reserved_12',0,1
	.word	626
	.byte	2,2,2,35,1,11
	.byte	'CPU0DSAIU',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'CPU0PSAIU',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'CPU0PTAIU',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'CPU0DxAIU',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'CPU1DS2AIU',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'CPU2DS2AIU',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'reserved_22',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'HSMCAIU',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'HSMTAIU',0,1
	.word	626
	.byte	1,7,2,35,3,11
	.byte	'HSMRAIU',0,1
	.word	626
	.byte	1,6,2,35,3,11
	.byte	'FSI0AIU',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'CPU0DS2AIU',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'reserved_28',0,1
	.word	626
	.byte	4,0,2,35,3,0,31
	.byte	'Ifx_MTU_MEMSTAT0_Bits',0,21,157,1,3
	.word	82407
	.byte	10
	.byte	'_Ifx_MTU_MEMSTAT1_Bits',0,21,160,1,16,4,11
	.byte	'reserved_0',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_MTU_MEMSTAT1_Bits',0,21,163,1,3
	.word	83065
	.byte	10
	.byte	'_Ifx_MTU_MEMSTAT2_Bits',0,21,166,1,16,4,11
	.byte	'reserved_0',0,4
	.word	451
	.byte	32,0,2,35,0,0,31
	.byte	'Ifx_MTU_MEMSTAT2_Bits',0,21,169,1,3
	.word	83148
	.byte	10
	.byte	'_Ifx_MTU_MEMTEST0_Bits',0,21,172,1,16,4,11
	.byte	'CPU2XEN',0,1
	.word	626
	.byte	6,2,2,35,0,11
	.byte	'CPU1DSEN',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'Res',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'CPU1DTEN',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'CPU1PSEN',0,1
	.word	626
	.byte	1,6,2,35,1,11
	.byte	'reserved_10',0,1
	.word	626
	.byte	1,5,2,35,1,11
	.byte	'CPU1PTEN',0,1
	.word	626
	.byte	1,4,2,35,1,11
	.byte	'LMUEN',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'MMCDSEN',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'CPU0DSEN',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'reserved_15',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'CPU0PSEN',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'CPU0PTEN',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'reserved_18',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'CPU0DTEN',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'CPUXDS2EN',0,1
	.word	626
	.byte	2,2,2,35,2,11
	.byte	'ETHEN',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'reserved_23',0,2
	.word	643
	.byte	3,6,2,35,2,11
	.byte	'FSI0EN',0,1
	.word	626
	.byte	1,5,2,35,3,11
	.byte	'CPU0DS2EN',0,1
	.word	626
	.byte	1,4,2,35,3,11
	.byte	'GTMFEN',0,1
	.word	626
	.byte	1,3,2,35,3,11
	.byte	'GTMM0EN',0,1
	.word	626
	.byte	1,2,2,35,3,11
	.byte	'GTMM1EN',0,1
	.word	626
	.byte	1,1,2,35,3,11
	.byte	'GTM1AEN',0,1
	.word	626
	.byte	1,0,2,35,3,0,31
	.byte	'Ifx_MTU_MEMTEST0_Bits',0,21,198,1,3
	.word	83231
	.byte	10
	.byte	'_Ifx_MTU_MEMTEST1_Bits',0,21,201,1,16,4,11
	.byte	'GTM1BEN',0,1
	.word	626
	.byte	1,7,2,35,0,11
	.byte	'GTM2EN',0,1
	.word	626
	.byte	1,6,2,35,0,11
	.byte	'PSI5EN',0,1
	.word	626
	.byte	1,5,2,35,0,11
	.byte	'reserved_3',0,1
	.word	626
	.byte	1,4,2,35,0,11
	.byte	'MCAN0EN',0,1
	.word	626
	.byte	1,3,2,35,0,11
	.byte	'MCAN1EN',0,1
	.word	626
	.byte	1,2,2,35,0,11
	.byte	'ERAY0OEN',0,1
	.word	626
	.byte	1,1,2,35,0,11
	.byte	'ERAY0TEN',0,1
	.word	626
	.byte	1,0,2,35,0,11
	.byte	'ERAY0MEN',0,1
	.word	626
	.byte	1,7,2,35,1,11
	.byte	'ERAY1XEN',0,1
	.word	626
	.byte	3,4,2,35,1,11
	.byte	'STBY1EN',0,1
	.word	626
	.byte	1,3,2,35,1,11
	.byte	'MCDSEN',0,1
	.word	626
	.byte	1,2,2,35,1,11
	.byte	'EMEML0EN',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'EMEML1EN',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'EMEML2EN',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'EMEML3EN',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'EMEML4EN',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'EMEML5EN',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'EMEML6EN',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'EMEML7EN',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'EMEMLXEN',0,2
	.word	643
	.byte	8,2,2,35,2,11
	.byte	'EMEMUXEN',0,1
	.word	626
	.byte	2,0,2,35,3,0,31
	.byte	'Ifx_MTU_MEMTEST1_Bits',0,21,225,1,3
	.word	83766
	.byte	10
	.byte	'_Ifx_MTU_MEMTEST2_Bits',0,21,228,1,16,4,11
	.byte	'EMEMUxEN',0,2
	.word	643
	.byte	14,2,2,35,0,11
	.byte	'CIF0EN',0,1
	.word	626
	.byte	1,1,2,35,1,11
	.byte	'DAMEN',0,1
	.word	626
	.byte	1,0,2,35,1,11
	.byte	'CIF1EN',0,1
	.word	626
	.byte	1,7,2,35,2,11
	.byte	'CIF2EN',0,1
	.word	626
	.byte	1,6,2,35,2,11
	.byte	'STBY2EN',0,1
	.word	626
	.byte	1,5,2,35,2,11
	.byte	'DMAEN',0,1
	.word	626
	.byte	1,4,2,35,2,11
	.byte	'XTM0EN',0,1
	.word	626
	.byte	1,3,2,35,2,11
	.byte	'XTM1EN',0,1
	.word	626
	.byte	1,2,2,35,2,11
	.byte	'FFT0EN',0,1
	.word	626
	.byte	1,1,2,35,2,11
	.byte	'FFT1EN',0,1
	.word	626
	.byte	1,0,2,35,2,11
	.byte	'reserved_24',0,1
	.word	626
	.byte	8,0,2,35,3,0,31
	.byte	'Ifx_MTU_MEMTEST2_Bits',0,21,242,1,3
	.word	84259
	.byte	12,21,250,1,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81131
	.byte	4,2,35,0,0,31
	.byte	'Ifx_MTU_ACCEN0',0,21,255,1,3
	.word	84542
	.byte	12,21,130,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81688
	.byte	4,2,35,0,0,31
	.byte	'Ifx_MTU_ACCEN1',0,21,135,2,3
	.word	84606
	.byte	12,21,138,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81765
	.byte	4,2,35,0,0,31
	.byte	'Ifx_MTU_CLC',0,21,143,2,3
	.word	84670
	.byte	12,21,146,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	81901
	.byte	4,2,35,0,0,31
	.byte	'Ifx_MTU_ID',0,21,151,2,3
	.word	84731
	.byte	12,21,154,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82006
	.byte	4,2,35,0,0,31
	.byte	'Ifx_MTU_MEMMAP',0,21,159,2,3
	.word	84791
	.byte	12,21,162,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	82407
	.byte	4,2,35,0,0,31
	.byte	'Ifx_MTU_MEMSTAT0',0,21,167,2,3
	.word	84855
	.byte	12,21,170,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83065
	.byte	4,2,35,0,0,31
	.byte	'Ifx_MTU_MEMSTAT1',0,21,175,2,3
	.word	84921
	.byte	12,21,178,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83148
	.byte	4,2,35,0,0,31
	.byte	'Ifx_MTU_MEMSTAT2',0,21,183,2,3
	.word	84987
	.byte	12,21,186,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83231
	.byte	4,2,35,0,0,31
	.byte	'Ifx_MTU_MEMTEST0',0,21,191,2,3
	.word	85053
	.byte	12,21,194,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	83766
	.byte	4,2,35,0,0,31
	.byte	'Ifx_MTU_MEMTEST1',0,21,199,2,3
	.word	85119
	.byte	12,21,202,2,9,4,13
	.byte	'U',0
	.word	451
	.byte	4,2,35,0,13
	.byte	'I',0
	.word	467
	.byte	4,2,35,0,13
	.byte	'B',0
	.word	84259
	.byte	4,2,35,0,0,31
	.byte	'Ifx_MTU_MEMTEST2',0,21,207,2,3
	.word	85185
	.byte	31
	.byte	'Ifx_MC_CONFIG0_Bits',0,12,50,3
	.word	11807
	.byte	31
	.byte	'Ifx_MC_CONFIG1_Bits',0,12,58,3
	.word	11935
	.byte	31
	.byte	'Ifx_MC_ECCD_Bits',0,12,75,3
	.word	12904
	.byte	31
	.byte	'Ifx_MC_ECCS_Bits',0,12,90,3
	.word	12667
	.byte	31
	.byte	'Ifx_MC_ETRR_Bits',0,12,97,3
	.word	13158
	.byte	31
	.byte	'Ifx_MC_MCONTROL_Bits',0,12,113,3
	.word	12059
	.byte	31
	.byte	'Ifx_MC_MSTATUS_Bits',0,12,123,3
	.word	12324
	.byte	31
	.byte	'Ifx_MC_RANGE_Bits',0,12,130,1,3
	.word	12477
	.byte	31
	.byte	'Ifx_MC_RDBFL_Bits',0,12,136,1,3
	.word	13273
	.byte	31
	.byte	'Ifx_MC_REVID_Bits',0,12,142,1,3
	.word	12583
	.byte	31
	.byte	'Ifx_MC_CONFIG0',0,12,155,1,3
	.word	11895
	.byte	31
	.byte	'Ifx_MC_CONFIG1',0,12,163,1,3
	.word	12019
	.byte	31
	.byte	'Ifx_MC_ECCD',0,12,171,1,3
	.word	13118
	.byte	31
	.byte	'Ifx_MC_ECCS',0,12,179,1,3
	.word	12864
	.byte	31
	.byte	'Ifx_MC_ETRR',0,12,187,1,3
	.word	13213
	.byte	31
	.byte	'Ifx_MC_MCONTROL',0,12,195,1,3
	.word	12284
	.byte	31
	.byte	'Ifx_MC_MSTATUS',0,12,203,1,3
	.word	12437
	.byte	31
	.byte	'Ifx_MC_RANGE',0,12,211,1,3
	.word	12534
	.byte	31
	.byte	'Ifx_MC_RDBFL',0,12,219,1,3
	.word	13316
	.byte	31
	.byte	'Ifx_MC_REVID',0,12,227,1,3
	.word	12627
	.byte	31
	.byte	'IfxMtu_MbistSel',0,11,128,1,3
	.word	9857
	.byte	31
	.byte	'IfxMtu_SramItem',0,11,144,1,3
	.word	13631
	.byte	15,160,8
	.word	13631
	.byte	16,87,0,20
	.word	85796
	.byte	33
	.byte	'IfxMtu_sramTable',0,11,150,1,34
	.word	85806
	.byte	1,1,0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L123:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,21,0,54,15,39,12,0,0,3,15,0,73,19,0,0,4,46,1,3,8,32,13
	.byte	58,15,59,15,57,15,54,15,39,12,0,0,5,5,0,3,8,58,15,59,15,57,15,73,19,0,0,6,11,0,0,0,7,36,0,3,8,11,15,62
	.byte	15,0,0,8,46,1,3,8,32,13,58,15,59,15,57,15,73,19,54,15,39,12,0,0,9,59,0,3,8,0,0,10,19,1,3,8,58,15,59,15
	.byte	57,15,11,15,0,0,11,13,0,3,8,11,15,73,19,13,15,12,15,56,9,0,0,12,23,1,58,15,59,15,57,15,11,15,0,0,13,13
	.byte	0,3,8,73,19,11,15,56,9,0,0,14,53,0,73,19,0,0,15,1,1,11,15,73,19,0,0,16,33,0,47,15,0,0,17,4,1,58,15,59
	.byte	15,57,15,11,15,0,0,18,40,0,3,8,28,13,0,0,19,11,1,0,0,20,38,0,73,19,0,0,21,46,1,3,8,54,15,39,12,63,12,60
	.byte	12,0,0,22,5,0,73,19,0,0,23,46,1,3,8,73,19,54,15,39,12,63,12,60,12,0,0,24,5,0,3,8,73,19,0,0,25,46,0,3,8
	.byte	54,15,39,12,63,12,60,12,0,0,26,46,1,49,19,0,0,27,5,0,49,19,0,0,28,46,1,3,8,58,15,59,15,57,15,54,15,39
	.byte	12,63,12,60,12,0,0,29,46,0,3,8,58,15,59,15,57,15,73,19,54,15,39,12,63,12,60,12,0,0,30,19,1,58,15,59,15
	.byte	57,15,11,15,0,0,31,22,0,3,8,58,15,59,15,57,15,73,19,0,0,32,21,0,54,15,0,0,33,52,0,3,8,58,15,59,15,57,15
	.byte	73,19,63,12,60,12,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L124:
	.word	.L486-.L485
.L485:
	.half	3
	.word	.L488-.L487
.L487:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Cpu\\Std',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\Infra\\Sfr\\TC26B\\_Reg',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Port\\Std',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\_Impl',0
	.byte	0
	.byte	'IfxCpu_IntrinsicsTasking.h',0,1,0,0
	.byte	'IfxCpu_Intrinsics.h',0,1,0,0
	.byte	'IfxScuWdt.h',0,2,0,0
	.byte	'IfxScu_regdef.h',0,3,0,0
	.byte	'IfxPort.h',0,4,0,0
	.byte	'IfxPort_regdef.h',0,3,0,0
	.byte	'IfxScuCcu.h',0,2,0,0
	.byte	'IfxCpu.h',0,1,0,0
	.byte	'IfxCpu_cfg.h',0,5,0,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.h',0,0,0,0
	.byte	'IfxMtu_cfg.h',0,5,0,0
	.byte	'IfxMc_regdef.h',0,3,0,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0
	.byte	'Platform_Types.h',0,1,0,0
	.byte	'Ifx_Types.h',0,1,0,0
	.byte	'IfxCpu_regdef.h',0,3,0,0
	.byte	'IfxSrc_regdef.h',0,3,0,0
	.byte	'IfxStm_regdef.h',0,3,0,0
	.byte	'IfxScu_cfg.h',0,5,0,0
	.byte	'IfxFlash_regdef.h',0,3,0,0
	.byte	'IfxMtu_regdef.h',0,3,0,0,0
.L488:
.L486:
	.sdecl	'.debug_info',debug,cluster('IfxMtu_clearSram')
	.sect	'.debug_info'
.L125:
	.word	426
	.half	3
	.word	.L126
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L128,.L127
	.byte	2
	.word	.L121
	.byte	3
	.byte	'IfxMtu_clearSram',0,1,80,6,1,1,1
	.word	.L92,.L220,.L91
	.byte	4
	.byte	'mbistSel',0,1,80,39
	.word	.L221,.L222
	.byte	5
	.word	.L223
	.byte	6
	.byte	'isEndInitEnabled',0,1,82,12
	.word	.L224,.L225
	.byte	6
	.byte	'password',0,1,83,12
	.word	.L226,.L227
	.byte	7
	.word	.L228,.L229,.L230
	.byte	8
	.word	.L231,.L229,.L230
	.byte	0,7
	.word	.L232,.L233,.L4
	.byte	9
	.word	.L234,.L235
	.byte	10
	.word	.L236,.L237
	.byte	6
	.byte	'mc',0,2,168,4,13
	.word	.L239,.L240
	.byte	6
	.byte	'status',0,2,169,4,13
	.word	.L226,.L241
	.byte	0,0,7
	.word	.L232,.L3,.L238
	.byte	9
	.word	.L234,.L235
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxMtu_clearSram')
	.sect	'.debug_abbrev'
.L126:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,11,0,49,16,17,1,18,1,0,0,9,5,0,49,16,2,6,0,0
	.byte	10,11,1,49,16,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxMtu_clearSram')
	.sect	'.debug_line'
.L127:
	.word	.L490-.L489
.L489:
	.half	3
	.word	.L492-.L491
.L491:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std',0
	.byte	0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.h',0,0,0,0
	.byte	'IfxScuWdt.h',0,1,0,0,0
.L492:
	.byte	5,6,7,0,5,2
	.word	.L92
	.byte	3,207,0,1,5,29,9
	.half	.L395-.L92
	.byte	3,2,1,5,51,3,3,1,5,14,9
	.half	.L393-.L395
	.byte	1,4,3,5,43,3,164,3,1,4,1,5,5,9
	.half	.L230-.L393
	.byte	3,223,124,1,5,38,7,9
	.half	.L493-.L230
	.byte	3,3,1,5,26,9
	.half	.L394-.L493
	.byte	3,1,1,5,27,9
	.half	.L2-.L394
	.byte	3,3,1,5,32,9
	.half	.L494-.L2
	.byte	3,3,1,5,45,9
	.half	.L495-.L494
	.byte	3,3,1,5,29,9
	.half	.L496-.L495
	.byte	1,5,71,9
	.half	.L497-.L496
	.byte	1,4,2,5,29,9
	.half	.L233-.L497
	.byte	3,195,3,1,4,1,5,41,9
	.half	.L498-.L233
	.byte	3,192,124,1,5,14,9
	.half	.L4-.L498
	.byte	3,2,1,4,2,5,62,9
	.half	.L3-.L4
	.byte	3,190,3,1,5,52,9
	.half	.L396-.L3
	.byte	1,5,16,9
	.half	.L499-.L396
	.byte	1,5,25,9
	.half	.L398-.L499
	.byte	3,3,1,4,1,5,13,9
	.half	.L399-.L398
	.byte	3,189,124,1,5,34,7,9
	.half	.L238-.L399
	.byte	3,6,1,5,30,9
	.half	.L397-.L238
	.byte	3,2,1,5,5,9
	.half	.L500-.L397
	.byte	3,2,1,5,36,7,9
	.half	.L501-.L500
	.byte	3,3,1,5,1,9
	.half	.L5-.L501
	.byte	3,2,1,7,9
	.half	.L129-.L5
	.byte	0,1,1
.L490:
	.sdecl	'.debug_ranges',debug,cluster('IfxMtu_clearSram')
	.sect	'.debug_ranges'
.L128:
	.word	-1,.L92,0,.L129-.L92,0,0
.L223:
	.word	-1,.L92,0,.L220-.L92,-1,.L94,0,.L204-.L94,0,0
.L237:
	.word	-1,.L92,.L233-.L92,.L4-.L92,.L3-.L92,.L238-.L92,0,0
	.sdecl	'.debug_info',debug,cluster('IfxMtu_clearSramContinue')
	.sect	'.debug_info'
.L130:
	.word	326
	.half	3
	.word	.L131
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L133,.L132
	.byte	2
	.word	.L121
	.byte	3
	.byte	'IfxMtu_clearSramContinue',0,1,122,6,1,1,1
	.word	.L96,.L242,.L95
	.byte	4
	.byte	'mbistSel',0,1,122,47
	.word	.L221,.L243
	.byte	5
	.word	.L96,.L242
	.byte	6
	.word	.L244,.L245,.L246
	.byte	7
	.word	.L247,.L248
	.byte	8
	.word	.L249,.L250
	.byte	9
	.byte	'mtuMemtest',0,2,237,3,22
	.word	.L251,.L252
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxMtu_clearSramContinue')
	.sect	'.debug_abbrev'
.L131:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,29,1,49
	.byte	16,17,1,18,1,0,0,7,5,0,49,16,2,6,0,0,8,11,1,49,16,85,6,0,0,9,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0
	.byte	0
	.sdecl	'.debug_line',debug,cluster('IfxMtu_clearSramContinue')
	.sect	'.debug_line'
.L132:
	.word	.L503-.L502
.L502:
	.half	3
	.word	.L505-.L504
.L504:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.h',0,0,0,0,0
.L505:
	.byte	5,6,7,0,5,2
	.word	.L96
	.byte	3,249,0,1,5,38,9
	.half	.L401-.L96
	.byte	3,3,1,4,2,5,93,9
	.half	.L245-.L401
	.byte	3,240,2,1,5,33,9
	.half	.L506-.L245
	.byte	1,5,35,9
	.half	.L404-.L506
	.byte	3,1,1,5,50,9
	.half	.L405-.L404
	.byte	1,5,37,9
	.half	.L507-.L405
	.byte	1,5,6,3,1,1,5,20,9
	.half	.L508-.L507
	.byte	1,5,17,9
	.half	.L509-.L508
	.byte	1,4,1,5,1,9
	.half	.L246-.L509
	.byte	3,149,125,1,7,9
	.half	.L134-.L246
	.byte	0,1,1
.L503:
	.sdecl	'.debug_ranges',debug,cluster('IfxMtu_clearSramContinue')
	.sect	'.debug_ranges'
.L133:
	.word	-1,.L96,0,.L134-.L96,0,0
.L250:
	.word	-1,.L96,.L245-.L96,.L246-.L96,-1,.L98,0,.L199-.L98,-1,.L100,0,.L214-.L100,-1,.L102,0,.L189-.L102,0,0
	.sdecl	'.debug_info',debug,cluster('IfxMtu_clearSramStart')
	.sect	'.debug_info'
.L135:
	.word	623
	.half	3
	.word	.L136
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L138,.L137
	.byte	2
	.word	.L121
	.byte	3
	.byte	'IfxMtu_clearSramStart',0,1,135,1,6,1,1,1
	.word	.L104,.L253,.L103
	.byte	4
	.byte	'mbistSel',0,1,135,1,44
	.word	.L221,.L254
	.byte	5
	.word	.L104,.L253
	.byte	6
	.byte	'mc',0,1,137,1,13
	.word	.L239,.L255
	.byte	7
	.word	.L256,.L257,.L258
	.byte	8
	.word	.L259,.L260
	.byte	9
	.word	.L261,.L257,.L258
	.byte	6
	.byte	'mtuMemtest',0,2,245,3,22
	.word	.L251,.L262
	.byte	0,0,5
	.word	.L258,.L15
	.byte	6
	.byte	'item',0,1,148,1,32
	.word	.L263,.L264
	.byte	6
	.byte	'numBlocks',0,1,150,1,32
	.word	.L224,.L265
	.byte	10
	.word	.L266
	.byte	6
	.byte	'dataSize',0,1,153,1,32
	.word	.L226,.L270
	.byte	6
	.byte	'eccSize',0,1,154,1,32
	.word	.L224,.L271
	.byte	6
	.byte	'eccInvPos0',0,1,155,1,32
	.word	.L272,.L273
	.byte	6
	.byte	'eccInvPos1',0,1,156,1,32
	.word	.L272,.L274
	.byte	6
	.byte	'memSize',0,1,158,1,32
	.word	.L272,.L275
	.byte	6
	.byte	'bitPos',0,1,160,1,32
	.word	.L272,.L276
	.byte	6
	.byte	'wordIx',0,1,161,1,32
	.word	.L272,.L277
	.byte	6
	.byte	'data',0,1,162,1,32
	.word	.L226,.L278
	.byte	6
	.byte	'mem',0,1,164,1,32
	.word	.L272,.L279
	.byte	5
	.word	.L9,.L280
	.byte	6
	.byte	'i',0,1,168,1,20
	.word	.L272,.L281
	.byte	0,0,0,11
	.word	.L15,.L253
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxMtu_clearSramStart')
	.sect	'.debug_abbrev'
.L136:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,17,1,18
	.byte	1,0,0,10,11,1,85,6,0,0,11,11,0,17,1,18,1,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxMtu_clearSramStart')
	.sect	'.debug_line'
.L137:
	.word	.L511-.L510
.L510:
	.half	3
	.word	.L513-.L512
.L512:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.h',0,0,0,0,0
.L513:
	.byte	5,62,7,0,5,2
	.word	.L104
	.byte	3,136,1,1,5,29,1,5,52,9
	.half	.L406-.L104
	.byte	1,5,16,9
	.half	.L514-.L406
	.byte	1,4,2,5,93,9
	.half	.L257-.L514
	.byte	3,236,2,1,5,33,9
	.half	.L407-.L257
	.byte	1,5,35,9
	.half	.L409-.L407
	.byte	3,1,1,5,50,9
	.half	.L408-.L409
	.byte	1,5,37,9
	.half	.L515-.L408
	.byte	1,5,6,3,1,1,5,17,9
	.half	.L516-.L515
	.byte	1,4,1,5,80,9
	.half	.L258-.L516
	.byte	3,157,125,1,5,64,1,5,80,9
	.half	.L517-.L258
	.byte	1,5,60,9
	.half	.L267-.L517
	.byte	3,7,1,5,49,9
	.half	.L518-.L267
	.byte	3,126,1,9
	.half	.L411-.L518
	.byte	3,1,1,5,54,9
	.half	.L413-.L411
	.byte	3,1,1,5,60,3,1,1,5,48,9
	.half	.L268-.L413
	.byte	3,122,1,5,54,9
	.half	.L269-.L268
	.byte	3,6,1,9
	.half	.L410-.L269
	.byte	3,2,1,5,43,9
	.half	.L412-.L410
	.byte	3,2,1,9
	.half	.L414-.L412
	.byte	3,1,1,9
	.half	.L415-.L414
	.byte	3,1,1,5,18,9
	.half	.L417-.L415
	.byte	3,4,1,5,38,1,5,30,9
	.half	.L9-.L417
	.byte	3,15,1,5,20,9
	.half	.L519-.L9
	.byte	3,117,1,5,23,9
	.half	.L418-.L519
	.byte	3,11,1,5,36,9
	.half	.L520-.L418
	.byte	3,117,1,5,21,9
	.half	.L11-.L520
	.byte	3,2,1,5,45,7,9
	.half	.L521-.L11
	.byte	1,5,30,7,9
	.half	.L12-.L521
	.byte	3,2,1,5,32,9
	.half	.L522-.L12
	.byte	1,5,26,9
	.half	.L523-.L522
	.byte	1,5,17,9
	.half	.L13-.L523
	.byte	3,3,1,5,31,9
	.half	.L524-.L13
	.byte	3,2,1,5,17,9
	.half	.L525-.L524
	.byte	1,5,43,7,9
	.half	.L526-.L525
	.byte	3,3,1,3,127,1,9
	.half	.L527-.L526
	.byte	3,2,1,5,37,9
	.half	.L528-.L527
	.byte	3,126,1,5,38,9
	.half	.L14-.L528
	.byte	3,117,1,5,36,9
	.half	.L10-.L14
	.byte	1,5,40,7,9
	.half	.L280-.L10
	.byte	3,124,1,5,38,9
	.half	.L8-.L280
	.byte	1,5,9,7,9
	.half	.L529-.L8
	.byte	3,23,1,5,22,7,9
	.half	.L530-.L529
	.byte	3,2,1,5,33,9
	.half	.L531-.L530
	.byte	1,5,22,9
	.half	.L15-.L531
	.byte	3,6,1,5,20,1,5,70,9
	.half	.L416-.L15
	.byte	3,1,1,5,20,1,5,1,9
	.half	.L532-.L416
	.byte	3,1,1,7,9
	.half	.L139-.L532
	.byte	0,1,1
.L511:
	.sdecl	'.debug_ranges',debug,cluster('IfxMtu_clearSramStart')
	.sect	'.debug_ranges'
.L138:
	.word	-1,.L104,0,.L139-.L104,0,0
.L266:
	.word	-1,.L104,.L267-.L104,.L268-.L104,.L269-.L104,.L15-.L104,0,0
	.sdecl	'.debug_info',debug,cluster('IfxMtu_readSramAddress')
	.sect	'.debug_info'
.L140:
	.word	402
	.half	3
	.word	.L141
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L143,.L142
	.byte	2
	.word	.L121
	.byte	3
	.byte	'IfxMtu_readSramAddress',0,1,149,2,6,1,1,1
	.word	.L112,.L282,.L111
	.byte	4
	.byte	'mbistSel',0,1,149,2,45
	.word	.L221,.L283
	.byte	4
	.byte	'sramAddress',0,1,149,2,62
	.word	.L226,.L284
	.byte	5
	.word	.L112,.L282
	.byte	6
	.byte	'mc',0,1,151,2,13
	.word	.L239,.L285
	.byte	7
	.word	.L232,.L286,.L287
	.byte	8
	.word	.L234,.L288
	.byte	9
	.word	.L236,.L289
	.byte	6
	.byte	'mc',0,2,168,4,13
	.word	.L239,.L291
	.byte	6
	.byte	'status',0,2,169,4,13
	.word	.L226,.L292
	.byte	0,0,7
	.word	.L232,.L33,.L290
	.byte	8
	.word	.L234,.L288
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxMtu_readSramAddress')
	.sect	'.debug_abbrev'
.L141:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,5,0,49,16,2,6,0,0,9,11,1,49,16,85,6,0,0
	.byte	0
	.sdecl	'.debug_line',debug,cluster('IfxMtu_readSramAddress')
	.sect	'.debug_line'
.L142:
	.word	.L534-.L533
.L533:
	.half	3
	.word	.L536-.L535
.L535:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.h',0,0,0,0,0
.L536:
	.byte	5,6,7,0,5,2
	.word	.L112
	.byte	3,148,2,1,5,29,9
	.half	.L441-.L112
	.byte	3,2,1,5,62,9
	.half	.L537-.L441
	.byte	1,5,52,9
	.half	.L538-.L537
	.byte	1,5,16,9
	.half	.L539-.L538
	.byte	1,5,35,9
	.half	.L442-.L539
	.byte	3,4,1,5,20,9
	.half	.L540-.L442
	.byte	1,5,56,9
	.half	.L541-.L540
	.byte	3,1,1,5,20,1,5,22,9
	.half	.L542-.L541
	.byte	3,1,1,5,20,1,5,22,9
	.half	.L543-.L542
	.byte	3,6,1,5,17,3,125,1,5,29,9
	.half	.L544-.L543
	.byte	3,7,1,5,20,3,124,1,5,34,9
	.half	.L439-.L544
	.byte	3,4,1,5,20,3,125,1,5,37,9
	.half	.L440-.L439
	.byte	3,3,1,4,2,5,16,9
	.half	.L286-.L440
	.byte	3,129,2,1,4,1,5,41,9
	.half	.L287-.L286
	.byte	3,129,126,1,5,14,9
	.half	.L34-.L287
	.byte	3,2,1,4,2,5,25,9
	.half	.L33-.L34
	.byte	3,128,2,1,4,1,5,13,9
	.half	.L443-.L33
	.byte	3,254,125,1,5,1,7,9
	.half	.L290-.L443
	.byte	3,4,1,7,9
	.half	.L144-.L290
	.byte	0,1,1
.L534:
	.sdecl	'.debug_ranges',debug,cluster('IfxMtu_readSramAddress')
	.sect	'.debug_ranges'
.L143:
	.word	-1,.L112,0,.L144-.L112,0,0
.L289:
	.word	-1,.L112,.L286-.L112,.L287-.L112,.L33-.L112,.L290-.L112,0,0
	.sdecl	'.debug_info',debug,cluster('IfxMtu_runNonDestructiveInversionTest')
	.sect	'.debug_info'
.L145:
	.word	822
	.half	3
	.word	.L146
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L148,.L147
	.byte	2
	.word	.L121
	.byte	3
	.byte	'IfxMtu_runNonDestructiveInversionTest',0,1,176,2,7
	.word	.L224
	.byte	1,1,1
	.word	.L114,.L293,.L113
	.byte	4
	.byte	'mbistSel',0,1,176,2,61
	.word	.L221,.L294
	.byte	4
	.byte	'rangeSel',0,1,176,2,77
	.word	.L224,.L295
	.byte	4
	.byte	'rangeAddrUp',0,1,176,2,93
	.word	.L224,.L296
	.byte	4
	.byte	'rangeAddrLow',0,1,176,2,112
	.word	.L224,.L297
	.byte	4
	.byte	'errorAddr',0,1,176,2,134,1
	.word	.L298,.L299
	.byte	5
	.word	.L114,.L293
	.byte	6
	.byte	'mc',0,1,181,2,13
	.word	.L239,.L300
	.byte	6
	.byte	'password',0,1,182,2,13
	.word	.L226,.L301
	.byte	6
	.byte	'retVal',0,1,183,2,13
	.word	.L224,.L302
	.byte	6
	.byte	'isEndInitEnabled',0,1,184,2,13
	.word	.L224,.L303
	.byte	7
	.word	.L228,.L304,.L305
	.byte	8
	.word	.L231,.L304,.L305
	.byte	0,7
	.word	.L256,.L35,.L306
	.byte	9
	.word	.L259,.L307
	.byte	10
	.word	.L261,.L35,.L306
	.byte	6
	.byte	'mtuMemtest',0,2,245,3,22
	.word	.L251,.L308
	.byte	0,0,7
	.word	.L309,.L306,.L310
	.byte	9
	.word	.L311,.L312
	.byte	8
	.word	.L313,.L306,.L310
	.byte	0,7
	.word	.L232,.L314,.L315
	.byte	9
	.word	.L234,.L316
	.byte	11
	.word	.L236,.L317
	.byte	6
	.byte	'mc',0,2,168,4,13
	.word	.L239,.L319
	.byte	6
	.byte	'status',0,2,169,4,13
	.word	.L226,.L320
	.byte	0,0,7
	.word	.L232,.L37,.L318
	.byte	9
	.word	.L234,.L316
	.byte	0,7
	.word	.L321,.L322,.L323
	.byte	9
	.word	.L324,.L325
	.byte	8
	.word	.L326,.L322,.L323
	.byte	0,7
	.word	.L244,.L39,.L327
	.byte	9
	.word	.L247,.L328
	.byte	10
	.word	.L249,.L39,.L327
	.byte	6
	.byte	'mtuMemtest',0,2,237,3,22
	.word	.L251,.L329
	.byte	0,0,7
	.word	.L309,.L327,.L330
	.byte	9
	.word	.L311,.L312
	.byte	8
	.word	.L313,.L327,.L330
	.byte	0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxMtu_runNonDestructiveInversionTest')
	.sect	'.debug_abbrev'
.L146:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,11,0,49,16,17,1,18,1,0,0,9,5,0,49
	.byte	16,2,6,0,0,10,11,1,49,16,17,1,18,1,0,0,11,11,1,49,16,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxMtu_runNonDestructiveInversionTest')
	.sect	'.debug_line'
.L147:
	.word	.L546-.L545
.L545:
	.half	3
	.word	.L548-.L547
.L547:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std',0
	.byte	0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.h',0,0,0,0
	.byte	'IfxScuWdt.h',0,1,0,0,0
.L548:
	.byte	5,7,7,0,5,2
	.word	.L114
	.byte	3,175,2,1,5,76,9
	.half	.L447-.L114
	.byte	3,5,1,5,43,9
	.half	.L445-.L447
	.byte	1,5,66,9
	.half	.L448-.L445
	.byte	1,5,30,9
	.half	.L549-.L448
	.byte	1,9
	.half	.L450-.L549
	.byte	3,2,1,9
	.half	.L451-.L450
	.byte	3,1,1,5,51,9
	.half	.L452-.L451
	.byte	3,1,1,5,14,9
	.half	.L449-.L452
	.byte	1,4,3,5,43,3,192,1,1,4,1,5,5,9
	.half	.L305-.L449
	.byte	3,195,126,1,5,38,7,9
	.half	.L550-.L305
	.byte	3,3,1,5,26,9
	.half	.L453-.L550
	.byte	3,1,1,4,2,5,93,9
	.half	.L35-.L453
	.byte	3,181,1,1,5,33,9
	.half	.L454-.L35
	.byte	1,5,35,9
	.half	.L457-.L454
	.byte	3,1,1,5,81,3,127,1,5,50,9
	.half	.L551-.L457
	.byte	3,1,1,5,37,9
	.half	.L552-.L551
	.byte	1,5,6,3,1,1,5,17,9
	.half	.L553-.L552
	.byte	1,5,55,9
	.half	.L306-.L553
	.byte	3,27,1,5,81,9
	.half	.L554-.L306
	.byte	1,5,35,9
	.half	.L555-.L554
	.byte	1,5,13,9
	.half	.L36-.L555
	.byte	3,2,1,5,25,9
	.half	.L556-.L36
	.byte	1,4,1,5,46,9
	.half	.L310-.L556
	.byte	3,179,126,1,5,21,7,9
	.half	.L557-.L310
	.byte	3,4,1,5,19,1,5,21,9
	.half	.L558-.L557
	.byte	3,1,1,5,19,1,5,31,9
	.half	.L559-.L558
	.byte	3,2,1,5,59,9
	.half	.L560-.L559
	.byte	1,5,53,9
	.half	.L458-.L560
	.byte	1,5,32,9
	.half	.L456-.L458
	.byte	3,6,1,5,38,9
	.half	.L460-.L456
	.byte	3,122,1,5,59,9
	.half	.L561-.L460
	.byte	1,5,19,1,5,28,9
	.half	.L562-.L561
	.byte	3,3,1,5,26,1,5,19,9
	.half	.L459-.L562
	.byte	3,1,1,5,26,9
	.half	.L563-.L459
	.byte	1,5,32,9
	.half	.L564-.L563
	.byte	3,2,1,5,45,9
	.half	.L461-.L564
	.byte	3,3,1,5,29,1,5,45,9
	.half	.L565-.L461
	.byte	1,5,71,9
	.half	.L566-.L565
	.byte	1,5,55,9
	.half	.L462-.L566
	.byte	1,5,68,9
	.half	.L567-.L462
	.byte	1,5,71,1,4,2,5,16,9
	.half	.L314-.L567
	.byte	3,209,1,1,4,1,5,41,9
	.half	.L315-.L314
	.byte	3,178,126,1,5,14,9
	.half	.L38-.L315
	.byte	3,2,1,4,2,5,25,9
	.half	.L37-.L38
	.byte	3,207,1,1,4,1,5,13,9
	.half	.L463-.L37
	.byte	3,175,126,1,5,34,7,9
	.half	.L318-.L463
	.byte	3,6,1,4,2,5,25,9
	.half	.L322-.L318
	.byte	3,217,1,1,5,31,9
	.half	.L568-.L322
	.byte	1,5,36,9
	.half	.L569-.L568
	.byte	1,5,34,9
	.half	.L570-.L569
	.byte	1,4,1,5,5,9
	.half	.L323-.L570
	.byte	3,170,126,1,5,33,7,9
	.half	.L571-.L323
	.byte	3,3,1,5,20,9
	.half	.L572-.L571
	.byte	1,9
	.half	.L573-.L572
	.byte	3,1,1,4,2,5,33,9
	.half	.L39-.L573
	.byte	3,134,1,1,5,20,9
	.half	.L574-.L39
	.byte	3,2,1,5,33,9
	.half	.L575-.L574
	.byte	3,126,1,5,20,9
	.half	.L455-.L575
	.byte	3,2,1,5,6,9
	.half	.L576-.L455
	.byte	1,5,17,9
	.half	.L577-.L576
	.byte	1,5,35,9
	.half	.L327-.L577
	.byte	3,35,1,5,13,9
	.half	.L40-.L327
	.byte	3,2,1,5,25,9
	.half	.L578-.L40
	.byte	1,4,1,5,46,9
	.half	.L330-.L578
	.byte	3,218,126,1,5,5,7,9
	.half	.L579-.L330
	.byte	3,4,1,5,36,9
	.half	.L580-.L579
	.byte	3,3,1,5,5,9
	.half	.L41-.L580
	.byte	3,3,1,5,1,9
	.half	.L466-.L41
	.byte	3,1,1,7,9
	.half	.L149-.L466
	.byte	0,1,1
.L546:
	.sdecl	'.debug_ranges',debug,cluster('IfxMtu_runNonDestructiveInversionTest')
	.sect	'.debug_ranges'
.L148:
	.word	-1,.L114,0,.L149-.L114,0,0
.L317:
	.word	-1,.L114,.L314-.L114,.L315-.L114,.L37-.L114,.L318-.L114,0,0
	.sdecl	'.debug_info',debug,cluster('IfxMtu_writeSramAddress')
	.sect	'.debug_info'
.L150:
	.word	492
	.half	3
	.word	.L151
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L153,.L152
	.byte	2
	.word	.L121
	.byte	3
	.byte	'IfxMtu_writeSramAddress',0,1,252,2,6,1,1,1
	.word	.L116,.L331,.L115
	.byte	4
	.byte	'mbistSel',0,1,252,2,46
	.word	.L221,.L332
	.byte	4
	.byte	'sramAddress',0,1,252,2,63
	.word	.L226,.L333
	.byte	5
	.word	.L116,.L331
	.byte	6
	.byte	'mc',0,1,254,2,13
	.word	.L239,.L334
	.byte	6
	.byte	'isEndInitEnabled',0,1,255,2,13
	.word	.L224,.L335
	.byte	6
	.byte	'password',0,1,128,3,13
	.word	.L226,.L336
	.byte	7
	.word	.L228,.L337,.L338
	.byte	8
	.word	.L231,.L337,.L338
	.byte	0,5
	.word	.L43,.L331
	.byte	7
	.word	.L232,.L339,.L340
	.byte	9
	.word	.L234,.L341
	.byte	10
	.word	.L236,.L342
	.byte	6
	.byte	'mc',0,2,168,4,13
	.word	.L239,.L344
	.byte	6
	.byte	'status',0,2,169,4,13
	.word	.L226,.L345
	.byte	0,0,7
	.word	.L232,.L45,.L343
	.byte	9
	.word	.L234,.L341
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxMtu_writeSramAddress')
	.sect	'.debug_abbrev'
.L151:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,11,0,49,16,17,1,18,1,0,0,9,5,0,49,16,2
	.byte	6,0,0,10,11,1,49,16,85,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxMtu_writeSramAddress')
	.sect	'.debug_line'
.L152:
	.word	.L582-.L581
.L581:
	.half	3
	.word	.L584-.L583
.L583:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std',0
	.byte	0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.h',0,0,0,0
	.byte	'IfxScuWdt.h',0,1,0,0,0
.L584:
	.byte	5,6,7,0,5,2
	.word	.L116
	.byte	3,251,2,1,5,76,9
	.half	.L473-.L116
	.byte	3,2,1,5,43,1,5,66,9
	.half	.L585-.L473
	.byte	1,5,30,9
	.half	.L586-.L585
	.byte	1,9
	.half	.L468-.L586
	.byte	3,1,1,5,51,3,2,1,5,14,9
	.half	.L467-.L468
	.byte	1,4,3,5,43,3,248,0,1,4,1,5,5,9
	.half	.L338-.L467
	.byte	3,139,127,1,5,38,7,9
	.half	.L587-.L338
	.byte	3,3,1,5,26,9
	.half	.L470-.L587
	.byte	3,1,1,5,35,9
	.half	.L43-.L470
	.byte	3,5,1,5,20,1,5,56,9
	.half	.L588-.L43
	.byte	3,1,1,5,20,1,5,22,9
	.half	.L589-.L588
	.byte	3,1,1,5,20,1,5,17,9
	.half	.L590-.L589
	.byte	3,3,1,5,22,9
	.half	.L591-.L590
	.byte	3,3,1,5,20,1,9
	.half	.L592-.L591
	.byte	3,1,1,5,5,9
	.half	.L593-.L592
	.byte	3,2,1,5,36,7,9
	.half	.L594-.L593
	.byte	3,3,1,5,45,9
	.half	.L44-.L594
	.byte	3,4,1,5,29,9
	.half	.L595-.L44
	.byte	1,5,71,9
	.half	.L469-.L595
	.byte	1,4,2,5,16,9
	.half	.L339-.L469
	.byte	3,137,1,1,4,1,5,41,9
	.half	.L340-.L339
	.byte	3,250,126,1,5,14,9
	.half	.L46-.L340
	.byte	3,2,1,4,2,5,25,9
	.half	.L45-.L46
	.byte	3,135,1,1,4,1,5,13,9
	.half	.L474-.L45
	.byte	3,247,126,1,5,1,7,9
	.half	.L343-.L474
	.byte	3,4,1,7,9
	.half	.L154-.L343
	.byte	0,1,1
.L582:
	.sdecl	'.debug_ranges',debug,cluster('IfxMtu_writeSramAddress')
	.sect	'.debug_ranges'
.L153:
	.word	-1,.L116,0,.L154-.L116,0,0
.L342:
	.word	-1,.L116,.L339-.L116,.L340-.L116,.L45-.L116,.L343-.L116,0,0
	.sdecl	'.debug_info',debug,cluster('IfxMtu_clearErrorTracking')
	.sect	'.debug_info'
.L155:
	.word	281
	.half	3
	.word	.L156
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L158,.L157
	.byte	2
	.word	.L121
	.byte	3
	.byte	'IfxMtu_clearErrorTracking',0,1,73,6,1,1,1
	.word	.L84,.L346,.L83
	.byte	4
	.byte	'mbistSel',0,1,73,48
	.word	.L221,.L347
	.byte	5
	.word	.L348
	.byte	6
	.byte	'mc',0,1,75,13
	.word	.L239,.L349
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxMtu_clearErrorTracking')
	.sect	'.debug_abbrev'
.L156:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,85,6,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxMtu_clearErrorTracking')
	.sect	'.debug_line'
.L157:
	.word	.L597-.L596
.L596:
	.half	3
	.word	.L599-.L598
.L598:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0,0
.L599:
	.byte	5,62,7,0,5,2
	.word	.L84
	.byte	3,202,0,1,5,16,9
	.half	.L392-.L84
	.byte	3,1,1,5,1,9
	.half	.L600-.L392
	.byte	3,1,1,7,9
	.half	.L159-.L600
	.byte	0,1,1
.L597:
	.sdecl	'.debug_ranges',debug,cluster('IfxMtu_clearErrorTracking')
	.sect	'.debug_ranges'
.L158:
	.word	-1,.L84,0,.L159-.L84,0,0
.L348:
	.word	-1,.L84,0,.L346-.L84,-1,.L86,0,.L194-.L86,-1,.L88,0,.L209-.L88,-1,.L90,0,.L219-.L90,0,0
	.sdecl	'.debug_info',debug,cluster('IfxMtu_enableErrorTracking')
	.sect	'.debug_info'
.L160:
	.word	309
	.half	3
	.word	.L161
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L163,.L162
	.byte	2
	.word	.L121
	.byte	3
	.byte	'IfxMtu_enableErrorTracking',0,1,202,1,6,1,1,1
	.word	.L106,.L350,.L105
	.byte	4
	.byte	'mbistSel',0,1,202,1,49
	.word	.L221,.L351
	.byte	4
	.byte	'enable',0,1,202,1,67
	.word	.L224,.L352
	.byte	5
	.word	.L106,.L350
	.byte	6
	.byte	'mc',0,1,204,1,13
	.word	.L239,.L353
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxMtu_enableErrorTracking')
	.sect	'.debug_abbrev'
.L161:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3
	.byte	8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxMtu_enableErrorTracking')
	.sect	'.debug_line'
.L162:
	.word	.L602-.L601
.L601:
	.half	3
	.word	.L604-.L603
.L603:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0,0
.L604:
	.byte	5,62,7,0,5,2
	.word	.L106
	.byte	3,203,1,1,5,5,9
	.half	.L419-.L106
	.byte	3,2,1,5,17,7,9
	.half	.L605-.L419
	.byte	3,2,1,5,23,9
	.half	.L420-.L605
	.byte	1,5,20,9
	.half	.L606-.L420
	.byte	1,5,50,1,5,17,9
	.half	.L16-.L606
	.byte	3,4,1,5,20,9
	.half	.L421-.L16
	.byte	1,5,1,9
	.half	.L607-.L421
	.byte	3,2,1,7,9
	.half	.L164-.L607
	.byte	0,1,1
.L602:
	.sdecl	'.debug_ranges',debug,cluster('IfxMtu_enableErrorTracking')
	.sect	'.debug_ranges'
.L163:
	.word	-1,.L106,0,.L164-.L106,0,0
	.sdecl	'.debug_info',debug,cluster('IfxMtu_getSystemAddress')
	.sect	'.debug_info'
.L165:
	.word	375
	.half	3
	.word	.L166
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L168,.L167
	.byte	2
	.word	.L121
	.byte	3
	.byte	'IfxMtu_getSystemAddress',0,1,217,1,8
	.word	.L272
	.byte	1,1,1
	.word	.L108,.L354,.L107
	.byte	4
	.byte	'mbistSel',0,1,217,1,48
	.word	.L221,.L355
	.byte	4
	.byte	'trackedSramAddress',0,1,217,1,70
	.word	.L356,.L357
	.byte	5
	.word	.L108,.L354
	.byte	6
	.byte	'sramAddress',0,1,219,1,12
	.word	.L272,.L358
	.byte	6
	.byte	'mbi',0,1,220,1,12
	.word	.L272,.L359
	.byte	6
	.byte	'systemAddress',0,1,221,1,12
	.word	.L272,.L360
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxMtu_getSystemAddress')
	.sect	'.debug_abbrev'
.L166:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxMtu_getSystemAddress')
	.sect	'.debug_line'
.L167:
	.word	.L609-.L608
.L608:
	.half	3
	.word	.L611-.L610
.L610:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0,0
.L611:
	.byte	5,48,7,0,5,2
	.word	.L108
	.byte	3,218,1,1,9
	.half	.L422-.L108
	.byte	3,1,1,5,10,9
	.half	.L424-.L422
	.byte	3,17,1,7,9
	.half	.L612-.L424
	.byte	3,124,1,9
	.half	.L613-.L612
	.byte	3,124,1,9
	.half	.L614-.L613
	.byte	3,124,1,9
	.half	.L615-.L614
	.byte	3,16,1,5,52,9
	.half	.L21-.L615
	.byte	3,113,1,5,66,9
	.half	.L423-.L21
	.byte	1,5,71,9
	.half	.L425-.L423
	.byte	1,5,25,9
	.half	.L616-.L425
	.byte	1,5,9,3,1,1,5,52,9
	.half	.L20-.L616
	.byte	3,3,1,5,66,9
	.half	.L427-.L20
	.byte	1,5,71,9
	.half	.L426-.L427
	.byte	1,5,58,9
	.half	.L617-.L426
	.byte	1,5,36,9
	.half	.L618-.L617
	.byte	1,5,1,3,20,1,5,52,7,9
	.half	.L19-.L618
	.byte	3,112,1,5,66,9
	.half	.L429-.L19
	.byte	1,5,25,9
	.half	.L428-.L429
	.byte	1,5,9,3,1,1,5,52,9
	.half	.L18-.L428
	.byte	3,3,1,5,66,9
	.half	.L431-.L18
	.byte	1,5,71,9
	.half	.L430-.L431
	.byte	1,5,58,9
	.half	.L619-.L430
	.byte	1,5,36,9
	.half	.L620-.L619
	.byte	1,5,1,3,12,1,5,52,7,9
	.half	.L22-.L620
	.byte	3,120,1,5,66,9
	.half	.L433-.L22
	.byte	1,5,25,9
	.half	.L432-.L433
	.byte	1,5,71,9
	.half	.L26-.L432
	.byte	1,5,58,9
	.half	.L24-.L26
	.byte	1,5,36,9
	.half	.L434-.L24
	.byte	1,5,1,3,8,1,5,23,7,9
	.half	.L23-.L434
	.byte	3,124,1,5,1,3,4,1,7,9
	.half	.L169-.L23
	.byte	0,1,1
.L609:
	.sdecl	'.debug_ranges',debug,cluster('IfxMtu_getSystemAddress')
	.sect	'.debug_ranges'
.L168:
	.word	-1,.L108,0,.L169-.L108,0,0
	.sdecl	'.debug_info',debug,cluster('IfxMtu_getTrackedSramAddresses')
	.sect	'.debug_info'
.L170:
	.word	403
	.half	3
	.word	.L171
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L173,.L172
	.byte	2
	.word	.L121
	.byte	3
	.byte	'IfxMtu_getTrackedSramAddresses',0,1,253,1,7
	.word	.L224
	.byte	1,1,1
	.word	.L110,.L361,.L109
	.byte	4
	.byte	'mbistSel',0,1,253,1,54
	.word	.L221,.L362
	.byte	4
	.byte	'trackedSramAddresses',0,1,253,1,77
	.word	.L363,.L364
	.byte	5
	.word	.L110,.L361
	.byte	6
	.byte	'mc',0,1,255,1,13
	.word	.L239,.L365
	.byte	6
	.byte	'validFlags',0,1,128,2,13
	.word	.L224,.L366
	.byte	6
	.byte	'numTrackedAddresses',0,1,129,2,13
	.word	.L224,.L367
	.byte	6
	.byte	'i',0,1,130,2,13
	.word	.L368,.L369
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxMtu_getTrackedSramAddresses')
	.sect	'.debug_abbrev'
.L171:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6
	.byte	52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('IfxMtu_getTrackedSramAddresses')
	.sect	'.debug_line'
.L172:
	.word	.L622-.L621
.L621:
	.half	3
	.word	.L624-.L623
.L623:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0,0
.L624:
	.byte	5,79,7,0,5,2
	.word	.L110
	.byte	3,254,1,1,5,33,9
	.half	.L435-.L110
	.byte	3,2,1,5,61,3,11,1,5,47,9
	.half	.L436-.L435
	.byte	3,116,1,5,49,3,8,1,5,71,9
	.half	.L438-.L436
	.byte	3,120,1,5,12,9
	.half	.L625-.L438
	.byte	3,8,1,5,27,9
	.half	.L30-.L625
	.byte	3,2,1,5,29,9
	.half	.L626-.L30
	.byte	1,5,24,9
	.half	.L627-.L626
	.byte	1,5,9,9
	.half	.L628-.L627
	.byte	1,5,33,7,9
	.half	.L629-.L628
	.byte	3,2,1,5,13,9
	.half	.L630-.L629
	.byte	3,1,1,5,70,3,127,1,5,13,9
	.half	.L437-.L630
	.byte	3,1,1,5,57,3,127,1,5,51,9
	.half	.L31-.L437
	.byte	3,124,1,5,49,1,5,1,7,9
	.half	.L631-.L31
	.byte	3,10,1,7,9
	.half	.L174-.L631
	.byte	0,1,1
.L622:
	.sdecl	'.debug_ranges',debug,cluster('IfxMtu_getTrackedSramAddresses')
	.sect	'.debug_ranges'
.L173:
	.word	-1,.L110,0,.L174-.L110,0,0
	.sdecl	'.debug_info',debug,cluster('IfxMtu_waitForMbistDone')
	.sect	'.debug_info'
.L175:
	.word	480
	.half	3
	.word	.L176
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L178,.L177
	.byte	2
	.word	.L121
	.byte	3
	.byte	'IfxMtu_waitForMbistDone',0,1,169,3,17,1,1
	.word	.L118,.L370,.L117
	.byte	4
	.byte	'towerDepth',0,1,169,3,48
	.word	.L272,.L371
	.byte	4
	.byte	'numInstructions',0,1,169,3,66
	.word	.L224,.L372
	.byte	4
	.byte	'mbistSel',0,1,169,3,99
	.word	.L221,.L373
	.byte	5
	.word	.L118,.L370
	.byte	6
	.byte	'waitFact',0,1,171,3,21
	.word	.L272,.L374
	.byte	6
	.byte	'waitTime',0,1,172,3,21
	.word	.L375,.L376
	.byte	7
	.word	.L377,.L378,.L379
	.byte	8
	.word	.L380,.L381
	.byte	6
	.byte	'pll2ErayFrequency',0,2,203,8,13
	.word	.L382,.L383
	.byte	0,0,7
	.word	.L377,.L384,.L385
	.byte	9
	.word	.L380,.L384,.L385
	.byte	6
	.byte	'pll2ErayFrequency',0,2,203,8,13
	.word	.L382,.L386
	.byte	0,0,0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('IfxMtu_waitForMbistDone')
	.sect	'.debug_abbrev'
.L176:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54,15
	.byte	39,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52,0,3,8,58
	.byte	15,59,15,57,15,73,16,2,6,0,0,7,29,1,49,16,17,1,18,1,0,0,8,11,1,49,16,85,6,0,0,9,11,1,49,16,17,1,18,1,0
	.byte	0,0
	.sdecl	'.debug_line',debug,cluster('IfxMtu_waitForMbistDone')
	.sect	'.debug_line'
.L177:
	.word	.L633-.L632
.L632:
	.half	3
	.word	.L635-.L634
.L634:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std',0
	.byte	0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0
	.byte	'IfxScuCcu.h',0,1,0,0,0
.L635:
	.byte	5,46,7,0,5,2
	.word	.L118
	.byte	3,170,3,1,5,17,9
	.half	.L636-.L118
	.byte	3,126,1,5,46,9
	.half	.L475-.L636
	.byte	3,2,1,5,69,1,5,54,9
	.half	.L637-.L475
	.byte	1,5,10,9
	.half	.L638-.L637
	.byte	3,13,1,5,78,9
	.half	.L477-.L638
	.byte	3,115,1,5,10,9
	.half	.L478-.L477
	.byte	3,13,1,7,9
	.half	.L639-.L478
	.byte	3,120,1,9
	.half	.L640-.L639
	.byte	3,1,1,9
	.half	.L641-.L640
	.byte	3,1,1,9
	.half	.L642-.L641
	.byte	3,1,1,9
	.half	.L643-.L642
	.byte	3,1,1,9
	.half	.L644-.L643
	.byte	3,1,1,9
	.half	.L645-.L644
	.byte	3,8,1,9
	.half	.L646-.L645
	.byte	3,127,1,9
	.half	.L647-.L646
	.byte	3,6,1,9
	.half	.L648-.L647
	.byte	3,1,1,9
	.half	.L649-.L648
	.byte	3,4,1,9
	.half	.L650-.L649
	.byte	3,4,1,9
	.half	.L651-.L650
	.byte	3,1,1,9
	.half	.L652-.L651
	.byte	3,1,1,9
	.half	.L653-.L652
	.byte	3,1,1,9
	.half	.L654-.L653
	.byte	3,1,1,9
	.half	.L655-.L654
	.byte	3,1,1,9
	.half	.L656-.L655
	.byte	3,1,1,9
	.half	.L657-.L656
	.byte	3,1,1,9
	.half	.L658-.L657
	.byte	3,5,1,9
	.half	.L659-.L658
	.byte	3,1,1,9
	.half	.L660-.L659
	.byte	3,1,1,9
	.half	.L661-.L660
	.byte	3,122,1,9
	.half	.L662-.L661
	.byte	3,1,1,9
	.half	.L663-.L662
	.byte	3,1,1,9
	.half	.L664-.L663
	.byte	3,1,1,5,44,9
	.half	.L48-.L664
	.byte	3,99,1,5,9,9
	.half	.L665-.L48
	.byte	3,1,1,5,44,9
	.half	.L55-.L665
	.byte	3,4,1,5,9,9
	.half	.L666-.L55
	.byte	3,2,1,5,46,9
	.half	.L56-.L666
	.byte	3,4,1,5,49,9
	.half	.L476-.L56
	.byte	1,4,2,5,57,3,137,5,1,5,80,9
	.half	.L378-.L476
	.byte	1,4,1,5,9,9
	.half	.L379-.L378
	.byte	3,248,122,1,5,46,9
	.half	.L58-.L379
	.byte	3,3,1,5,49,9
	.half	.L482-.L58
	.byte	1,4,2,5,57,3,133,5,1,5,80,9
	.half	.L384-.L482
	.byte	1,4,1,5,85,9
	.half	.L385-.L384
	.byte	3,251,122,1,5,105,9
	.half	.L667-.L385
	.byte	1,5,103,9
	.half	.L77-.L667
	.byte	1,5,9,9
	.half	.L668-.L77
	.byte	3,1,1,5,44,9
	.half	.L59-.L668
	.byte	3,17,1,5,29,9
	.half	.L75-.L59
	.byte	1,5,5,9
	.half	.L74-.L75
	.byte	3,6,1,5,22,7,9
	.half	.L484-.L74
	.byte	3,6,1,5,52,9
	.half	.L80-.L484
	.byte	1,5,50,9
	.half	.L669-.L80
	.byte	1,5,18,1,5,16,9
	.half	.L670-.L669
	.byte	3,3,1,5,27,9
	.half	.L671-.L670
	.byte	1,5,25,9
	.half	.L483-.L671
	.byte	1,5,14,1,5,22,9
	.half	.L672-.L483
	.byte	3,2,1,5,14,9
	.half	.L82-.L672
	.byte	3,2,1,5,12,9
	.half	.L81-.L82
	.byte	3,126,1,5,20,9
	.half	.L673-.L81
	.byte	1,5,22,9
	.half	.L674-.L673
	.byte	1,5,1,7,9
	.half	.L675-.L674
	.byte	3,4,1,7,9
	.half	.L179-.L675
	.byte	0,1,1
.L633:
	.sdecl	'.debug_ranges',debug,cluster('IfxMtu_waitForMbistDone')
	.sect	'.debug_ranges'
.L178:
	.word	-1,.L118,0,.L179-.L118,0,0
.L381:
	.word	-1,.L118,.L378-.L118,.L379-.L118,-1,.L120,0,.L184-.L120,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_1')
	.sect	'.debug_info'
.L180:
	.word	222
	.half	3
	.word	.L181
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L183,.L182
	.byte	2
	.word	.L121
	.byte	3
	.byte	'.cocofun_1',0,1,169,3,17,1
	.word	.L120,.L184,.L119
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_1')
	.sect	'.debug_abbrev'
.L181:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_1')
	.sect	'.debug_line'
.L182:
	.word	.L677-.L676
.L676:
	.half	3
	.word	.L679-.L678
.L678:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Scu\\Std',0
	.byte	0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0
	.byte	'IfxScuCcu.h',0,1,0,0,0
.L679:
	.byte	4,2,5,80,7,0,5,2
	.word	.L120
	.byte	3,204,8,1,4,1,5,87,9
	.half	.L479-.L120
	.byte	3,247,122,1,4,2,5,80,9
	.half	.L480-.L479
	.byte	3,137,5,1,5,87,9
	.half	.L680-.L480
	.byte	1,5,60,9
	.half	.L681-.L680
	.byte	1,4,1,5,49,9
	.half	.L481-.L681
	.byte	3,247,122,1,5,87,1,7,9
	.half	.L184-.L481
	.byte	0,1,1,4,2,5,80,0,5,2
	.word	.L120
	.byte	3,204,8,1,4,1,5,87,9
	.half	.L479-.L120
	.byte	3,251,122,1,4,2,5,80,9
	.half	.L480-.L479
	.byte	3,133,5,1,5,87,9
	.half	.L680-.L480
	.byte	1,5,60,9
	.half	.L681-.L680
	.byte	1,4,1,5,49,9
	.half	.L481-.L681
	.byte	3,251,122,1,5,87,3,124,1,7,9
	.half	.L184-.L481
	.byte	0,1,1
.L677:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_1')
	.sect	'.debug_ranges'
.L183:
	.word	-1,.L120,0,.L184-.L120,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_2')
	.sect	'.debug_info'
.L185:
	.word	221
	.half	3
	.word	.L186
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L188,.L187
	.byte	2
	.word	.L121
	.byte	3
	.byte	'.cocofun_2',0,1,122,6,1
	.word	.L102,.L189,.L101
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_2')
	.sect	'.debug_abbrev'
.L186:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_2')
	.sect	'.debug_line'
.L187:
	.word	.L683-.L682
.L682:
	.half	3
	.word	.L685-.L684
.L684:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.h',0,0,0,0,0
.L685:
	.byte	4,2,5,17,7,0,5,2
	.word	.L102
	.byte	3,238,3,1,5,55,9
	.half	.L6-.L102
	.byte	3,35,1,5,81,9
	.half	.L686-.L6
	.byte	1,5,35,9
	.half	.L687-.L686
	.byte	1,5,13,9
	.half	.L688-.L687
	.byte	3,2,1,5,25,9
	.half	.L689-.L688
	.byte	1,4,1,5,46,9
	.half	.L690-.L689
	.byte	3,238,124,1,7,9
	.half	.L691-.L690
	.byte	1,7,9
	.half	.L189-.L691
	.byte	0,1,1,4,2,5,17,0,5,2
	.word	.L102
	.byte	3,246,3,1,5,55,9
	.half	.L6-.L102
	.byte	3,27,1,5,81,9
	.half	.L686-.L6
	.byte	1,5,35,9
	.half	.L687-.L686
	.byte	1,5,13,9
	.half	.L688-.L687
	.byte	3,2,1,5,25,9
	.half	.L689-.L688
	.byte	1,4,1,5,46,9
	.half	.L690-.L689
	.byte	3,250,124,1,7,9
	.half	.L691-.L690
	.byte	3,116,1,7,9
	.half	.L189-.L691
	.byte	0,1,1
.L683:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_2')
	.sect	'.debug_ranges'
.L188:
	.word	-1,.L102,0,.L189-.L102,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_3')
	.sect	'.debug_info'
.L190:
	.word	221
	.half	3
	.word	.L191
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L193,.L192
	.byte	2
	.word	.L121
	.byte	3
	.byte	'.cocofun_3',0,1,73,6,1
	.word	.L86,.L194,.L85
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_3')
	.sect	'.debug_abbrev'
.L191:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_3')
	.sect	'.debug_line'
.L192:
	.word	.L693-.L692
.L692:
	.half	3
	.word	.L695-.L694
.L694:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0,0
.L695:
	.byte	5,62,7,0,5,2
	.word	.L86
	.byte	3,202,0,1,5,13,9
	.half	.L390-.L86
	.byte	3,1,1,9
	.half	.L194-.L390
	.byte	0,1,1,5,62,0,5,2
	.word	.L86
	.byte	3,202,0,1,5,44,9
	.half	.L390-.L86
	.byte	3,181,1,1,5,13,9
	.half	.L696-.L390
	.byte	3,204,126,1,7,9
	.half	.L194-.L696
	.byte	0,1,1
.L693:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_3')
	.sect	'.debug_ranges'
.L193:
	.word	-1,.L86,0,.L194-.L86,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_4')
	.sect	'.debug_info'
.L195:
	.word	221
	.half	3
	.word	.L196
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L198,.L197
	.byte	2
	.word	.L121
	.byte	3
	.byte	'.cocofun_4',0,1,122,6,1
	.word	.L98,.L199,.L97
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_4')
	.sect	'.debug_abbrev'
.L196:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_4')
	.sect	'.debug_line'
.L197:
	.word	.L698-.L697
.L697:
	.half	3
	.word	.L700-.L699
.L699:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.h',0,0,0,0,0
.L700:
	.byte	4,2,5,93,7,0,5,2
	.word	.L98
	.byte	3,236,3,1,5,81,9
	.half	.L402-.L98
	.byte	1,7,9
	.half	.L199-.L402
	.byte	0,1,1,4,2,5,93,0,5,2
	.word	.L98
	.byte	3,244,3,1,9
	.half	.L701-.L98
	.byte	3,120,1,5,81,9
	.half	.L402-.L701
	.byte	1,7,9
	.half	.L199-.L402
	.byte	0,1,1
.L698:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_4')
	.sect	'.debug_ranges'
.L198:
	.word	-1,.L98,0,.L199-.L98,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_5')
	.sect	'.debug_info'
.L200:
	.word	221
	.half	3
	.word	.L201
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L203,.L202
	.byte	2
	.word	.L121
	.byte	3
	.byte	'.cocofun_5',0,1,80,6,1
	.word	.L94,.L204,.L93
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_5')
	.sect	'.debug_abbrev'
.L201:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_5')
	.sect	'.debug_line'
.L202:
	.word	.L703-.L702
.L702:
	.half	3
	.word	.L705-.L704
.L704:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0,0
.L705:
	.byte	5,29,7,0,5,2
	.word	.L94
	.byte	3,228,0,1,5,45,9
	.half	.L706-.L94
	.byte	1,5,68,9
	.half	.L707-.L706
	.byte	1,5,55,9
	.half	.L708-.L707
	.byte	1,5,68,9
	.half	.L709-.L708
	.byte	1,7,9
	.half	.L204-.L709
	.byte	0,1,1,5,29,0,5,2
	.word	.L94
	.byte	3,158,3,1,5,45,9
	.half	.L706-.L94
	.byte	1,5,68,9
	.half	.L707-.L706
	.byte	1,5,55,9
	.half	.L708-.L707
	.byte	1,5,68,9
	.half	.L709-.L708
	.byte	3,198,125,1,7,9
	.half	.L204-.L709
	.byte	0,1,1
.L703:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_5')
	.sect	'.debug_ranges'
.L203:
	.word	-1,.L94,0,.L204-.L94,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_6')
	.sect	'.debug_info'
.L205:
	.word	221
	.half	3
	.word	.L206
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L208,.L207
	.byte	2
	.word	.L121
	.byte	3
	.byte	'.cocofun_6',0,1,73,6,1
	.word	.L88,.L209,.L87
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_6')
	.sect	'.debug_abbrev'
.L206:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_6')
	.sect	'.debug_line'
.L207:
	.word	.L711-.L710
.L710:
	.half	3
	.word	.L713-.L712
.L712:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0,0
.L713:
	.byte	5,62,7,0,5,2
	.word	.L88
	.byte	3,202,0,1,5,29,1,5,52,9
	.half	.L387-.L88
	.byte	1,5,16,9
	.half	.L389-.L387
	.byte	1,9
	.half	.L209-.L389
	.byte	0,1,1,5,79,0,5,2
	.word	.L88
	.byte	3,254,1,1,5,29,3,204,126,1,5,69,9
	.half	.L387-.L88
	.byte	3,180,1,1,5,33,9
	.half	.L389-.L387
	.byte	1,5,16,9
	.half	.L391-.L389
	.byte	3,204,126,1,7,9
	.half	.L209-.L391
	.byte	0,1,1,5,62,0,5,2
	.word	.L88
	.byte	3,203,1,1,5,29,3,255,126,1,5,52,9
	.half	.L387-.L88
	.byte	3,129,1,1,5,16,9
	.half	.L389-.L387
	.byte	1,9
	.half	.L391-.L389
	.byte	3,255,126,1,7,9
	.half	.L209-.L391
	.byte	0,1,1
.L711:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_6')
	.sect	'.debug_ranges'
.L208:
	.word	-1,.L88,0,.L209-.L88,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_7')
	.sect	'.debug_info'
.L210:
	.word	221
	.half	3
	.word	.L211
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L213,.L212
	.byte	2
	.word	.L121
	.byte	3
	.byte	'.cocofun_7',0,1,122,6,1
	.word	.L100,.L214,.L99
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_7')
	.sect	'.debug_abbrev'
.L211:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_7')
	.sect	'.debug_line'
.L212:
	.word	.L715-.L714
.L714:
	.half	3
	.word	.L717-.L716
.L716:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.h',0,0,0,0,0
.L717:
	.byte	4,2,5,93,7,0,5,2
	.word	.L100
	.byte	3,236,3,1,5,55,9
	.half	.L718-.L100
	.byte	1,5,81,9
	.half	.L403-.L718
	.byte	1,9
	.half	.L214-.L403
	.byte	0,1,1,4,2,5,93,0,5,2
	.word	.L100
	.byte	3,244,3,1,5,55,9
	.half	.L718-.L100
	.byte	1,5,81,9
	.half	.L403-.L718
	.byte	1,3,120,1,7,9
	.half	.L214-.L403
	.byte	0,1,1,4,2,5,93,0,5,2
	.word	.L100
	.byte	3,244,3,1,5,55,9
	.half	.L718-.L100
	.byte	1,5,81,9
	.half	.L403-.L718
	.byte	1,3,120,1,7,9
	.half	.L214-.L403
	.byte	0,1,1
.L715:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_7')
	.sect	'.debug_ranges'
.L213:
	.word	-1,.L100,0,.L214-.L100,0,0
	.sdecl	'.debug_info',debug,cluster('.cocofun_8')
	.sect	'.debug_info'
.L215:
	.word	221
	.half	3
	.word	.L216
	.byte	4,1
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0
	.byte	'TASKING VX-toolset for TriCore: C compiler',0
	.byte	'G:\\Car-Competition\\LQ_TC26xB_LIBtasking20200616\\LQ_TC26xB_LIBtasking\\Debug\\',0,12,1
	.word	.L218,.L217
	.byte	2
	.word	.L121
	.byte	3
	.byte	'.cocofun_8',0,1,73,6,1
	.word	.L90,.L219,.L89
	.byte	0
	.sdecl	'.debug_abbrev',debug,cluster('.cocofun_8')
	.sect	'.debug_abbrev'
.L216:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,0,3,8,58,15,59,15,57,15,54,15
	.byte	17,1,18,1,64,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('.cocofun_8')
	.sect	'.debug_line'
.L217:
	.word	.L720-.L719
.L719:
	.half	3
	.word	.L722-.L721
.L721:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'..\\src\\BaseSw\\iLLD\\TC26B\\Tricore\\Mtu\\Std\\IfxMtu.c',0,0,0,0,0
.L722:
	.byte	5,29,7,0,5,2
	.word	.L90
	.byte	3,202,0,1,9
	.half	.L219-.L90
	.byte	0,1,1,5,46,0,5,2
	.word	.L90
	.byte	3,254,1,1,5,29,9
	.half	.L388-.L90
	.byte	3,204,126,1,7,9
	.half	.L219-.L388
	.byte	0,1,1,5,29,0,5,2
	.word	.L90
	.byte	3,203,1,1,9
	.half	.L388-.L90
	.byte	3,255,126,1,7,9
	.half	.L219-.L388
	.byte	0,1,1,5,29,0,5,2
	.word	.L90
	.byte	3,136,1,1,9
	.half	.L388-.L90
	.byte	3,66,1,7,9
	.half	.L219-.L388
	.byte	0,1,1,5,43,0,5,2
	.word	.L90
	.byte	3,180,2,1,5,29,9
	.half	.L388-.L90
	.byte	3,150,126,1,7,9
	.half	.L219-.L388
	.byte	0,1,1,5,43,0,5,2
	.word	.L90
	.byte	3,253,2,1,5,29,9
	.half	.L388-.L90
	.byte	3,205,125,1,7,9
	.half	.L219-.L388
	.byte	0,1,1
.L720:
	.sdecl	'.debug_ranges',debug,cluster('.cocofun_8')
	.sect	'.debug_ranges'
.L218:
	.word	-1,.L90,0,.L219-.L90,0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_1')
	.sect	'.debug_loc'
.L119:
	.word	-1,.L120,0,.L184-.L120
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_2')
	.sect	'.debug_loc'
.L101:
	.word	-1,.L102,0,.L189-.L102
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_3')
	.sect	'.debug_loc'
.L85:
	.word	-1,.L86,0,.L194-.L86
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_4')
	.sect	'.debug_loc'
.L97:
	.word	-1,.L98,0,.L199-.L98
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_5')
	.sect	'.debug_loc'
.L93:
	.word	-1,.L94,0,.L204-.L94
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_6')
	.sect	'.debug_loc'
.L87:
	.word	-1,.L88,0,.L209-.L88
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_7')
	.sect	'.debug_loc'
.L99:
	.word	-1,.L100,0,.L214-.L100
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('.cocofun_8')
	.sect	'.debug_loc'
.L89:
	.word	-1,.L90,0,.L219-.L90
	.half	2
	.byte	138,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxMtu_clearErrorTracking')
	.sect	'.debug_loc'
.L83:
	.word	-1,.L84,0,.L346-.L84
	.half	2
	.byte	138,0
	.word	0,0
.L347:
	.word	-1,.L84,.L88-.L84,.L387-.L84
	.half	1
	.byte	84
	.word	.L388-.L84,.L219-.L84
	.half	1
	.byte	84
	.word	.L389-.L84,.L209-.L84
	.half	1
	.byte	84
	.word	.L390-.L84,.L194-.L84
	.half	1
	.byte	84
	.word	.L392-.L84,.L346-.L84
	.half	1
	.byte	84
	.word	0,0
.L349:
	.word	-1,.L84,.L88-.L84,.L387-.L84
	.half	1
	.byte	95
	.word	.L388-.L84,.L219-.L84
	.half	1
	.byte	95
	.word	.L389-.L84,.L209-.L84
	.half	1
	.byte	95
	.word	.L391-.L84,.L209-.L84
	.half	1
	.byte	111
	.word	.L390-.L84,.L194-.L84
	.half	1
	.byte	111
	.word	.L390-.L84,.L194-.L84
	.half	1
	.byte	95
	.word	.L392-.L84,.L346-.L84
	.half	1
	.byte	111
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxMtu_clearSram')
	.sect	'.debug_loc'
.L91:
	.word	-1,.L92,0,.L220-.L92
	.half	2
	.byte	138,0
	.word	0,0
.L225:
	.word	-1,.L92,.L94-.L92,.L204-.L92
	.half	1
	.byte	89
	.word	.L393-.L92,.L220-.L92
	.half	1
	.byte	89
	.word	0,0
.L222:
	.word	-1,.L92,0,.L393-.L92
	.half	1
	.byte	84
	.word	.L94-.L92,.L204-.L92
	.half	1
	.byte	88
	.word	.L395-.L92,.L220-.L92
	.half	1
	.byte	88
	.word	0,0
.L235:
	.word	0,0
.L240:
	.word	-1,.L92,.L4-.L92,.L3-.L92
	.half	1
	.byte	111
	.word	.L4-.L92,.L3-.L92
	.half	5
	.byte	144,32,157,32,0
	.word	.L396-.L92,.L397-.L92
	.half	5
	.byte	144,32,157,32,0
	.word	.L398-.L92,.L220-.L92
	.half	1
	.byte	111
	.word	0,0
.L227:
	.word	-1,.L92,.L393-.L92,.L394-.L92
	.half	1
	.byte	82
	.word	.L94-.L92,.L204-.L92
	.half	1
	.byte	90
	.word	.L229-.L92,.L220-.L92
	.half	1
	.byte	90
	.word	.L400-.L92,.L5-.L92
	.half	1
	.byte	84
	.word	0,0
.L241:
	.word	-1,.L92,.L4-.L92,.L3-.L92
	.half	1
	.byte	95
	.word	.L399-.L92,.L220-.L92
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxMtu_clearSramContinue')
	.sect	'.debug_loc'
.L95:
	.word	-1,.L96,0,.L242-.L96
	.half	2
	.byte	138,0
	.word	0,0
.L243:
	.word	-1,.L96,0,.L245-.L96
	.half	1
	.byte	84
	.word	.L401-.L96,.L245-.L96
	.half	1
	.byte	88
	.word	.L98-.L96,.L402-.L96
	.half	1
	.byte	88
	.word	.L100-.L96,.L214-.L96
	.half	1
	.byte	88
	.word	.L6-.L96,.L189-.L96
	.half	1
	.byte	88
	.word	.L404-.L96,.L242-.L96
	.half	1
	.byte	88
	.word	0,0
.L248:
	.word	0,0
.L252:
	.word	-1,.L96,.L403-.L96,.L214-.L96
	.half	5
	.byte	144,32,157,32,0
	.word	.L403-.L96,.L214-.L96
	.half	1
	.byte	111
	.word	.L404-.L96,.L246-.L96
	.half	1
	.byte	111
	.word	.L404-.L96,.L405-.L96
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxMtu_clearSramStart')
	.sect	'.debug_loc'
.L103:
	.word	-1,.L104,0,.L253-.L104
	.half	2
	.byte	138,0
	.word	0,0
.L276:
	.word	-1,.L104,.L414-.L104,.L253-.L104
	.half	1
	.byte	82
	.word	0,0
.L278:
	.word	-1,.L104,.L417-.L104,.L253-.L104
	.half	1
	.byte	85
	.word	0,0
.L270:
	.word	-1,.L104,.L411-.L104,.L412-.L104
	.half	1
	.byte	81
	.word	0,0
.L273:
	.word	-1,.L104,.L268-.L104,.L253-.L104
	.half	1
	.byte	83
	.word	0,0
.L274:
	.word	-1,.L104,.L410-.L104,.L253-.L104
	.half	1
	.byte	84
	.word	0,0
.L271:
	.word	-1,.L104,.L413-.L104,.L414-.L104
	.half	1
	.byte	82
	.word	0,0
.L281:
	.word	-1,.L104,.L418-.L104,.L8-.L104
	.half	1
	.byte	87
	.word	0,0
.L264:
	.word	-1,.L104,.L267-.L104,.L9-.L104
	.half	1
	.byte	111
	.word	0,0
.L254:
	.word	-1,.L104,.L388-.L104,.L219-.L104
	.half	1
	.byte	84
	.word	.L100-.L104,.L214-.L104
	.half	1
	.byte	84
	.word	.L6-.L104,.L189-.L104
	.half	1
	.byte	84
	.word	0,.L410-.L104
	.half	1
	.byte	84
	.word	0,0
.L260:
	.word	0,0
.L255:
	.word	-1,.L104,.L388-.L104,.L219-.L104
	.half	1
	.byte	95
	.word	.L406-.L104,.L407-.L104
	.half	1
	.byte	95
	.word	.L100-.L104,.L214-.L104
	.half	1
	.byte	98
	.word	.L6-.L104,.L189-.L104
	.half	1
	.byte	98
	.word	.L257-.L104,.L253-.L104
	.half	1
	.byte	98
	.word	0,0
.L279:
	.word	-1,.L104,.L9-.L104,.L253-.L104
	.half	1
	.byte	86
	.word	0,0
.L275:
	.word	-1,.L104,.L410-.L104,.L253-.L104
	.half	1
	.byte	81
	.word	0,0
.L262:
	.word	-1,.L104,.L403-.L104,.L214-.L104
	.half	5
	.byte	144,32,157,32,0
	.word	.L407-.L104,.L408-.L104
	.half	5
	.byte	144,32,157,32,0
	.word	.L409-.L104,.L258-.L104
	.half	1
	.byte	111
	.word	0,0
.L265:
	.word	-1,.L104,.L269-.L104,.L253-.L104
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L277:
	.word	-1,.L104,.L415-.L104,.L416-.L104
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxMtu_enableErrorTracking')
	.sect	'.debug_loc'
.L105:
	.word	-1,.L106,0,.L350-.L106
	.half	2
	.byte	138,0
	.word	0,0
.L352:
	.word	-1,.L106,.L90-.L106,.L219-.L106
	.half	1
	.byte	85
	.word	.L88-.L106,.L209-.L106
	.half	1
	.byte	85
	.word	.L419-.L106,.L350-.L106
	.half	1
	.byte	85
	.word	0,0
.L351:
	.word	-1,.L106,.L90-.L106,.L219-.L106
	.half	1
	.byte	84
	.word	.L88-.L106,.L209-.L106
	.half	1
	.byte	84
	.word	.L419-.L106,.L350-.L106
	.half	1
	.byte	84
	.word	0,0
.L353:
	.word	-1,.L106,.L388-.L106,.L219-.L106
	.half	1
	.byte	95
	.word	.L387-.L106,.L209-.L106
	.half	1
	.byte	95
	.word	.L391-.L106,.L209-.L106
	.half	1
	.byte	111
	.word	.L419-.L106,.L350-.L106
	.half	1
	.byte	111
	.word	.L419-.L106,.L420-.L106
	.half	1
	.byte	95
	.word	.L16-.L106,.L421-.L106
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxMtu_getSystemAddress')
	.sect	'.debug_loc'
.L107:
	.word	-1,.L108,0,.L354-.L108
	.half	2
	.byte	138,0
	.word	0,0
.L359:
	.word	-1,.L108,.L424-.L108,.L425-.L108
	.half	1
	.byte	95
	.word	.L20-.L108,.L426-.L108
	.half	1
	.byte	95
	.word	.L19-.L108,.L428-.L108
	.half	1
	.byte	95
	.word	.L18-.L108,.L430-.L108
	.half	1
	.byte	95
	.word	.L22-.L108,.L432-.L108
	.half	1
	.byte	95
	.word	.L23-.L108,.L354-.L108
	.half	1
	.byte	95
	.word	0,0
.L355:
	.word	-1,.L108,0,.L354-.L108
	.half	1
	.byte	84
	.word	0,0
.L358:
	.word	-1,.L108,.L422-.L108,.L423-.L108
	.half	5
	.byte	144,32,157,32,0
	.word	.L20-.L108,.L427-.L108
	.half	5
	.byte	144,32,157,32,0
	.word	.L19-.L108,.L429-.L108
	.half	5
	.byte	144,32,157,32,0
	.word	.L18-.L108,.L431-.L108
	.half	5
	.byte	144,32,157,32,0
	.word	.L22-.L108,.L433-.L108
	.half	5
	.byte	144,32,157,32,0
	.word	.L23-.L108,.L354-.L108
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L360:
	.word	-1,.L108,.L434-.L108,.L23-.L108
	.half	1
	.byte	82
	.word	0,0
.L357:
	.word	-1,.L108,0,.L354-.L108
	.half	1
	.byte	85
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxMtu_getTrackedSramAddresses')
	.sect	'.debug_loc'
.L109:
	.word	-1,.L110,0,.L361-.L110
	.half	2
	.byte	138,0
	.word	0,0
.L369:
	.word	-1,.L110,.L30-.L110,.L361-.L110
	.half	1
	.byte	81
	.word	0,0
.L362:
	.word	-1,.L110,.L90-.L110,.L219-.L110
	.half	1
	.byte	84
	.word	.L88-.L110,.L209-.L110
	.half	1
	.byte	84
	.word	.L390-.L110,.L194-.L110
	.half	1
	.byte	84
	.word	.L435-.L110,.L361-.L110
	.half	1
	.byte	84
	.word	0,0
.L365:
	.word	-1,.L110,.L388-.L110,.L219-.L110
	.half	1
	.byte	95
	.word	.L387-.L110,.L209-.L110
	.half	1
	.byte	95
	.word	.L391-.L110,.L209-.L110
	.half	1
	.byte	111
	.word	.L390-.L110,.L194-.L110
	.half	1
	.byte	111
	.word	.L390-.L110,.L194-.L110
	.half	1
	.byte	95
	.word	.L435-.L110,.L436-.L110
	.half	1
	.byte	111
	.word	0,0
.L367:
	.word	-1,.L110,.L436-.L110,.L437-.L110
	.half	1
	.byte	82
	.word	.L31-.L110,.L361-.L110
	.half	1
	.byte	82
	.word	0,0
.L364:
	.word	-1,.L110,.L90-.L110,.L219-.L110
	.half	1
	.byte	100
	.word	.L88-.L110,.L209-.L110
	.half	1
	.byte	100
	.word	.L390-.L110,.L194-.L110
	.half	1
	.byte	100
	.word	.L435-.L110,.L361-.L110
	.half	1
	.byte	100
	.word	0,0
.L366:
	.word	-1,.L110,.L438-.L110,.L361-.L110
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxMtu_readSramAddress')
	.sect	'.debug_loc'
.L111:
	.word	-1,.L112,0,.L282-.L112
	.half	2
	.byte	138,0
	.word	0,0
.L283:
	.word	-1,.L112,0,.L439-.L112
	.half	1
	.byte	84
	.word	.L441-.L112,.L286-.L112
	.half	1
	.byte	86
	.word	0,0
.L288:
	.word	0,0
.L285:
	.word	-1,.L112,.L442-.L112,.L287-.L112
	.half	1
	.byte	111
	.word	0,0
.L291:
	.word	-1,.L112,.L287-.L112,.L282-.L112
	.half	1
	.byte	111
	.word	0,0
.L284:
	.word	-1,.L112,0,.L440-.L112
	.half	1
	.byte	85
	.word	0,0
.L292:
	.word	-1,.L112,.L34-.L112,.L33-.L112
	.half	1
	.byte	95
	.word	.L443-.L112,.L282-.L112
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxMtu_runNonDestructiveInversionTest')
	.sect	'.debug_loc'
.L113:
	.word	-1,.L114,0,.L444-.L114
	.half	2
	.byte	138,0
	.word	.L444-.L114,.L293-.L114
	.half	2
	.byte	138,24
	.word	.L293-.L114,.L293-.L114
	.half	2
	.byte	138,0
	.word	0,0
.L299:
	.word	-1,.L114,0,.L445-.L114
	.half	1
	.byte	100
	.word	.L447-.L114,.L445-.L114
	.half	1
	.byte	108
	.word	.L90-.L114,.L219-.L114
	.half	1
	.byte	100
	.word	.L90-.L114,.L219-.L114
	.half	1
	.byte	108
	.word	.L448-.L114,.L449-.L114
	.half	1
	.byte	100
	.word	.L448-.L114,.L35-.L114
	.half	1
	.byte	108
	.word	.L98-.L114,.L402-.L114
	.half	1
	.byte	108
	.word	.L100-.L114,.L214-.L114
	.half	1
	.byte	108
	.word	.L454-.L114,.L293-.L114
	.half	1
	.byte	108
	.word	0,0
.L303:
	.word	-1,.L114,.L452-.L114,.L35-.L114
	.half	2
	.byte	145,120
	.word	.L98-.L114,.L402-.L114
	.half	2
	.byte	145,120
	.word	.L100-.L114,.L214-.L114
	.half	2
	.byte	145,120
	.word	.L454-.L114,.L293-.L114
	.half	2
	.byte	145,120
	.word	.L465-.L114,.L293-.L114
	.half	1
	.byte	95
	.word	0,0
.L294:
	.word	-1,.L114,0,.L445-.L114
	.half	1
	.byte	84
	.word	.L444-.L114,.L445-.L114
	.half	1
	.byte	88
	.word	.L90-.L114,.L219-.L114
	.half	1
	.byte	84
	.word	.L90-.L114,.L219-.L114
	.half	1
	.byte	88
	.word	.L448-.L114,.L449-.L114
	.half	1
	.byte	84
	.word	.L448-.L114,.L35-.L114
	.half	1
	.byte	88
	.word	.L98-.L114,.L402-.L114
	.half	1
	.byte	88
	.word	.L100-.L114,.L214-.L114
	.half	1
	.byte	88
	.word	.L454-.L114,.L293-.L114
	.half	1
	.byte	88
	.word	.L462-.L114,.L314-.L114
	.half	1
	.byte	86
	.word	0,0
.L328:
	.word	0,0
.L307:
	.word	0,0
.L312:
	.word	0,0
.L316:
	.word	0,0
.L325:
	.word	0,0
.L300:
	.word	-1,.L114,.L450-.L114,.L35-.L114
	.half	1
	.byte	111
	.word	.L98-.L114,.L402-.L114
	.half	1
	.byte	111
	.word	.L100-.L114,.L214-.L114
	.half	1
	.byte	111
	.word	.L454-.L114,.L455-.L114
	.half	1
	.byte	111
	.word	0,0
.L319:
	.word	-1,.L114,.L315-.L114,.L322-.L114
	.half	1
	.byte	98
	.word	0,0
.L329:
	.word	-1,.L114,.L455-.L114,.L40-.L114
	.half	1
	.byte	111
	.word	0,0
.L308:
	.word	-1,.L114,.L457-.L114,.L36-.L114
	.half	1
	.byte	98
	.word	0,0
.L301:
	.word	-1,.L114,.L449-.L114,.L453-.L114
	.half	1
	.byte	82
	.word	.L304-.L114,.L35-.L114
	.half	1
	.byte	92
	.word	.L98-.L114,.L402-.L114
	.half	1
	.byte	92
	.word	.L100-.L114,.L214-.L114
	.half	1
	.byte	92
	.word	.L454-.L114,.L293-.L114
	.half	1
	.byte	92
	.word	.L460-.L114,.L461-.L114
	.half	1
	.byte	84
	.word	0,0
.L297:
	.word	-1,.L114,0,.L445-.L114
	.half	1
	.byte	87
	.word	.L446-.L114,.L445-.L114
	.half	2
	.byte	145,112
	.word	.L90-.L114,.L219-.L114
	.half	2
	.byte	145,112
	.word	.L90-.L114,.L219-.L114
	.half	1
	.byte	87
	.word	.L448-.L114,.L35-.L114
	.half	2
	.byte	145,112
	.word	.L448-.L114,.L449-.L114
	.half	1
	.byte	87
	.word	.L98-.L114,.L402-.L114
	.half	2
	.byte	145,112
	.word	.L100-.L114,.L214-.L114
	.half	2
	.byte	145,112
	.word	.L454-.L114,.L293-.L114
	.half	2
	.byte	145,112
	.word	.L458-.L114,.L459-.L114
	.half	1
	.byte	95
	.word	0,0
.L296:
	.word	-1,.L114,0,.L445-.L114
	.half	1
	.byte	86
	.word	.L447-.L114,.L445-.L114
	.half	1
	.byte	89
	.word	.L90-.L114,.L219-.L114
	.half	1
	.byte	86
	.word	.L90-.L114,.L219-.L114
	.half	1
	.byte	89
	.word	.L448-.L114,.L449-.L114
	.half	1
	.byte	86
	.word	.L448-.L114,.L35-.L114
	.half	1
	.byte	89
	.word	.L98-.L114,.L402-.L114
	.half	1
	.byte	89
	.word	.L100-.L114,.L214-.L114
	.half	1
	.byte	89
	.word	.L454-.L114,.L456-.L114
	.half	1
	.byte	89
	.word	0,0
.L295:
	.word	-1,.L114,0,.L445-.L114
	.half	1
	.byte	85
	.word	.L446-.L114,.L445-.L114
	.half	1
	.byte	90
	.word	.L90-.L114,.L219-.L114
	.half	1
	.byte	90
	.word	.L90-.L114,.L219-.L114
	.half	1
	.byte	85
	.word	.L448-.L114,.L35-.L114
	.half	1
	.byte	90
	.word	.L448-.L114,.L449-.L114
	.half	1
	.byte	85
	.word	.L98-.L114,.L402-.L114
	.half	1
	.byte	90
	.word	.L100-.L114,.L214-.L114
	.half	1
	.byte	90
	.word	.L454-.L114,.L293-.L114
	.half	1
	.byte	90
	.word	0,0
.L302:
	.word	-1,.L114,.L451-.L114,.L35-.L114
	.half	2
	.byte	145,116
	.word	.L451-.L114,.L305-.L114
	.half	1
	.byte	95
	.word	.L98-.L114,.L402-.L114
	.half	2
	.byte	145,116
	.word	.L100-.L114,.L214-.L114
	.half	2
	.byte	145,116
	.word	.L454-.L114,.L293-.L114
	.half	2
	.byte	145,116
	.word	.L466-.L114,.L293-.L114
	.half	1
	.byte	82
	.word	0,0
.L320:
	.word	-1,.L114,.L38-.L114,.L37-.L114
	.half	1
	.byte	95
	.word	.L463-.L114,.L464-.L114
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxMtu_waitForMbistDone')
	.sect	'.debug_loc'
.L117:
	.word	-1,.L118,0,.L475-.L118
	.half	2
	.byte	138,0
	.word	.L475-.L118,.L370-.L118
	.half	2
	.byte	138,8
	.word	.L370-.L118,.L370-.L118
	.half	2
	.byte	138,0
	.word	0,0
.L373:
	.word	-1,.L118,0,.L476-.L118
	.half	1
	.byte	86
	.word	.L481-.L118,.L184-.L118
	.half	1
	.byte	86
	.word	.L58-.L118,.L482-.L118
	.half	1
	.byte	86
	.word	.L59-.L118,.L74-.L118
	.half	1
	.byte	86
	.word	0,0
.L372:
	.word	-1,.L118,0,.L476-.L118
	.half	1
	.byte	85
	.word	.L477-.L118,.L478-.L118
	.half	1
	.byte	89
	.word	.L479-.L118,.L480-.L118
	.half	1
	.byte	89
	.word	.L481-.L118,.L184-.L118
	.half	1
	.byte	85
	.word	.L58-.L118,.L482-.L118
	.half	1
	.byte	85
	.word	.L59-.L118,.L74-.L118
	.half	1
	.byte	85
	.word	.L74-.L118,.L484-.L118
	.half	1
	.byte	89
	.word	0,0
.L383:
	.word	-1,.L118,.L481-.L118,.L184-.L118
	.half	1
	.byte	95
	.word	0,0
.L386:
	.word	-1,.L118,.L481-.L118,.L184-.L118
	.half	1
	.byte	95
	.word	0,0
.L371:
	.word	-1,.L118,0,.L476-.L118
	.half	1
	.byte	84
	.word	.L481-.L118,.L184-.L118
	.half	1
	.byte	84
	.word	.L58-.L118,.L482-.L118
	.half	1
	.byte	84
	.word	.L59-.L118,.L74-.L118
	.half	1
	.byte	84
	.word	0,0
.L374:
	.word	-1,.L118,.L477-.L118,.L476-.L118
	.half	5
	.byte	144,32,157,32,0
	.word	.L481-.L118,.L184-.L118
	.half	5
	.byte	144,32,157,32,0
	.word	.L58-.L118,.L482-.L118
	.half	5
	.byte	144,32,157,32,0
	.word	.L59-.L118,.L483-.L118
	.half	5
	.byte	144,32,157,32,0
	.word	0,0
.L376:
	.word	-1,.L118,0,.L378-.L118
	.half	2
	.byte	145,120
	.word	.L120-.L118,.L184-.L118
	.half	2
	.byte	145,120
	.word	.L58-.L118,.L384-.L118
	.half	2
	.byte	145,120
	.word	.L385-.L118,.L370-.L118
	.half	2
	.byte	145,120
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('IfxMtu_writeSramAddress')
	.sect	'.debug_loc'
.L115:
	.word	-1,.L116,0,.L331-.L116
	.half	2
	.byte	138,0
	.word	0,0
.L335:
	.word	-1,.L116,.L94-.L116,.L204-.L116
	.half	1
	.byte	91
	.word	.L467-.L116,.L331-.L116
	.half	1
	.byte	91
	.word	0,0
.L332:
	.word	-1,.L116,.L388-.L116,.L219-.L116
	.half	1
	.byte	89
	.word	.L388-.L116,.L219-.L116
	.half	1
	.byte	84
	.word	0,.L467-.L116
	.half	1
	.byte	84
	.word	.L94-.L116,.L204-.L116
	.half	1
	.byte	89
	.word	.L472-.L116,.L331-.L116
	.half	1
	.byte	89
	.word	0,0
.L341:
	.word	0,0
.L334:
	.word	-1,.L116,.L468-.L116,.L469-.L116
	.half	1
	.byte	111
	.word	.L94-.L116,.L471-.L116
	.half	1
	.byte	111
	.word	0,0
.L344:
	.word	-1,.L116,.L340-.L116,.L331-.L116
	.half	1
	.byte	111
	.word	0,0
.L336:
	.word	-1,.L116,.L467-.L116,.L470-.L116
	.half	1
	.byte	82
	.word	.L94-.L116,.L204-.L116
	.half	1
	.byte	92
	.word	.L337-.L116,.L331-.L116
	.half	1
	.byte	92
	.word	0,0
.L333:
	.word	-1,.L116,.L388-.L116,.L219-.L116
	.half	1
	.byte	85
	.word	.L388-.L116,.L219-.L116
	.half	1
	.byte	90
	.word	0,.L467-.L116
	.half	1
	.byte	85
	.word	.L94-.L116,.L204-.L116
	.half	1
	.byte	90
	.word	.L473-.L116,.L331-.L116
	.half	1
	.byte	90
	.word	0,0
.L345:
	.word	-1,.L116,.L46-.L116,.L45-.L116
	.half	1
	.byte	95
	.word	.L474-.L116,.L331-.L116
	.half	1
	.byte	95
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L723:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,27,8,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('IfxMtu_clearErrorTracking')
	.sect	'.debug_frame'
	.word	24
	.word	.L723,.L84,.L346-.L84
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxMtu_clearSram')
	.sect	'.debug_frame'
	.word	12
	.word	.L723,.L92,.L220-.L92
	.sdecl	'.debug_frame',debug,cluster('IfxMtu_clearSramContinue')
	.sect	'.debug_frame'
	.word	12
	.word	.L723,.L96,.L242-.L96
	.sdecl	'.debug_frame',debug,cluster('IfxMtu_clearSramStart')
	.sect	'.debug_frame'
	.word	24
	.word	.L723,.L104,.L253-.L104
	.byte	8,19,8,20,8,21,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxMtu_enableErrorTracking')
	.sect	'.debug_frame'
	.word	24
	.word	.L723,.L106,.L350-.L106
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxMtu_getSystemAddress')
	.sect	'.debug_frame'
	.word	24
	.word	.L723,.L108,.L354-.L108
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('IfxMtu_getTrackedSramAddresses')
	.sect	'.debug_frame'
	.word	20
	.word	.L723,.L110,.L361-.L110
	.byte	8,19,8,22,8,23,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxMtu_readSramAddress')
	.sect	'.debug_frame'
	.word	12
	.word	.L723,.L112,.L282-.L112
	.sdecl	'.debug_frame',debug,cluster('IfxMtu_runNonDestructiveInversionTest')
	.sect	'.debug_frame'
	.word	36
	.word	.L723,.L114,.L293-.L114
	.byte	4
	.word	(.L444-.L114)/2
	.byte	19,24,22,26,3,19,138,24,4
	.word	(.L293-.L444)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug,cluster('IfxMtu_writeSramAddress')
	.sect	'.debug_frame'
	.word	12
	.word	.L723,.L116,.L331-.L116
	.sdecl	'.debug_frame',debug,cluster('IfxMtu_waitForMbistDone')
	.sect	'.debug_frame'
	.word	36
	.word	.L723,.L118,.L370-.L118
	.byte	4
	.word	(.L475-.L118)/2
	.byte	19,8,22,26,3,19,138,8,4
	.word	(.L370-.L475)/2
	.byte	19,0,8,26,0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L724:
	.word	52
	.word	-1
	.byte	3,0,2,1,40,12,26,0,9,40,27,155,0,7,26,8,28,8,29,8,30,8,31,8,34,8,35,8,32,8,33,8,16,8,17,8,24,8,25,8,36
	.byte	8,37,8,38,8,39,0
	.sdecl	'.debug_frame',debug,cluster('.cocofun_3')
	.sect	'.debug_frame'
	.word	24
	.word	.L724,.L86,.L194-.L86
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_6')
	.sect	'.debug_frame'
	.word	24
	.word	.L724,.L88,.L209-.L88
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_8')
	.sect	'.debug_frame'
	.word	24
	.word	.L724,.L90,.L219-.L90
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_5')
	.sect	'.debug_frame'
	.word	24
	.word	.L724,.L94,.L204-.L94
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_4')
	.sect	'.debug_frame'
	.word	24
	.word	.L724,.L98,.L199-.L98
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_7')
	.sect	'.debug_frame'
	.word	24
	.word	.L724,.L100,.L214-.L100
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_2')
	.sect	'.debug_frame'
	.word	24
	.word	.L724,.L102,.L189-.L102
	.byte	8,18,8,19,8,20,8,21,8,22,8,23
	.sdecl	'.debug_frame',debug,cluster('.cocofun_1')
	.sect	'.debug_frame'
	.word	24
	.word	.L724,.L120,.L184-.L120
	.byte	8,18,8,19,8,20,8,21,8,22,8,23

; ..\src\BaseSw\iLLD\TC26B\Tricore\Mtu\Std\IfxMtu.c	   496   / 3;
	; Module end
