{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523840718230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523840718230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 20:05:18 2018 " "Processing started: Sun Apr 15 20:05:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523840718230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523840718230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE445_Virtual_Piano -c ECE445_Virtual_Piano " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE445_Virtual_Piano -c ECE445_Virtual_Piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523840718230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1523840718464 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PIANO TONES..sv(93) " "Verilog HDL information at PIANO TONES..sv(93): always construct contains both blocking and non-blocking assignments" {  } { { "PIANO TONES..sv" "" { Text "C:/altera/ECE445/PIANO TONES..sv" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523840726635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano tones..sv 3 3 " "Found 3 design units, including 3 entities, in source file piano tones..sv" { { "Info" "ISGN_ENTITY_NAME" "1 karplus_note " "Found entity 1: karplus_note" {  } { { "PIANO TONES..sv" "" { Text "C:/altera/ECE445/PIANO TONES..sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523840726637 ""} { "Info" "ISGN_ENTITY_NAME" "2 ram_infer " "Found entity 2: ram_infer" {  } { { "PIANO TONES..sv" "" { Text "C:/altera/ECE445/PIANO TONES..sv" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523840726637 ""} { "Info" "ISGN_ENTITY_NAME" "3 signed_mult " "Found entity 3: signed_mult" {  } { { "PIANO TONES..sv" "" { Text "C:/altera/ECE445/PIANO TONES..sv" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523840726637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523840726637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wm8731_codec.sv 1 1 " "Found 1 design units, including 1 entities, in source file wm8731_codec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WM8731_CODEC " "Found entity 1: WM8731_CODEC" {  } { { "WM8731_CODEC.sv" "" { Text "C:/altera/ECE445/WM8731_CODEC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523840726653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523840726653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_mixer.sv 1 1 " "Found 1 design units, including 1 entities, in source file key_mixer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_MIXER " "Found entity 1: KEY_MIXER" {  } { { "KEY_MIXER.sv" "" { Text "C:/altera/ECE445/KEY_MIXER.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523840726669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523840726669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_press.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_press.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RANDOM_PRESS " "Found entity 1: RANDOM_PRESS" {  } { { "RANDOM_PRESS.sv" "" { Text "C:/altera/ECE445/RANDOM_PRESS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523840726669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523840726669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "virtual_piano_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file virtual_piano_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Virtual_Piano_toplevel " "Found entity 1: Virtual_Piano_toplevel" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523840726669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523840726669 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "i2c_controller.v(30) " "Verilog HDL information at i2c_controller.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "i2c_controller.v" "" { Text "C:/altera/ECE445/i2c_controller.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1523840726669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_controller " "Found entity 1: i2c_controller" {  } { { "i2c_controller.v" "" { Text "C:/altera/ECE445/i2c_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523840726669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523840726669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "new_outS PIANO TONES..sv(335) " "Verilog HDL Implicit Net warning at PIANO TONES..sv(335): created implicit net for \"new_outS\"" {  } { { "PIANO TONES..sv" "" { Text "C:/altera/ECE445/PIANO TONES..sv" 335 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840726669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "press Virtual_Piano_toplevel.sv(46) " "Verilog HDL Implicit Net warning at Virtual_Piano_toplevel.sv(46): created implicit net for \"press\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840726669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_reset Virtual_Piano_toplevel.sv(69) " "Verilog HDL Implicit Net warning at Virtual_Piano_toplevel.sv(69): created implicit net for \"AUD_reset\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840726669 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Virtual_Piano_toplevel " "Elaborating entity \"Virtual_Piano_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523840726809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Virtual_Piano_toplevel.sv(65) " "Verilog HDL assignment warning at Virtual_Piano_toplevel.sv(65): truncated value with size 32 to match size of target (16)" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523840726841 "|Virtual_Piano_toplevel"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "press 0 Virtual_Piano_toplevel.sv(46) " "Net \"press\" at Virtual_Piano_toplevel.sv(46) has no driver or initial value, using a default initial value '0'" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1523840726841 "|Virtual_Piano_toplevel"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk27 0 Virtual_Piano_toplevel.sv(38) " "Net \"clk27\" at Virtual_Piano_toplevel.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1523840726841 "|Virtual_Piano_toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_MIXER KEY_MIXER:multikey " "Elaborating entity \"KEY_MIXER\" for hierarchy \"KEY_MIXER:multikey\"" {  } { { "Virtual_Piano_toplevel.sv" "multikey" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523840727061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 KEY_MIXER.sv(31) " "Verilog HDL assignment warning at KEY_MIXER.sv(31): truncated value with size 32 to match size of target (5)" {  } { { "KEY_MIXER.sv" "" { Text "C:/altera/ECE445/KEY_MIXER.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523840727123 "|Virtual_Piano_toplevel|KEY_MIXER:multikey"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 KEY_MIXER.sv(34) " "Verilog HDL assignment warning at KEY_MIXER.sv(34): truncated value with size 32 to match size of target (5)" {  } { { "KEY_MIXER.sv" "" { Text "C:/altera/ECE445/KEY_MIXER.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523840727123 "|Virtual_Piano_toplevel|KEY_MIXER:multikey"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 KEY_MIXER.sv(36) " "Verilog HDL assignment warning at KEY_MIXER.sv(36): truncated value with size 32 to match size of target (5)" {  } { { "KEY_MIXER.sv" "" { Text "C:/altera/ECE445/KEY_MIXER.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523840727123 "|Virtual_Piano_toplevel|KEY_MIXER:multikey"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WM8731_CODEC WM8731_CODEC:CODEC " "Elaborating entity \"WM8731_CODEC\" for hierarchy \"WM8731_CODEC:CODEC\"" {  } { { "Virtual_Piano_toplevel.sv" "CODEC" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523840727123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "karplus_note karplus_note:KEY1 " "Elaborating entity \"karplus_note\" for hierarchy \"karplus_note:KEY1\"" {  } { { "Virtual_Piano_toplevel.sv" "KEY1" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523840727170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 PIANO TONES..sv(56) " "Verilog HDL assignment warning at PIANO TONES..sv(56): truncated value with size 32 to match size of target (1)" {  } { { "PIANO TONES..sv" "" { Text "C:/altera/ECE445/PIANO TONES..sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1523840727232 "|Virtual_Piano_toplevel|karplus_note:KEY1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_infer karplus_note:KEY1\|ram_infer:KS " "Elaborating entity \"ram_infer\" for hierarchy \"karplus_note:KEY1\|ram_infer:KS\"" {  } { { "PIANO TONES..sv" "KS" { Text "C:/altera/ECE445/PIANO TONES..sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523840727232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_mult karplus_note:KEY1\|signed_mult:gainfactor " "Elaborating entity \"signed_mult\" for hierarchy \"karplus_note:KEY1\|signed_mult:gainfactor\"" {  } { { "PIANO TONES..sv" "gainfactor" { Text "C:/altera/ECE445/PIANO TONES..sv" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523840727263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_controller i2c_controller:i2c " "Elaborating entity \"i2c_controller\" for hierarchy \"i2c_controller:i2c\"" {  } { { "Virtual_Piano_toplevel.sv" "i2c" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523840727279 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 0 gainfactor2 1 18 " "Port \"ordered port 0\" on the entity instantiation of \"gainfactor2\" is connected to a signal of width 1. The formal width of the signal in the module is 18.  The extra bits will be left dangling without any fan-out logic." {  } { { "PIANO TONES..sv" "gainfactor2" { Text "C:/altera/ECE445/PIANO TONES..sv" 335 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1523840727482 "|Virtual_Piano_toplevel|karplus_note:KEY1|signed_mult:gainfactor2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1523840729068 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AUD_ADCLRCK VCC pin " "The pin \"AUD_ADCLRCK\" is fed by VCC" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 14 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1523840729178 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AUD_DACLRCK VCC pin " "The pin \"AUD_DACLRCK\" is fed by VCC" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 16 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1523840729178 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AUD_BCLK GND pin " "The pin \"AUD_BCLK\" is fed by GND" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 19 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1523840729178 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1523840729178 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840729210 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 16 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840729210 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1523840729210 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523840729210 "|Virtual_Piano_toplevel|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523840729210 "|Virtual_Piano_toplevel|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_MUTE VCC " "Pin \"AUD_MUTE\" is stuck at VCC" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1523840729210 "|Virtual_Piano_toplevel|AUD_MUTE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1523840729210 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "265 " "265 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1523840729366 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/ECE445/output_files/ECE445_Virtual_Piano.map.smsg " "Generated suppressed messages file C:/altera/ECE445/output_files/ECE445_Virtual_Piano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1523840729522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523840729993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840729993 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSR\[0\] " "No output dependent on input pin \"FSR\[0\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|FSR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSR\[1\] " "No output dependent on input pin \"FSR\[1\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|FSR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSR\[2\] " "No output dependent on input pin \"FSR\[2\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|FSR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSR\[3\] " "No output dependent on input pin \"FSR\[3\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|FSR[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSR\[4\] " "No output dependent on input pin \"FSR\[4\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|FSR[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSR\[5\] " "No output dependent on input pin \"FSR\[5\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|FSR[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSR\[6\] " "No output dependent on input pin \"FSR\[6\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|FSR[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSR\[7\] " "No output dependent on input pin \"FSR\[7\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|FSR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSR\[8\] " "No output dependent on input pin \"FSR\[8\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|FSR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FSR\[9\] " "No output dependent on input pin \"FSR\[9\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|FSR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[0\] " "No output dependent on input pin \"writedata\[0\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|writedata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[1\] " "No output dependent on input pin \"writedata\[1\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|writedata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[2\] " "No output dependent on input pin \"writedata\[2\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|writedata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[3\] " "No output dependent on input pin \"writedata\[3\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|writedata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[4\] " "No output dependent on input pin \"writedata\[4\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|writedata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[5\] " "No output dependent on input pin \"writedata\[5\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|writedata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[6\] " "No output dependent on input pin \"writedata\[6\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|writedata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[7\] " "No output dependent on input pin \"writedata\[7\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|writedata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write " "No output dependent on input pin \"write\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "chipselect " "No output dependent on input pin \"chipselect\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|chipselect"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[0\] " "No output dependent on input pin \"address\[0\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|address[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[1\] " "No output dependent on input pin \"address\[1\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|address[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[2\] " "No output dependent on input pin \"address\[2\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|address[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[3\] " "No output dependent on input pin \"address\[3\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|address[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[4\] " "No output dependent on input pin \"address\[4\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|address[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[5\] " "No output dependent on input pin \"address\[5\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|address[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[6\] " "No output dependent on input pin \"address\[6\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|address[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[7\] " "No output dependent on input pin \"address\[7\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|address[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[8\] " "No output dependent on input pin \"address\[8\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|address[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[9\] " "No output dependent on input pin \"address\[9\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|address[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "address\[10\] " "No output dependent on input pin \"address\[10\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|address[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "Virtual_Piano_toplevel.sv" "" { Text "C:/altera/ECE445/Virtual_Piano_toplevel.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523840730780 "|Virtual_Piano_toplevel|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1523840730780 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523840730780 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523840730780 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1523840730780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523840730780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "649 " "Peak virtual memory: 649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523840730811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 15 20:05:30 2018 " "Processing ended: Sun Apr 15 20:05:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523840730811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523840730811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523840730811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523840730811 ""}
