## ğŸ“˜ System-on-Chip (SoC)
-  Overview
-  Key components
-  Modern SoC characteristics and external interfaces

## ğŸš€ SoC Technology Trends
-  Scaling and lithography
-  Heterogeneous integration
-  Emerging memory and AI-driven architectures
-  3D-IC and chiplet-based design

## ğŸ§© SoC Design Structure
-  Core components (CPU, memory, analog/RF, interfaces)
-  Design abstraction levels
-  Integration of digital, analog, and memory blocks

## ğŸŸ¦ VSDBabySoC Overview
-  Purpose and architecture
-  RVMYTH CPU, PLL, and DAC integration
-  Sky130 open-source PDK usage

## ğŸ› ï¸ Modeling and Simulation Flow
-  RVMYTH, PLL, DAC behavioral models
-  TL-Verilog to Verilog conversion
-  SoC simulation with Iverilog and GTKWave

## ğŸ™ Acknowledgment
I am sincerely grateful to [**Kunal Ghosh**](https://github.com/kunalg123) and the entire **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** team for this incredible opportunity to participate in the RISC-V SoC Tapeout Program and contribute to this nationwide initiative.

