
---------- Begin Simulation Statistics ----------
final_tick                               11521809158152                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 111956                       # Simulator instruction rate (inst/s)
host_mem_usage                               16966392                       # Number of bytes of host memory used
host_op_rate                                   196900                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    89.32                       # Real time elapsed on the host
host_tick_rate                               97856643                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000017                       # Number of instructions simulated
sim_ops                                      17587331                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008741                       # Number of seconds simulated
sim_ticks                                  8740662652                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          16                       # Number of instructions committed
system.cpu.committedOps                            27                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          24                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               35                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         35                       # Number of busy cycles
system.cpu.num_cc_register_reads                   17                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                    6                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  42                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             4                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     59.26%     59.26% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     59.26% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     59.26% # Class of executed instruction
system.cpu.op_class::FloatAdd                       4     14.81%     74.07% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.07% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     74.07% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.07% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.07% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.07% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.07% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.07% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     74.07% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.07% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2      7.41%     81.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   1      3.70%     85.19% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     85.19% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   4     14.81%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         27                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       223834                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        452170                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1869623                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15628                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2231058                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1295569                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1869623                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       574054                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2238635                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            4051                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2371                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          12251974                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8025720                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15783                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2025294                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1760752                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1430781                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17587304                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     31200600                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.563685                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.919205                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     28126366     90.15%     90.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       386494      1.24%     91.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       191185      0.61%     92.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       485933      1.56%     93.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        32989      0.11%     93.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       175033      0.56%     94.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        25432      0.08%     94.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        16416      0.05%     94.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1760752      5.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     31200600                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            5408088                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1685                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          13906109                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2020073                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.mispred_commit_branch        14697                       # mein_hi_hun
system.switch_cpus.commit.op_class_0::No_OpClass           56      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11584728     65.87%     65.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult           22      0.00%     65.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      1317176      7.49%     73.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     73.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     73.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     73.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     73.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     73.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     73.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     73.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     73.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1150446      6.54%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc           40      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd          208      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           10      0.00%     79.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       819845      4.66%     84.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        78338      0.45%     85.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       157208      0.89%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       464001      2.64%     88.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       288291      1.64%     90.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1556072      8.85%     99.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       170863      0.97%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17587304                       # Class of committed instruction
system.switch_cpus.commit.refs                2479227                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17587304                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.144119                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.144119                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      28164523                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       19234190                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           650104                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1566124                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          15899                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        992453                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             2186895                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5613                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              465904                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1970                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2238635                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            850597                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              30479835                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          1771                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               11231887                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          295                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles          206                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         1083                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           31798                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.071201                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       891759                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1299620                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.357235                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     31389105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.625433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.006203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         27975306     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           241911      0.77%     89.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           584440      1.86%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           230030      0.73%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           179283      0.57%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           118326      0.38%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            77779      0.25%     93.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           100788      0.32%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1881242      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     31389105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           5485490                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4798770                       # number of floating regfile writes
system.switch_cpus.idleCycles                   52091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.Average_branch_resolution_cycles            0                       # sirf mispred wala
system.switch_cpus.iew.branchMispredicts        23570                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2115143                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.605116                       # Inst execution rate
system.switch_cpus.iew.exec_refs              2868145                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             465904                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.global_million_exceeded_g            0                       # multiple with  million wala
system.switch_cpus.iew.global_million_timer_g 1010793.544000                       # less than million wala
system.switch_cpus.iew.iewBlockCycles         6298299                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       2200702                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           14                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1311                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       471394                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19018171                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       2402241                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        39328                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      19025582                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          48743                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4237125                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          15899                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4341268                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        44109                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        22760                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          160                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.night5           37                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1178                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       180604                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        12240                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          154                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         9305                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        14265                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.td                           0                       # Number of td executed instructions
system.switch_cpus.iew.wb_consumers          16052201                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18755414                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.749513                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          12031331                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.596524                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18761055                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         20840033                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10533091                       # number of integer regfile writes
system.switch_cpus.ipc                       0.318054                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.318054                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass          968      0.01%      0.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12376271     64.92%     64.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           24      0.00%     64.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     64.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1449949      7.61%     72.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     72.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     72.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     72.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     72.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     72.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     72.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     72.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     72.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     72.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1272927      6.68%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc           80      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd          324      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           17      0.00%     79.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       847575      4.45%     83.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        80252      0.42%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       159783      0.84%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       600103      3.15%     88.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       294872      1.55%     89.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1809734      9.49%     99.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       172038      0.90%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19064917                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         6087922                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     12060999                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      5814487                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      6506107                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              329614                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017289                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          179476     54.45%     54.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     54.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     54.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     54.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     54.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     54.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     54.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     54.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     54.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     54.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     54.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     54.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     54.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          14971      4.54%     58.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     58.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        67987     20.63%     79.62% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        12985      3.94%     83.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     83.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         2710      0.82%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     84.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          24789      7.52%     91.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          7240      2.20%     94.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        18295      5.55%     99.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         1161      0.35%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13305641                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     57793623                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     12940927                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13942925                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19018133                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19064917                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           38                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1430720                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         6076                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           38                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1001515                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     31389105                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.607374                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.626201                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     25763797     82.08%     82.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1665909      5.31%     87.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1127002      3.59%     90.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       571274      1.82%     92.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       353822      1.13%     93.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       502492      1.60%     95.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       583961      1.86%     97.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       567116      1.81%     99.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       253732      0.81%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     31389105                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.606367                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              850758                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   198                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       142859                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       140914                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      2200702                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       471394                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         7152596                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 31441196                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        19718647                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21822110                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1437850                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1008012                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents        228130                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      46290217                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       19147688                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23770052                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2116012                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        6608199                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          15899                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8530533                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1947746                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      5725117                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     20783710                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5341738                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             48457933                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38225102                       # The number of ROB writes
system.switch_cpus.timesIdled                     362                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       279463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          490                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       559846                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            490                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             188684                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        48425                       # Transaction distribution
system.membus.trans_dist::CleanEvict           175405                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39654                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39654                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        188686                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       680508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       680508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 680508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17712832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     17712832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17712832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            228340                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  228340    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              228340                       # Request fanout histogram
system.membus.reqLayer2.occupancy           794635342                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               9.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1176630638                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8740662652                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            195535                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       147672                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           76                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          356034                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            84846                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           84846                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           482                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       195055                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       839187                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                840227                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24265344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24301056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          224319                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3099200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           504702                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000985                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031365                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 504205     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    497      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             504702                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          210859664                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         233434098                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            400320                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           30                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        52013                       # number of demand (read+write) hits
system.l2.demand_hits::total                    52043                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           30                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        52013                       # number of overall hits
system.l2.overall_hits::total                   52043                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          450                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       227886                       # number of demand (read+write) misses
system.l2.demand_misses::total                 228340                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          450                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       227886                       # number of overall misses
system.l2.overall_misses::total                228340                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     36152232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  15186712992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15222865224                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     36152232                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  15186712992                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15222865224                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          480                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       279899                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               280383                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          480                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       279899                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              280383                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.814172                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.814386                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.814172                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.814386                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80338.293333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 66641.711171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 66667.536235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80338.293333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 66641.711171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 66667.536235                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               48425                       # number of writebacks
system.l2.writebacks::total                     48425                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          450                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       227886                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            228336                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          450                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       227886                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           228336                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     33588744                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  13886970128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13920558872                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     33588744                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  13886970128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13920558872                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.814172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.814372                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.814172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.814372                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74641.653333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 60938.232836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60965.239261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74641.653333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 60938.232836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60965.239261                       # average overall mshr miss latency
system.l2.replacements                         224319                       # number of replacements
system.l2.csize                                     0                       # Cache sizes in total
system.l2.WritebackDirty_hits::.writebacks        99247                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            99247                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        99247                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        99247                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           76                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               76                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           76                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           76                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        45192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 45192                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        39654                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               39654                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2639943044                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2639943044                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        84846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             84846                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.467364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.467364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 66574.445050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 66574.445050                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        39654                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          39654                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2413920508                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2413920508                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.467364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.467364                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 60874.577798                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60874.577798                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           30                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 30                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          450                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     36152232                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36152232                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.937500                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.937759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80338.293333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79982.814159                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          450                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     33588744                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33588744                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.937500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.933610                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74641.653333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74641.653333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         6821                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6821                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       188232                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          188234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  12546769948                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  12546769948                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       195053                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        195055                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.965030                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.965030                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 66655.881827                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 66655.173603                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       188232                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       188232                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11473049620                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11473049620                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.965030                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.965020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 60951.642760                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60951.642760                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4043.710151                       # Cycle average of tags in use
system.l2.tags.total_refs                      559836                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    228415                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.450960                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              11513068495934                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.642442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.052883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.061465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     9.939455                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4032.013906                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.984378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987234                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3077                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          653                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4707127                       # Number of tag accesses
system.l2.tags.data_accesses                  4707127                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        28800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     14584640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14613696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        28800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3099200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3099200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       227885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              228339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        48425                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              48425                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             14644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3294945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1668596602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1671920835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14644                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3294945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3309589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      354572659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            354572659                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      354572659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            14644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3294945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1668596602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2026493494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     48412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    227415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004110049764                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2991                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2991                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              496707                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              45437                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      228336                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      48425                       # Number of write requests accepted
system.mem_ctrls.readBursts                    228336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    48425                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    471                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2852                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1628642320                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  854949480                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5466344650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7147.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23989.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   207365                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   40028                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                228336                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                48425                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  128199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   24729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        28859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    612.627187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   409.519122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   406.230785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4590     15.90%     15.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4034     13.98%     29.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2272      7.87%     37.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1669      5.78%     43.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1329      4.61%     48.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          933      3.23%     51.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          885      3.07%     54.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          779      2.70%     57.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12368     42.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        28859                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.850217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.698971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1326.112597                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         2987     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623            2      0.07%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::61440-63487            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2991                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.178536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.166991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.640511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2752     92.01%     92.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      0.70%     92.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              155      5.18%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               54      1.81%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.20%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2991                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14583360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   30144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3096960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14613504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3099200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1668.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       354.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1671.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    354.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8740596332                       # Total gap between requests
system.mem_ctrls.avgGap                      31581.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        28800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     14554560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3096960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3294944.690882230643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1665155215.282183170319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 354316385.759535849094                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          450                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       227886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        48425                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     16799342                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5449545308                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 178985104506                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37331.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     23913.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3696130.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         152028938.880000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         75024324.143999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        751705936.128001                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       125122101.216000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     723250858.176005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3584231015.904004                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     866808587.735994                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       6278171762.183980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        718.271830                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1897863580                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    291720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6551069072                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         152050010.112000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         75050325.503999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        756424946.592000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       121072282.464000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     723250858.176005                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3584867430.144001                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     866283000.071993                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       6278998853.063987                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        718.366456                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1900697324                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    291720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6548235328                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 11513068495500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8740652652                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           22                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       849944                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           849966                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           22                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       849944                       # number of overall hits
system.cpu.icache.overall_hits::total          849966                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          651                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            653                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          651                       # number of overall misses
system.cpu.icache.overall_misses::total           653                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     45474683                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     45474683                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     45474683                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     45474683                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           24                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       850595                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       850619                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           24                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       850595                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       850619                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000765                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000768                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000765                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000768                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 69853.583717                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69639.637060                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 69853.583717                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69639.637060                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          343                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    85.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           76                       # number of writebacks
system.cpu.icache.writebacks::total                76                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          171                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          171                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          171                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          171                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          480                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          480                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          480                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          480                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     36733530                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36733530                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     36733530                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36733530                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000564                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000564                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000564                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000564                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 76528.187500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76528.187500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 76528.187500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76528.187500                       # average overall mshr miss latency
system.cpu.icache.replacements                     76                       # number of replacements
system.cpu.icache.csize                             0                       # Cache sizes in total
system.cpu.icache.ReadReq_hits::.cpu.inst           22                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       849944                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          849966                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          651                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           653                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     45474683                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     45474683                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       850595                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       850619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000765                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000768                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 69853.583717                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69639.637060                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          171                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          171                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     36733530                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36733530                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000564                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 76528.187500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76528.187500                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.265579                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              850448                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               482                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1764.414938                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      11513068495934                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.001517                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.264062                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000003                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000516                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000519                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          406                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          406                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.792969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6805434                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6805434                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.csize                   0                       # Cache sizes in total
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      1560378                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1560380                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1560378                       # number of overall hits
system.cpu.dcache.overall_hits::total         1560380                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1061199                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1061201                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1061199                       # number of overall misses
system.cpu.dcache.overall_misses::total       1061201                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  52924286121                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52924286121                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  52924286121                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52924286121                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      2621577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2621581                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2621577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2621581                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.404794                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.404794                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.404794                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.404794                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49872.159813                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49872.065821                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 49872.159813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49872.065821                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3732121                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             46655                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    79.994020                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        99247                       # number of writebacks
system.cpu.dcache.writebacks::total             99247                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       781300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       781300                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       781300                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       781300                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       279899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       279899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       279899                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       279899                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  15741687709                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15741687709                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  15741687709                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15741687709                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.106767                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.106767                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.106767                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.106767                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 56240.600034                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56240.600034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56240.600034                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56240.600034                       # average overall mshr miss latency
system.cpu.dcache.replacements                 279387                       # number of replacements
system.cpu.dcache.csize                      15510625                       # Cache sizes in total
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1186072                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1186074                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       976351                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        976353                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  49890515786                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  49890515786                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2162423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2162427                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.451508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.451508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51098.954972                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51098.850299                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       781298                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       781298                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       195053                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       195053                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12755202672                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12755202672                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.090201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.090201                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 65393.522130                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65393.522130                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       374306                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         374306                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        84848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        84848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3033770335                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3033770335                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       459154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       459154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.184792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.184792                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 35755.354693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35755.354693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        84846                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        84846                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2986485037                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2986485037                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.184788                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.184788                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 35198.890189                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35198.890189                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 11521809158152                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.388031                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1840279                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            279899                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.574797                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      11513068498158                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000007                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.388024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          366                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          144                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21252547                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21252547                       # Number of data accesses

---------- End Simulation Statistics   ----------
