// Seed: 2523785963
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input wand id_2,
    output id_3,
    output logic id_4,
    input id_5
);
  type_11(
      id_2[1], 1
  );
  logic id_6;
endmodule
`define pp_6 0
