 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 04:56:19 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: row0_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  row0_reg[8]/CK (DFF_X1)                               0.0000     0.0000 r
  row0_reg[8]/Q (DFF_X1)                                0.6280     0.6280 f
  U753/ZN (XNOR2_X2)                                    0.2823     0.9103 f
  U750/ZN (XNOR2_X2)                                    0.3122     1.2226 f
  U748/ZN (XNOR2_X2)                                    0.2681     1.4907 f
  U605/ZN (NOR2_X2)                                     0.2264     1.7170 r
  U898/ZN (NAND2_X2)                                    0.0719     1.7890 f
  U897/ZN (NAND2_X2)                                    0.0879     1.8769 r
  U896/ZN (NAND2_X2)                                    0.0683     1.9452 f
  U1232/ZN (NAND2_X2)                                   0.0719     2.0171 r
  U500/ZN (NAND2_X1)                                    0.0716     2.0887 f
  dut_sram_write_data_reg[7]/D (DFF_X2)                 0.0000     2.0887 f
  data arrival time                                                2.0887

  clock clk (rise edge)                                 2.4400     2.4400
  clock network delay (ideal)                           0.0000     2.4400
  clock uncertainty                                    -0.0500     2.3900
  dut_sram_write_data_reg[7]/CK (DFF_X2)                0.0000     2.3900 r
  library setup time                                   -0.3011     2.0889
  data required time                                               2.0889
  --------------------------------------------------------------------------
  data required time                                               2.0889
  data arrival time                                               -2.0887
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0002


1
