Fitter report for C5G
Fri Jan  1 21:11:51 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. Transmitter Channel
 21. Transmitter PLL
 22. Transceiver Reconfiguration Report
 23. Optimized GXB Elements
 24. PLL Usage Summary
 25. Fitter Resource Utilization by Entity
 26. Delay Chain Summary
 27. Pad To Core Delay Chain Fanout
 28. Control Signals
 29. Global & Other Fast Signals
 30. Non-Global High Fan-Out Signals
 31. Fitter RAM Summary
 32. Fitter DSP Block Usage Summary
 33. DSP Block Details
 34. Routing Usage Summary
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Fri Jan  1 21:11:51 2016       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; C5G                                         ;
; Top-level Entity Name           ; C5G                                         ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CGXFC5C6F27C7                              ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 4,908 / 29,080 ( 17 % )                     ;
; Total registers                 ; 7824                                        ;
; Total pins                      ; 96 / 364 ( 26 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 400,883 / 4,567,040 ( 9 % )                 ;
; Total RAM Blocks                ; 85 / 446 ( 19 % )                           ;
; Total DSP Blocks                ; 3 / 150 ( 2 % )                             ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                               ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                               ;
; Total HSSI TX PCSs              ; 1 / 6 ( 17 % )                              ;
; Total HSSI PMA TX Serializers   ; 1 / 6 ( 17 % )                              ;
; Total PLLs                      ; 2 / 12 ( 17 % )                             ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CGXFC5C6F27C7                        ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------+
; I/O Assignment Warnings                                ;
+-----------------+--------------------------------------+
; Pin Name        ; Reason                               ;
+-----------------+--------------------------------------+
; LEDR[0]         ; Missing drive strength and slew rate ;
; LEDR[1]         ; Missing drive strength and slew rate ;
; LEDR[2]         ; Missing drive strength and slew rate ;
; LEDR[3]         ; Missing drive strength and slew rate ;
; LEDR[4]         ; Missing drive strength and slew rate ;
; LEDR[5]         ; Missing drive strength and slew rate ;
; LEDR[6]         ; Missing drive strength and slew rate ;
; LEDR[7]         ; Missing drive strength and slew rate ;
; LEDR[8]         ; Missing drive strength and slew rate ;
; LEDR[9]         ; Missing drive strength and slew rate ;
; DDR2LP_DM[0]    ; Missing drive strength and slew rate ;
; DDR2LP_DM[1]    ; Missing drive strength and slew rate ;
; DDR2LP_DM[2]    ; Missing drive strength and slew rate ;
; DDR2LP_DM[3]    ; Missing drive strength and slew rate ;
; DDR2LP_CS_n[0]  ; Missing drive strength and slew rate ;
; DDR2LP_CA[0]    ; Missing drive strength and slew rate ;
; DDR2LP_CA[1]    ; Missing drive strength and slew rate ;
; DDR2LP_CA[2]    ; Missing drive strength and slew rate ;
; DDR2LP_CA[3]    ; Missing drive strength and slew rate ;
; DDR2LP_CA[4]    ; Missing drive strength and slew rate ;
; DDR2LP_CA[5]    ; Missing drive strength and slew rate ;
; DDR2LP_CA[6]    ; Missing drive strength and slew rate ;
; DDR2LP_CA[7]    ; Missing drive strength and slew rate ;
; DDR2LP_CA[8]    ; Missing drive strength and slew rate ;
; DDR2LP_CA[9]    ; Missing drive strength and slew rate ;
; DDR2LP_CK_n     ; Missing drive strength and slew rate ;
; DDR2LP_CK_p     ; Missing drive strength and slew rate ;
; DDR2LP_CKE[0]   ; Missing drive strength and slew rate ;
; LEDG[0]         ; Missing drive strength and slew rate ;
; LEDG[1]         ; Missing drive strength and slew rate ;
; LEDG[2]         ; Missing drive strength and slew rate ;
; LEDG[3]         ; Missing drive strength and slew rate ;
; LEDG[4]         ; Missing drive strength and slew rate ;
; LEDG[5]         ; Missing drive strength and slew rate ;
; LEDG[6]         ; Missing drive strength and slew rate ;
; LEDG[7]         ; Missing drive strength and slew rate ;
; UART_TX         ; Missing drive strength and slew rate ;
; DDR2LP_CKE[1]   ; Missing drive strength and slew rate ;
; DDR2LP_CS_n[1]  ; Missing drive strength and slew rate ;
; DDR2LP_DQ[0]    ; Missing drive strength and slew rate ;
; DDR2LP_DQ[1]    ; Missing drive strength and slew rate ;
; DDR2LP_DQ[2]    ; Missing drive strength and slew rate ;
; DDR2LP_DQ[3]    ; Missing drive strength and slew rate ;
; DDR2LP_DQ[4]    ; Missing drive strength and slew rate ;
; DDR2LP_DQ[5]    ; Missing drive strength and slew rate ;
; DDR2LP_DQ[6]    ; Missing drive strength and slew rate ;
; DDR2LP_DQ[7]    ; Missing drive strength and slew rate ;
; DDR2LP_DQ[8]    ; Missing drive strength and slew rate ;
; DDR2LP_DQ[9]    ; Missing drive strength and slew rate ;
; DDR2LP_DQ[10]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[11]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[12]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[13]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[14]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[15]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[16]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[17]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[18]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[19]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[20]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[21]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[22]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[23]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[24]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[25]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[26]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[27]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[28]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[29]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[30]   ; Missing drive strength and slew rate ;
; DDR2LP_DQ[31]   ; Missing drive strength and slew rate ;
; DDR2LP_DQS_n[0] ; Missing drive strength and slew rate ;
; DDR2LP_DQS_n[1] ; Missing drive strength and slew rate ;
; DDR2LP_DQS_n[2] ; Missing drive strength and slew rate ;
; DDR2LP_DQS_n[3] ; Missing drive strength and slew rate ;
; DDR2LP_DQS_p[0] ; Missing drive strength and slew rate ;
; DDR2LP_DQS_p[1] ; Missing drive strength and slew rate ;
; DDR2LP_DQS_p[2] ; Missing drive strength and slew rate ;
; DDR2LP_DQS_p[3] ; Missing drive strength and slew rate ;
+-----------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                      ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                       ; Destination Port         ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; CLOCK_50_B5B~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; REFCLK_p0~input~FITTER_INSERTED                                                                                                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; REFCLK_p0~input~FITTER_INSERTEDCLKENA0                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_half_clk~CLKENA0                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                      ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0                                            ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; DDR2LP_CA[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CA[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CKE[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CKE[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CK_p~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CS_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_CS_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_CK_n~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                  ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_n[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_p[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_p[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQS_p[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; DDR2LP_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DDR2LP_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                 ; SERIESTERMINATIONCONTROL ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clk_out[0]                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps         ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps         ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps         ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps         ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps         ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps         ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps         ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps         ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clk_dqs_2x         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps         ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                   ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clk_dqs_2x        ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_dqs_clocks[0]    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|leveled_hr_clocks[0]     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                             ; CLKOUT                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clk_dqs_2x           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; OUTCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clk_dqs_2x                                                                                                                                                   ; OUTCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_phy_clk                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                           ; DIVCLK                   ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_mem_phy_clk                                                                                                                                                                                                                                                          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; DIVCLK                   ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                                           ; DIVCLK                   ;                       ;
; system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.avmm_readdata[0]                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; AVMMREADDATA             ;                ; system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].avmm_readdata[0]                                                                                                            ; AVMMREADDATA             ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[16]~SCLR_LUT                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[17]~SCLR_LUT                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[18]~SCLR_LUT                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[19]~SCLR_LUT                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[20]~SCLR_LUT                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[21]~SCLR_LUT                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[22]~SCLR_LUT                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[23]~SCLR_LUT                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[24]~SCLR_LUT                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[25]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[25]~SCLR_LUT                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[26]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[26]~SCLR_LUT                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[27]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[27]~SCLR_LUT                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[28]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[28]~SCLR_LUT                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[29]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[29]~SCLR_LUT                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[30]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[30]~SCLR_LUT                                                                                                                                                                                                                                                                                                           ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; AX                       ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[31]~_Duplicate_1                                                                                                                                                                                                                                                                                                    ; Q                        ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                            ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                          ; RESULTA                  ;                       ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[0]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[0]                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[1]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[1]                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[2]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[2]                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[3]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[3]                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[4]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[4]                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[5]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[5]                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[6]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[6]                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[7]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[7]                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[8]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[8]                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[9]                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[9]                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[10]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[10]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[11]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[11]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[12]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[12]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[13]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[13]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[14]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[14]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[15]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[15]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[16]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[16]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[17]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[17]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[18]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[18]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[19]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[19]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[20]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[20]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[21]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[21]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[22]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[22]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[23]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[23]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[24]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[24]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[25]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[25]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[26]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[26]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[27]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[27]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[28]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[28]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[29]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[29]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[30]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[30]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[31]                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[31]                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a0                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a1                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a2                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a3                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a4                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a5                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a6                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a7                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a8                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a9                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a10                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a11                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a12                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a13                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a14                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a15                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a16                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a17                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a18                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a19                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a20                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a21                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a22                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a23                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a24                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a25                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a26                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a27                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a28                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a29                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a30                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ram_block1a31                                                                                                                                                                               ; PORTBDATAOUT             ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[7]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[7]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[5]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[5]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE                                 ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                              ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE                  ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE     ;                          ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE     ;                          ;                       ;
; system:u0|system_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|d_read~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:u0|system_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|i_read~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_exc_any                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_exc_any~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_inst_result[1]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_inst_result[7]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_inst_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_inst_result[17]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_inst_result[17]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[6]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[11]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[11]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[13]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[13]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[15]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[17]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[17]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[20]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[20]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[21]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[21]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[24]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[24]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[28]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_baddr[28]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_byte_en[0]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_byte_en[0]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[4]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[4]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[5]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[5]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[8]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[8]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[9]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[9]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[13]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[13]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[26]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[26]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[27]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[27]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[30]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_st_data[30]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_iw[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_iw[2]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_iw[2]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_iw[15]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_iw[20]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_iw[20]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_iw[25]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_iw_valid                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_iw_valid~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[0]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[3]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[9]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[12]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[13]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[14]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[15]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[17]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[18]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[18]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[22]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_compare_op[0]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_compare_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_compare_op[1]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_compare_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_extra_pc[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_extra_pc[0]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_iw[1]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_iw[1]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_iw[16]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_iw[16]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_logic_op[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_logic_op[0]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_logic_op[1]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_logic_op[1]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_regnum_b_cmp_D                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_regnum_b_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src1[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src1[20]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src1[27]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[2]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[6]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[6]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[8]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[6]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[8]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[12]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[13]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[17]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[22]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[23]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[25]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_pc[25]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[9]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[9]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[10]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[18]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[18]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[21]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[21]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[22]                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_alu_result[22]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_dst_regnum[2]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_dst_regnum[2]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_pipe_flush~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_regnum_a_cmp_D                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_regnum_a_cmp_D~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_rot_mask[5]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_rot_mask[5]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_rot_mask[7]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_rot_mask[7]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_rot_pass1                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_rot_pass1~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_rot_sel_fill1                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_rot_sel_fill1~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|W_debug_mode                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|W_debug_mode~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|W_ienable_reg_irq2                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|W_ienable_reg_irq2~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|W_ienable_reg_irq16                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|W_ienable_reg_irq16~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|W_ipending_reg_irq16                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|W_ipending_reg_irq16~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|W_ipending_reg_irq17                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|W_ipending_reg_irq17~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|W_status_reg_pie                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|W_status_reg_pie~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|W_wr_data[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|W_wr_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_ap_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[0]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[1]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[1]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[2]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[5]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[5]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[7]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[9]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[12]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[13]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[13]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[16]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_tag[16]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_ienable[17]~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|waitrequest                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|waitrequest~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|writedata[0]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|writedata[0]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|writedata[1]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|writedata[1]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                                                    ;                          ;                       ;
; system:u0|system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_jtag_uart:jtag_uart|t_dav~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[9]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[11]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[12]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[14]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]~DUPLICATE                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]~DUPLICATE                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1~DUPLICATE                                                                               ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]~DUPLICATE                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[4]                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[4]~DUPLICATE                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~DUPLICATE                                                                      ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                                      ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                                     ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]~DUPLICATE                                                                                     ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~DUPLICATE                                                                                     ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]~DUPLICATE                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]~DUPLICATE                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~DUPLICATE                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~DUPLICATE                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]~DUPLICATE                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]~DUPLICATE                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                                       ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                                                       ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                                                       ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]~DUPLICATE                                                      ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]~DUPLICATE                                                      ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                                      ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE                                                      ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS~DUPLICATE                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[10]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_address[10]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_read                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_read~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_write                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_write~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[0]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[2]                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[2]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[15]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[15]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[21]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[21]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[25]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_writedata[25]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[0]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[0]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[3]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[3]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[13]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[13]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_sub                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_sub~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[1]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[1]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[3]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[6]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[6]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[8]                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[8]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[11]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[11]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[12]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[12]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[14]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[14]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[15]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[16]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[18]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[24]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[25]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[26]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[26]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[28]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[30]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[30]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[31]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_shift_rot_result[31]~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[5]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[5]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_valid                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_valid~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[6]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[6]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[11]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[11]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[12]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[13]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[13]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[15]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[15]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[16]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[16]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[17]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[17]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[18]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[19]~DUPLICATE                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|d_write                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|d_write~DUPLICATE                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[2]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data[2]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_read~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[0]                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[0]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[17]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[17]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[23]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[23]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[30]                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|d_writedata[30]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|i_read~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst_chain[9]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[0]                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_cmd_rfile_latency[0]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_par_read                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_par_read~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[0]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[1]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[2]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[2]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[4]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[4]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[5]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|parallel_rfile_addr[5]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][2]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][2]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][3]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][3]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][4]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][4]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][6]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][6]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][8]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][8]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][10]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][10]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][1]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][2]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][2]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][3]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][3]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][5]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][5]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][6]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][6]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][9]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][9]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][11]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][11]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][12]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][12]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][13]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][13]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][0]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][8]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][8]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][10]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][10]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][12]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][12]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][13]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][13]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][6]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][6]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][7]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][7]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][10]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][10]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_load_done_r                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_load_done_r~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_IDLE~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[24]                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|scc_dqs_cfg[24]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_prdc_ack                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_prdc_ack~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_ACTIVATE                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_ACTIVATE~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_CLR_SAMPLE                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_CLR_SAMPLE~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_DECR_VFIFO                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_DECR_VFIFO~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_INCR_VFIFO                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_INCR_VFIFO~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_RD_DELAY                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_RD_DELAY~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_RD_PHASE                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_RD_PHASE~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[7]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[7]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[11]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[11]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[15]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[15]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[27]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[27]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[29]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[29]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[30]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[30]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[31]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[31]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[1]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[1]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[3]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[3]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[4]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[4]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[5]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[5]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[16]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[16]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[22]                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[22]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[13]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[13]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[21]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[21]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[0]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[0]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[1]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[1]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[2]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[2]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[3]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[3]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[6]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[6]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[7]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[7]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[8]                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[8]~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[10]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[10]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[11]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[11]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[12]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[12]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[13]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[13]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[15]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[15]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[16]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[16]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[22]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[22]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[27]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[27]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[31]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[31]~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[0]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[16]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[16]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[19]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[19]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[21]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[21]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_while_scan                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_while_scan~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][2]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][2]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][4]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][4]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][6]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][6]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][9]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][9]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][15]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][15]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][17]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][17]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][25]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[0][25]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][4]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][4]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][6]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][6]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][7]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][7]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][14]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][14]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][15]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][15]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][16]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][16]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][17]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][17]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][18]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][18]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][20]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][20]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][24]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][24]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][26]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[1][26]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][1]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][2]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][2]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][5]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][5]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][19]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][19]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][21]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][21]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][22]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][22]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][25]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[2][25]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][4]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][4]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][9]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][9]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][16]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][16]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][17]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][17]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][24]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[3][24]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][17]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][17]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][22]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][22]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][25]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[4][25]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][20]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][20]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][21]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][21]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][22]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][22]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][23]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[5][23]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][8]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][8]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][9]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][9]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][11]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][11]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][13]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][13]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][18]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][18]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][22]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[6][22]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][31]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[7][31]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[8][19]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[8][19]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[9][15]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[9][15]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][7]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file[11][7]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[0]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[3]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[3]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[2]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[2]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[8]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[8]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[9]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[9]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[11]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[11]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[15]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[15]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[16]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[16]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[19]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_address[19]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_read                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_read~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[28]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[28]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|vfifo_wait[0]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[0]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                 ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|end_begintransfer                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|end_begintransfer~DUPLICATE                                                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator|read_accepted~DUPLICATE                                                                                                                ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|read_accepted                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|read_accepted~DUPLICATE                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator|read_latency_shift_reg[0]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                           ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|read_latency_shift_reg[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|read_latency_shift_reg[0]                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                              ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_channel[0]                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|last_channel[0]~DUPLICATE                                                                                                                       ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                        ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                            ;                          ;                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                    ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|full                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|full~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|rd_ptr[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|rd_ptr[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|rd_ptr[3]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|rd_ptr[3]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|rd_ptr[4]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|rd_ptr[4]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem[0][112]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[48]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[48]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[15]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[15]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[28]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|av_readdata_pre[28]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator|av_readdata_pre[17]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator|av_readdata_pre[17]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator|av_readdata_pre[29]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator|av_readdata_pre[29]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator|av_readdata_pre[31]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator|av_readdata_pre[31]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[3]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[3]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[3]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[3]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|saved_grant[0]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|packet_in_progress                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|packet_in_progress~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|control_reg[17]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|control_reg[17]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|control_reg[23]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|control_reg[23]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|control_reg[24]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|control_reg[24]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|descriptor_pointer_lower_reg[2]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|descriptor_pointer_lower_reg[2]~DUPLICATE                                                                                                                         ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|chain_run                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|chain_run~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|controlbitsfifo_wrreq                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|controlbitsfifo_wrreq~DUPLICATE                                                                                                                                             ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|desc_reg[145]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|desc_reg[145]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|desc_reg[155]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|desc_reg[155]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|desc_reg[156]                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|desc_reg[156]~DUPLICATE                                                                                                                                                     ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_address[5]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_address[5]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_address[7]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_address[7]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_address[15]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_address[15]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_address[17]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_address[17]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_address[19]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_address[19]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_address[23]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_address[23]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_address[26]                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_address[26]~DUPLICATE                                                                                                                                       ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|posted_desc_counter[3]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|posted_desc_counter[3]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|received_desc_counter[1]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|received_desc_counter[1]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_grabber:the_system_sgdma_0_command_grabber|command_fifo_rdreq_reg                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_grabber:the_system_sgdma_0_command_grabber|command_fifo_rdreq_reg~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|state_full~DUPLICATE                                                                                                                                             ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[4]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[10]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[17]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]|dffs[17]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[2]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[2]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[4]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[4]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[5]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[5]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[7]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[7]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[9]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[9]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[13]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[13]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[17]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[17]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[18]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[18]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[25]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[25]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_state[1]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_state[1]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_state[3]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_state[3]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|read_command_data_reg[42]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|read_command_data_reg[42]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|received_data_counter[0]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|received_data_counter[0]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|received_data_counter[1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|received_data_counter[1]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|received_data_counter[7]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|received_data_counter[7]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|received_data_counter[11]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|received_data_counter[11]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|received_data_counter[13]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|received_data_counter[13]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|received_data_counter[15]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|received_data_counter[15]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|transactions_left_to_post[1]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|transactions_left_to_post[1]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|transactions_left_to_post[3]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|transactions_left_to_post[3]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|transactions_left_to_post[4]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|transactions_left_to_post[4]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|transactions_left_to_post[7]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|transactions_left_to_post[7]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|transactions_left_to_post[8]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|transactions_left_to_post[8]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[7]                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[7]~DUPLICATE                                      ;                          ;                       ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo|full_dff                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo|full_dff~DUPLICATE                                                                       ;                          ;                       ;
; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[2]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[4]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[5]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[10]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[10]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[11]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[13]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[17]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[17]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[18]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[18]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[23]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[23]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[24]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[24]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[31]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sys_clk_timer:sys_clk_timer|internal_counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_sys_clk_timer:sys_clk_timer|period_h_register[1]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sys_clk_timer:sys_clk_timer|period_h_register[1]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_sys_clk_timer:sys_clk_timer|period_l_register[3]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_sys_clk_timer:sys_clk_timer|period_l_register[3]~DUPLICATE                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_uart:uart|system_uart_regs:the_system_uart_regs|control_reg[9]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_uart:uart|system_uart_regs:the_system_uart_regs|control_reg[9]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:u0|system_uart:uart|system_uart_regs:the_system_uart_regs|tx_data[0]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_uart:uart|system_uart_regs:the_system_uart_regs|tx_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_uart:uart|system_uart_regs:the_system_uart_regs|tx_data[6]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_uart:uart|system_uart_regs:the_system_uart_regs|tx_data[6]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_uart:uart|system_uart_regs:the_system_uart_regs|tx_data[7]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_uart:uart|system_uart_regs:the_system_uart_regs|tx_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|baud_rate_counter[0]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|baud_rate_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|baud_rate_counter[3]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|baud_rate_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|baud_rate_counter[5]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|baud_rate_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|baud_rate_counter[8]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|baud_rate_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|do_start_rx                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|do_start_rx~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; system:u0|system_uart:uart|system_uart_tx:the_system_uart_tx|tx_overrun                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_uart:uart|system_uart_tx:the_system_uart_tx|tx_overrun~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:u0|system_uart:uart|system_uart_tx:the_system_uart_tx|tx_shift_empty                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|system_uart:uart|system_uart_tx:the_system_uart_tx|tx_shift_empty~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_READ_PHY_ADDRESS                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_READ_PHY_ADDRESS~DUPLICATE                                                                                  ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_REQ_MUTEX                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq|state.ST_REQ_MUTEX~DUPLICATE                                                                                         ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[1]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[1]~DUPLICATE                                                                                                                            ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[7]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[7]~DUPLICATE                                                                                                                            ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[1]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[1]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[3]                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[3]~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[1]                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr_load_cntr[1]~DUPLICATE                                                                                                                                ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[0]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_read_length_cntr[0]~DUPLICATE                                                                                                                              ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_write                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_write~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[1]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[2]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_lch[4]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_lch[4]~DUPLICATE                                                                                                                                            ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[4]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[4]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[5]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[5]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[7]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[7]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[8]                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[8]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[11]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[11]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[15]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[15]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[19]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[19]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[27]                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[27]~DUPLICATE                                                                                                                                        ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|upper_16_sel                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|upper_16_sel~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[7]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[7]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[11]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[11]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[0]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[0]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[6]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[6]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[8]                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_channel[8]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[1]                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0[1]~DUPLICATE                                                                                                                 ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90[2]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90[2]~DUPLICATE                                                                                                                ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[2]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180[2]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[1]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[1]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[2]                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270[2]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[2]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[2]~DUPLICATE                                                                                                             ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[3]                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[3]~DUPLICATE                                                                                                             ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[0]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[0]~DUPLICATE                                                                                                           ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CHECK_PLL_RD                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.CHECK_PLL_RD~DUPLICATE                                                                                                         ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.PDOF_TEST_WR                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.PDOF_TEST_WR~DUPLICATE                                                                                                         ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[2]                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_address[2]~DUPLICATE                                                                                                                                  ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[3]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[3]~DUPLICATE                                                                                                                               ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[4]                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[4]~DUPLICATE                                                                                                                               ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.ADDRESS_OFFSET_STATE                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.ADDRESS_OFFSET_STATE~DUPLICATE                                                                                                                         ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.CHECK_PMUTEX_STATE                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.CHECK_PMUTEX_STATE~DUPLICATE                                                                                                                           ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.CHECK_REQ_DATA_STATE                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.CHECK_REQ_DATA_STATE~DUPLICATE                                                                                                                         ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.LOGICAL_ADDRESS_STATE                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.LOGICAL_ADDRESS_STATE~DUPLICATE                                                                                                                        ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_PHY_ADDR_STATE                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.READ_PHY_ADDR_STATE~DUPLICATE                                                                                                                          ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WRITE_DATA_STATE                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WRITE_DATA_STATE~DUPLICATE                                                                                                                             ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WRITE_DONE_STATE                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|state.WRITE_DONE_STATE~DUPLICATE                                                                                                                             ;                          ;                       ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|write_read_control                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|write_read_control~DUPLICATE                                                                                                                                 ;                          ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                            ;
+--------------------------------------------------+----------------------------------------------------+--------------+------------------------------------------------------------+---------------+----------------------------+
; Name                                             ; Ignored Entity                                     ; Ignored From ; Ignored To                                                 ; Ignored Value ; Ignored Source             ;
+--------------------------------------------------+----------------------------------------------------+--------------+------------------------------------------------------------+---------------+----------------------------+
; Location                                         ;                                                    ;              ; CLKIN0                                                     ; PIN_N9        ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; CLKIN_P[1]                                                 ; PIN_G15       ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; CLKIN_P[2]                                                 ; PIN_L8        ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; CLKOUT0                                                    ; PIN_A7        ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; CLKOUT_P[1]                                                ; PIN_A19       ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; CLKOUT_P[2]                                                ; PIN_A17       ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; I2C_SCL                                                    ; PIN_B7        ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; I2C_SDA                                                    ; PIN_G11       ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; REFCLK_p1                                                  ; PIN_N7        ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; RX_P[0]                                                    ; PIN_AD2       ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; RX_P[1]                                                    ; PIN_AB2       ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; RX_P[2]                                                    ; PIN_Y2        ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; RX_P[3]                                                    ; PIN_V2        ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; SMA_GXB_RX_p                                               ; PIN_M2        ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; TX_P[0]                                                    ; PIN_AE4       ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; TX_P[1]                                                    ; PIN_AC4       ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; TX_P[2]                                                    ; PIN_AA4       ; QSF Assignment             ;
; Location                                         ;                                                    ;              ; TX_P[3]                                                    ; PIN_W4        ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; CLKIN0                                                     ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; CLKIN_P[1]                                                 ; LVDS          ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; CLKIN_P[2]                                                 ; LVDS          ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; CLKOUT0                                                    ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; CLKOUT_P[1]                                                ; LVDS          ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; CLKOUT_P[2]                                                ; LVDS          ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; I2C_SCL                                                    ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; I2C_SDA                                                    ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; REFCLK_p1                                                  ; 1.5-V PCML    ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; RX_P[0]                                                    ; 1.5-V PCML    ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; RX_P[1]                                                    ; 1.5-V PCML    ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; RX_P[2]                                                    ; 1.5-V PCML    ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; RX_P[3]                                                    ; 1.5-V PCML    ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; SMA_GXB_RX_p                                               ; 1.5-V PCML    ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; TX_P[0]                                                    ; 1.5-V PCML    ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; TX_P[1]                                                    ; 1.5-V PCML    ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; TX_P[2]                                                    ; 1.5-V PCML    ; QSF Assignment             ;
; I/O Standard                                     ; C5G                                                ;              ; TX_P[3]                                                    ; 1.5-V PCML    ; QSF Assignment             ;
; Fast Output Enable Register                      ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[0].oe_reg                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                      ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[1].oe_reg                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                      ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[2].oe_reg                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                      ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[3].oe_reg                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                      ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[4].oe_reg                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                      ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[5].oe_reg                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                      ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[6].oe_reg                                  ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                      ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ;              ; output_path_gen[7].oe_reg                                  ; on            ; Compiler or HDL Assignment ;
; Merge TX PLL driven by registers with same clear ; altera_xcvr_reset_control                          ;              ; alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|r_reset ; ON            ; Compiler or HDL Assignment ;
+--------------------------------------------------+----------------------------------------------------+--------------+------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 15601 ) ; 0.00 % ( 0 / 15601 )       ; 0.00 % ( 0 / 15601 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 15601 ) ; 0.00 % ( 0 / 15601 )       ; 0.00 % ( 0 / 15601 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 14309 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 166 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 249 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 877 )    ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/tomas/trx/nios/C5G.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4,908 / 29,080        ; 17 %  ;
; ALMs needed [=A-B+C]                                        ; 4,908                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5,882 / 29,080        ; 20 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,801                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,342                 ;       ;
;         [c] ALMs used for registers                         ; 1,699                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,094 / 29,080        ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 120 / 29,080          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 72                    ;       ;
;         [c] Due to LAB input limits                         ; 48                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 778 / 2,908           ; 27 %  ;
;     -- Logic LABs                                           ; 774                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 7,037                 ;       ;
;     -- 7 input functions                                    ; 72                    ;       ;
;     -- 6 input functions                                    ; 1,385                 ;       ;
;     -- 5 input functions                                    ; 1,396                 ;       ;
;     -- 4 input functions                                    ; 1,569                 ;       ;
;     -- <=3 input functions                                  ; 2,615                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 2,023                 ;       ;
; Memory ALUT usage                                           ; 70                    ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 70                    ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 7,624                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 6,998 / 58,160        ; 12 %  ;
;         -- Secondary logic registers                        ; 626 / 58,160          ; 1 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 7,089                 ;       ;
;         -- Routing optimization registers                   ; 535                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 96 / 364              ; 26 %  ;
;     -- Clock pins                                           ; 8 / 14                ; 57 %  ;
;     -- Dedicated input pins                                 ; 3 / 23                ; 13 %  ;
; I/O registers                                               ; 200                   ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 8                     ;       ;
; M10K blocks                                                 ; 85 / 446              ; 19 %  ;
; Total MLAB memory bits                                      ; 1,728                 ;       ;
; Total block memory bits                                     ; 400,883 / 4,567,040   ; 9 %   ;
; Total block memory implementation bits                      ; 870,400 / 4,567,040   ; 19 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 3 / 150               ; 2 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global clocks                                               ; 6 / 16                ; 38 %  ;
; Quadrant clocks                                             ; 0 / 88                ; 0 %   ;
; Horizontal periphery clocks                                 ; 1 / 12                ; 8 %   ;
; SERDES Transmitters                                         ; 0 / 88                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 88                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Hard IPs                                                    ; 0 / 2                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 6                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 6                 ; 0 %   ;
; Standard TX PCSs                                            ; 1 / 6                 ; 17 %  ;
; HSSI PMA TX Serializers                                     ; 1 / 6                 ; 17 %  ;
; Channel PLLs                                                ; 1 / 6                 ; 17 %  ;
; Impedance control blocks                                    ; 1 / 3                 ; 33 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 8.1% / 8.1% / 7.9%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 31.6% / 31.9% / 31.0% ;       ;
; Maximum fan-out                                             ; 2230                  ;       ;
; Highest non-global fan-out                                  ; 1691                  ;       ;
; Total fan-out                                               ; 65838                 ;       ;
; Average fan-out                                             ; 3.73                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                         ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5194 / 29080 ( 18 % ) ; 66 / 29080 ( < 1 % ) ; 97 / 29080 ( < 1 % )  ; 12 / 29080 ( < 1 % )           ;
; ALMs needed [=A-B+C]                                        ; 5194                  ; 66                   ; 97                    ; 12                             ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5682 / 29080 ( 20 % ) ; 77 / 29080 ( < 1 % ) ; 105 / 29080 ( < 1 % ) ; 19 / 29080 ( < 1 % )           ;
;         [a] ALMs used for LUT logic and registers           ; 1752                  ; 14                   ; 33                    ; 2                              ;
;         [b] ALMs used for LUT logic                         ; 2244                  ; 41                   ; 56                    ; 2                              ;
;         [c] ALMs used for registers                         ; 1646                  ; 22                   ; 16                    ; 15                             ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 40                    ; 0                    ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 608 / 29080 ( 2 % )   ; 11 / 29080 ( < 1 % ) ; 8 / 29080 ( < 1 % )   ; 7 / 29080 ( < 1 % )            ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 120 / 29080 ( < 1 % ) ; 0 / 29080 ( 0 % )    ; 0 / 29080 ( 0 % )     ; 0 / 29080 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 72                    ; 0                    ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 48                    ; 0                    ; 0                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                   ; Low                            ;
;                                                             ;                       ;                      ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 749 / 2908 ( 26 % )   ; 16 / 2908 ( < 1 % )  ; 16 / 2908 ( < 1 % )   ; 14 / 2908 ( < 1 % )            ;
;     -- Logic LABs                                           ; 745                   ; 16                   ; 16                    ; 14                             ;
;     -- Memory LABs (up to half of total LABs)               ; 4                     ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 6857                  ; 94                   ; 151                   ; 5                              ;
;     -- 7 input functions                                    ; 66                    ; 3                    ; 3                     ; 0                              ;
;     -- 6 input functions                                    ; 1346                  ; 13                   ; 26                    ; 0                              ;
;     -- 5 input functions                                    ; 1347                  ; 15                   ; 32                    ; 2                              ;
;     -- 4 input functions                                    ; 1529                  ; 18                   ; 20                    ; 2                              ;
;     -- <=3 input functions                                  ; 2499                  ; 45                   ; 70                    ; 1                              ;
; Combinational ALUT usage for route-throughs                 ; 1950                  ; 35                   ; 14                    ; 24                             ;
; Memory ALUT usage                                           ; 70                    ; 0                    ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 70                    ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                       ;                                ;
;         -- Primary logic registers                          ; 6796 / 58160 ( 12 % ) ; 72 / 58160 ( < 1 % ) ; 98 / 58160 ( < 1 % )  ; 32 / 58160 ( < 1 % )           ;
;         -- Secondary logic registers                        ; 611 / 58160 ( 1 % )   ; 2 / 58160 ( < 1 % )  ; 7 / 58160 ( < 1 % )   ; 6 / 58160 ( < 1 % )            ;
;     -- By function:                                         ;                       ;                      ;                       ;                                ;
;         -- Design implementation registers                  ; 6881                  ; 72                   ; 98                    ; 38                             ;
;         -- Routing optimization registers                   ; 526                   ; 2                    ; 7                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
;                                                             ;                       ;                      ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                     ; 0                              ;
; I/O pins                                                    ; 29                    ; 0                    ; 0                     ; 67                             ;
; I/O registers                                               ; 0                     ; 0                    ; 0                     ; 200                            ;
; Total block memory bits                                     ; 398835                ; 0                    ; 0                     ; 2048                           ;
; Total block memory implementation bits                      ; 860160                ; 0                    ; 0                     ; 10240                          ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 84 / 446 ( 18 % )     ; 0 / 446 ( 0 % )      ; 0 / 446 ( 0 % )       ; 1 / 446 ( < 1 % )              ;
; DSP block                                                   ; 3 / 150 ( 2 % )       ; 0 / 150 ( 0 % )      ; 0 / 150 ( 0 % )       ; 0 / 150 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )       ; 7 / 116 ( 6 % )                ;
; Impedance control block                                     ; 0 / 3 ( 0 % )         ; 0 / 3 ( 0 % )        ; 0 / 3 ( 0 % )         ; 1 / 3 ( 33 % )                 ;
; Double data rate I/O output circuitry                       ; 0 / 1161 ( 0 % )      ; 0 / 1161 ( 0 % )     ; 0 / 1161 ( 0 % )      ; 156 / 1161 ( 13 % )            ;
; Double data rate I/O input circuitry                        ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )       ; 32 / 352 ( 9 % )               ;
; Double data rate I/O output circuitry                       ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )       ; 53 / 352 ( 15 % )              ;
; Double data rate I/O output enable circuitry                ; 0 / 373 ( 0 % )       ; 0 / 373 ( 0 % )      ; 0 / 373 ( 0 % )       ; 36 / 373 ( 9 % )               ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                 ;
; DQS pin delay chain                                         ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; DQS pin enable control                                      ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; Delay chain                                                 ; 0 / 1140 ( 0 % )      ; 0 / 1140 ( 0 % )     ; 0 / 1140 ( 0 % )      ; 120 / 1140 ( 10 % )            ;
; Pin configuration                                           ; 0 / 336 ( 0 % )       ; 0 / 336 ( 0 % )      ; 0 / 336 ( 0 % )       ; 40 / 336 ( 11 % )              ;
; DQS pin configuration                                       ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; Signal Splitter                                             ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )       ; 5 / 352 ( 1 % )                ;
; Leveling delay chain                                        ; 0 / 48 ( 0 % )        ; 0 / 48 ( 0 % )       ; 0 / 48 ( 0 % )        ; 7 / 48 ( 14 % )                ;
; Clock Phase Select                                          ; 0 / 147 ( 0 % )       ; 0 / 147 ( 0 % )      ; 0 / 147 ( 0 % )       ; 24 / 147 ( 16 % )              ;
; PHY Clock Buffer                                            ; 0 / 12 ( 0 % )        ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )        ; 1 / 12 ( 8 % )                 ;
; HSSI AVMM Interface                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; Read FIFO Read Clock Select Block                           ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )       ; 32 / 352 ( 9 % )               ;
; LFIFO                                                       ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
; Channel PLL                                                 ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; Standard TX PCS                                             ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; HSSI PMA Aux. block                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                ;
; HSSI PMA CDR REFCLK Select Mux                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; HSSI PMA TX Buffer                                          ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; Clock Divider                                               ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; HSSI PMA TX Serializer                                      ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; HSSI refclk divider                                         ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )         ; 1 / 8 ( 12 % )                 ;
; HSSI TX PCS PMA Interface                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; HSSI TX PLD PCS Interface                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; IR FIFO USERDES Block                                       ; 0 / 352 ( 0 % )       ; 0 / 352 ( 0 % )      ; 0 / 352 ( 0 % )       ; 32 / 352 ( 9 % )               ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; PLL DLL Output                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; PLL LVDS Output                                             ; 0 / 12 ( 0 % )        ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )        ; 2 / 12 ( 16 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )        ; 5 / 54 ( 9 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 21 ( 0 % )        ; 0 / 21 ( 0 % )       ; 0 / 21 ( 0 % )        ; 4 / 21 ( 19 % )                ;
;                                                             ;                       ;                      ;                       ;                                ;
; Connections                                                 ;                       ;                      ;                       ;                                ;
;     -- Input Connections                                    ; 8313                  ; 63                   ; 171                   ; 449                            ;
;     -- Registered Input Connections                         ; 7516                  ; 28                   ; 112                   ; 53                             ;
;     -- Output Connections                                   ; 423                   ; 6                    ; 461                   ; 8106                           ;
;     -- Registered Output Connections                        ; 199                   ; 5                    ; 460                   ; 165                            ;
;                                                             ;                       ;                      ;                       ;                                ;
; Internal Connections                                        ;                       ;                      ;                       ;                                ;
;     -- Total Connections                                    ; 63725                 ; 574                  ; 1409                  ; 14536                          ;
;     -- Registered Connections                               ; 35285                 ; 352                  ; 1087                  ; 323                            ;
;                                                             ;                       ;                      ;                       ;                                ;
; External Connections                                        ;                       ;                      ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 1                    ; 440                   ; 8295                           ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                    ; 38                    ; 30                             ;
;     -- sld_hub:auto_hub                                     ; 440                   ; 38                   ; 4                     ; 150                            ;
;     -- hard_block:auto_generated_inst                       ; 8295                  ; 30                   ; 150                   ; 80                             ;
;                                                             ;                       ;                      ;                       ;                                ;
; Partition Interface                                         ;                       ;                      ;                       ;                                ;
;     -- Input Ports                                          ; 90                    ; 11                   ; 115                   ; 964                            ;
;     -- Output Ports                                         ; 51                    ; 4                    ; 133                   ; 212                            ;
;     -- Bidir Ports                                          ; 40                    ; 0                    ; 0                     ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                ;
; Registered Ports                                            ;                       ;                      ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 2                     ; 16                             ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 80                    ; 65                             ;
;                                                             ;                       ;                      ;                       ;                                ;
; Port Connectivity                                           ;                       ;                      ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 7                     ; 32                             ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 32                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 91                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 96                    ; 681                            ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 92                    ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination             ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+
; CLOCK_125_p    ; U12   ; 4A       ; 38           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off                     ; --                        ; User                 ; no        ;
; CLOCK_125_p(n) ; V12   ; 4A       ; 38           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off                     ; --                        ; Fitter               ; no        ;
; CLOCK_50_B5B   ; R20   ; 5B       ; 68           ; 22           ; 43           ; 2231                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off                     ; --                        ; User                 ; no        ;
; CLOCK_50_B6A   ; N20   ; 6A       ; 68           ; 32           ; 43           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off                     ; --                        ; User                 ; no        ;
; CLOCK_50_B7A   ; H12   ; 7A       ; 38           ; 61           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
; CLOCK_50_B8A   ; M10   ; 8A       ; 21           ; 61           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
; CPU_RESET_n    ; AB24  ; 5A       ; 68           ; 12           ; 54           ; 19                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off                     ; --                        ; User                 ; no        ;
; DDR2LP_OCT_RZQ ; AE11  ; 4A       ; 32           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off                     ; --                        ; User                 ; no        ;
; KEY[0]         ; P11   ; 3B       ; 21           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off                     ; --                        ; User                 ; no        ;
; KEY[1]         ; P12   ; 3B       ; 21           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off                     ; --                        ; User                 ; no        ;
; KEY[2]         ; Y15   ; 4A       ; 46           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off                     ; --                        ; User                 ; no        ;
; KEY[3]         ; Y16   ; 4A       ; 46           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.2 V        ; Off                     ; --                        ; User                 ; no        ;
; REFCLK_p0      ; V6    ; B0L      ; 0            ; 19           ; 30           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; AC Coupling 100 Ohm OCT ; --                        ; User                 ; no        ;
; REFCLK_p0(n)   ; W6    ; B0L      ; 0            ; 19           ; 28           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 1.5-V PCML   ; AC Coupling 100 Ohm OCT ; --                        ; Fitter               ; no        ;
; UART_RX        ; M9    ; 8A       ; 18           ; 61           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off                     ; --                        ; User                 ; no        ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard            ; Current Strength ; Termination                       ; Termination Control Block                                                                         ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DDR2LP_CA[0]    ; AE6   ; 3B       ; 21           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[1]    ; AF6   ; 3B       ; 21           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[2]    ; AF7   ; 3B       ; 19           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[3]    ; AF8   ; 3B       ; 19           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[4]    ; U10   ; 3B       ; 19           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[5]    ; U11   ; 3B       ; 19           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[6]    ; AE9   ; 3B       ; 18           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[7]    ; AF9   ; 3B       ; 18           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[8]    ; AB12  ; 3B       ; 14           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CA[9]    ; AB11  ; 3B       ; 14           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CKE[0]   ; AF14  ; 4A       ; 44           ; 0            ; 51           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CKE[1]   ; AE13  ; 4A       ; 42           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CK_n     ; P10   ; 3B       ; 18           ; 0            ; 17           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CK_p     ; N10   ; 3B       ; 18           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CS_n[0]  ; R11   ; 3B       ; 12           ; 0            ; 0            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_CS_n[1]  ; T11   ; 3B       ; 12           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_DM[0]    ; AF11  ; 4A       ; 38           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_DM[1]    ; AE18  ; 4A       ; 46           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_DM[2]    ; AE20  ; 4A       ; 53           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DDR2LP_DM[3]    ; AE24  ; 4A       ; 61           ; 0            ; 34           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Series 34 Ohm with Calibration    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[0]         ; L7    ; 8A       ; 10           ; 61           ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[1]         ; K6    ; 8A       ; 10           ; 61           ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[2]         ; D8    ; 8A       ; 10           ; 61           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[3]         ; E9    ; 8A       ; 10           ; 61           ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[4]         ; A5    ; 8A       ; 21           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[5]         ; B6    ; 8A       ; 21           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[6]         ; H8    ; 8A       ; 19           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDG[7]         ; H9    ; 8A       ; 19           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]         ; F7    ; 8A       ; 14           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]         ; F6    ; 8A       ; 15           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]         ; G6    ; 8A       ; 15           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]         ; G7    ; 8A       ; 14           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]         ; J8    ; 8A       ; 14           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]         ; J7    ; 8A       ; 12           ; 61           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]         ; K10   ; 8A       ; 12           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]         ; K8    ; 8A       ; 14           ; 61           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]         ; H7    ; 8A       ; 12           ; 61           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]         ; J10   ; 8A       ; 12           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SMA_GXB_TX_p    ; K2    ; B1L      ; 0            ; 31           ; 14           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML              ; Default          ; OCT 100 Ohms                      ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SMA_GXB_TX_p(n) ; K1    ; B1L      ; 0            ; 31           ; 12           ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; 1.5-V PCML              ; Default          ; OCT 100 Ohms                      ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; UART_TX         ; L9    ; 8A       ; 18           ; 61           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V                   ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-------------------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+--------------------------------+---------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard            ; Current Strength ; Input Termination ; Output Termination             ; Termination Control Block                                                                         ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+--------------------------------+---------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDR2LP_DQS_n[0] ; W13   ; 4A       ; 34           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; DDR2LP_DQS_n[1] ; V14   ; 4A       ; 42           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; DDR2LP_DQS_n[2] ; W15   ; 4A       ; 50           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; DDR2LP_DQS_n[3] ; W17   ; 4A       ; 57           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar             ;
; DDR2LP_DQS_p[0] ; V13   ; 4A       ; 34           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; DDR2LP_DQS_p[1] ; U14   ; 4A       ; 42           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; DDR2LP_DQS_p[2] ; V15   ; 4A       ; 50           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; DDR2LP_DQS_p[3] ; W16   ; 4A       ; 57           ; 0            ; 0            ; 18                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.2-V HSUL ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                 ;
; DDR2LP_DQ[0]    ; AA14  ; 4A       ; 32           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR2LP_DQ[10]   ; AC14  ; 4A       ; 40           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR2LP_DQ[11]   ; AF13  ; 4A       ; 42           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR2LP_DQ[12]   ; AB16  ; 4A       ; 44           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR2LP_DQ[13]   ; AA16  ; 4A       ; 44           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR2LP_DQ[14]   ; AE14  ; 4A       ; 44           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR2LP_DQ[15]   ; AF18  ; 4A       ; 46           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR2LP_DQ[16]   ; AD16  ; 4A       ; 48           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR2LP_DQ[17]   ; AD17  ; 4A       ; 48           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR2LP_DQ[18]   ; AC18  ; 4A       ; 48           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR2LP_DQ[19]   ; AF19  ; 4A       ; 50           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR2LP_DQ[1]    ; Y14   ; 4A       ; 32           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR2LP_DQ[20]   ; AC17  ; 4A       ; 51           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR2LP_DQ[21]   ; AB17  ; 4A       ; 51           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR2LP_DQ[22]   ; AF21  ; 4A       ; 51           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR2LP_DQ[23]   ; AE21  ; 4A       ; 53           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR2LP_DQ[24]   ; AE15  ; 4A       ; 55           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR2LP_DQ[25]   ; AE16  ; 4A       ; 55           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; DDR2LP_DQ[26]   ; AC20  ; 4A       ; 55           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR2LP_DQ[27]   ; AD21  ; 4A       ; 57           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR2LP_DQ[28]   ; AF16  ; 4A       ; 59           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR2LP_DQ[29]   ; AF17  ; 4A       ; 59           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR2LP_DQ[2]    ; AD11  ; 4A       ; 32           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; DDR2LP_DQ[30]   ; AD23  ; 4A       ; 59           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR2LP_DQ[31]   ; AF23  ; 4A       ; 61           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR2LP_DQ[3]    ; AD12  ; 4A       ; 34           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; DDR2LP_DQ[4]    ; Y13   ; 4A       ; 36           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; DDR2LP_DQ[5]    ; W12   ; 4A       ; 36           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; DDR2LP_DQ[6]    ; AD10  ; 4A       ; 36           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; DDR2LP_DQ[7]    ; AF12  ; 4A       ; 38           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; DDR2LP_DQ[8]    ; AC15  ; 4A       ; 40           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; DDR2LP_DQ[9]    ; AB15  ; 4A       ; 40           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; 1.2-V HSUL              ; Default          ; Off               ; Series 34 Ohm with Calibration ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
+-----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+-------------------------+------------------+-------------------+--------------------------------+---------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B1L      ; 2 / 14 ( 14 % )  ; --            ; --           ; --            ;
; B0L      ; 2 / 14 ( 14 % )  ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 16 / 32 ( 50 % ) ; 1.2V          ; --           ; 2.5V          ;
; 4A       ; 51 / 80 ( 64 % ) ; 1.2V          ; 0.6V         ; 2.5V          ;
; 5A       ; 1 / 16 ( 6 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 1 / 32 ( 3 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6A       ; 1 / 48 ( 2 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7A       ; 1 / 80 ( 1 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 21 / 32 ( 66 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                       ;
+----------+------------+----------+---------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard            ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ; 396        ; 9A       ; ^MSEL2                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A4       ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 344        ; 8A       ; LEDG[4]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A6       ; 392        ; 9A       ; ^CONF_DONE                      ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; A7       ; 348        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 308        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 310        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; A11      ; 322        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 332        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 330        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 300        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; A16      ; 294        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 292        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 290        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 288        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; A21      ; 274        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 270        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 268        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 269        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA3      ; 14         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 15         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA6      ; 45         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA7      ; 47         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ; --       ; VCCPGM                          ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA12     ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA13     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA14     ; 87         ; 4A       ; DDR2LP_DQ[0]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA16     ; 113        ; 4A       ; DDR2LP_DQ[13]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA20     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AA21     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ; 170        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA23     ; 172        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 187        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 201        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ; 21         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB2      ; 20         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB5      ; 33         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB6      ; 43         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB8      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB9      ;            ; 3A       ; VCCPD3A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB10     ; 61         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 63         ; 3B       ; DDR2LP_CA[9]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB12     ; 65         ; 3B       ; DDR2LP_CA[8]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AB14     ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 105        ; 4A       ; DDR2LP_DQ[9]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ; 111        ; 4A       ; DDR2LP_DQ[12]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB17     ; 129        ; 4A       ; DDR2LP_DQ[21]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AB19     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB20     ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB22     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB23     ;            ; 5A       ; VCCIO5A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB24     ; 176        ; 5A       ; CPU_RESET_n                     ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB25     ; 189        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 199        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC3      ; 18         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 19         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC5      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ; 3A       ; VCCIO3A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC7      ;            ; 3A       ; VREFB3AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC8      ; 62         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC9      ; 64         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ; 59         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC11     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC12     ;            ; 3B       ; VREFB3BN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC13     ; 102        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC14     ; 104        ; 4A       ; DDR2LP_DQ[10]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ; 103        ; 4A       ; DDR2LP_DQ[8]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC16     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AC17     ; 127        ; 4A       ; DDR2LP_DQ[20]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC18     ; 120        ; 4A       ; DDR2LP_DQ[18]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC20     ; 136        ; 4A       ; DDR2LP_DQ[26]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AC22     ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC23     ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ; 193        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD1      ; 25         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD2      ; 24         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD5      ; 35         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD6      ; 51         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD7      ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ; 73         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD9      ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD10     ; 96         ; 4A       ; DDR2LP_DQ[6]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 88         ; 4A       ; DDR2LP_DQ[2]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 91         ; 4A       ; DDR2LP_DQ[3]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ; 93         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD14     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; 4A       ; VREFB4AN0                       ; power  ;                         ; 0.6V                ; --           ;                 ; --       ; --           ;
; AD16     ; 119        ; 4A       ; DDR2LP_DQ[16]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD17     ; 121        ; 4A       ; DDR2LP_DQ[17]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD19     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AD20     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 139        ; 4A       ; DDR2LP_DQ[27]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD23     ; 144        ; 4A       ; DDR2LP_DQ[30]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AD25     ; 191        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE1      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE3      ; 22         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 23         ; B0L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE5      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 85         ; 3B       ; DDR2LP_CA[0]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE8      ; 71         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 77         ; 3B       ; DDR2LP_CA[6]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ; 94         ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE11     ; 86         ; 4A       ; DDR2LP_OCT_RZQ                  ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE13     ; 109        ; 4A       ; DDR2LP_CKE[1]                   ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 112        ; 4A       ; DDR2LP_DQ[14]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ; 135        ; 4A       ; DDR2LP_DQ[24]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE16     ; 137        ; 4A       ; DDR2LP_DQ[25]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AE18     ; 117        ; 4A       ; DDR2LP_DM[1]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 133        ; 4A       ; DDR2LP_DM[2]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE21     ; 131        ; 4A       ; DDR2LP_DQ[23]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE22     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AE23     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 149        ; 4A       ; DDR2LP_DM[3]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE26     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF4      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF5      ; 37         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AF6      ; 83         ; 3B       ; DDR2LP_CA[1]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 80         ; 3B       ; DDR2LP_CA[2]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 78         ; 3B       ; DDR2LP_CA[3]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 75         ; 3B       ; DDR2LP_CA[7]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF11     ; 101        ; 4A       ; DDR2LP_DM[0]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ; 99         ; 4A       ; DDR2LP_DQ[7]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF13     ; 107        ; 4A       ; DDR2LP_DQ[11]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 110        ; 4A       ; DDR2LP_CKE[0]                   ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; AF16     ; 143        ; 4A       ; DDR2LP_DQ[28]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ; 145        ; 4A       ; DDR2LP_DQ[29]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF18     ; 115        ; 4A       ; DDR2LP_DQ[15]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 123        ; 4A       ; DDR2LP_DQ[19]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; AF21     ; 128        ; 4A       ; DDR2LP_DQ[22]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 147        ; 4A       ; DDR2LP_DQ[31]                   ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B1       ;            ;          ; RREF                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 394        ; 9A       ; ^nSTATUS                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 346        ; 8A       ; LEDG[5]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ; 350        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B9       ; 314        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ; 320        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 334        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 328        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; B14      ; 302        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ; 304        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ;            ; 7A       ; VREFB7AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; B17      ; 298        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; B19      ; 282        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ; 278        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 276        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 272        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; B24      ; 267        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; B25      ; 247        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; B26      ; 249        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C6       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; C7       ; 358        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ;            ; 8A       ; VREFB8AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; C9       ; 312        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 318        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 338        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 336        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 307        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 306        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; C17      ; 296        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 286        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 284        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 280        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 266        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 264        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; C25      ; 253        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; C26      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D5       ; 395        ; 9A       ; ^nCE                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 352        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 356        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ; 372        ; 8A       ; LEDG[2]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; D10      ; 316        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 340        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 342        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 341        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D15      ; 309        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 317        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 293        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ; 291        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D19      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; D20      ; 277        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 275        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 255        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; D23      ; 262        ; 7A       ; ^GND                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; D24      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; D25      ; 251        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; D26      ; 227        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; E5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E6       ; 354        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E8       ;            ; --       ; VCCBAT                          ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; E9       ; 374        ; 8A       ; LEDG[3]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E10      ; 324        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ; 326        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; E13      ; 339        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; E15      ; 325        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 315        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; E18      ; 299        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 285        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ; 283        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; E21      ; 259        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E22      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; E23      ; 257        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E24      ; 231        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E25      ; 233        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 229        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F5       ; 398        ; 9A       ; ^nCONFIG                        ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 360        ; 8A       ; LEDR[1]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F7       ; 366        ; 8A       ; LEDR[0]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F10      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 333        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F14      ;            ;          ; DNU                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; F15      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F16      ; 323        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F18      ; 301        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; F21      ; 260        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F22      ; 261        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F23      ; 243        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F24      ; 235        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; F26      ; 219        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 362        ; 8A       ; LEDR[2]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G7       ; 364        ; 8A       ; LEDR[3]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G9       ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 357        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 329        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 331        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G14      ; 313        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G15      ; 311        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 279        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 281        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G19      ;            ; --       ; VCC_AUX                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 258        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G21      ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; G22      ; 245        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G23      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; G24      ; 237        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G25      ; 223        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 221        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 400        ; 9A       ; ^GND                            ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H7       ; 368        ; 8A       ; LEDR[8]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 347        ; 8A       ; LEDG[6]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ; 349        ; 8A       ; LEDG[7]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H10      ; 355        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ;            ; 7A       ; VCCIO7A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; H12      ; 327        ; 7A       ; CLOCK_50_B7A                    ; input  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H13      ; 297        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 295        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 263        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; H17      ; 273        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 271        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 250        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H20      ; 252        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H21      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 242        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H23      ; 239        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H24      ; 241        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 225        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCL_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 399        ; 9A       ; ^MSEL4                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; J6       ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; J7       ; 370        ; 8A       ; LEDR[5]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ; 365        ; 8A       ; LEDR[4]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J9       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 369        ; 8A       ; LEDR[9]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J11      ; 289        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ; 287        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J16      ; 265        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; J19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; J20      ; 254        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 256        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J22      ;            ; 6A       ; VCCPD6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; J23      ; 244        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J24      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; J25      ; 215        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 217        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K1       ; 2          ; B1L      ; SMA_GXB_TX_p(n)                 ; output ; 1.5-V PCML              ;                     ; --           ; N               ; no       ; Off          ;
; K2       ; 3          ; B1L      ; SMA_GXB_TX_p                    ; output ; 1.5-V PCML              ;                     ; --           ; Y               ; no       ; Off          ;
; K3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K5       ; 397        ; 9A       ; ^MSEL3                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 373        ; 8A       ; LEDG[1]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K7       ;            ; 8A       ; VCCIO8A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ; 363        ; 8A       ; LEDR[7]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ; 361        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ; 367        ; 8A       ; LEDR[6]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K11      ; 305        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; K12      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; K21      ; 248        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; K23      ; 236        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K24      ; 234        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K25      ; 230        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 232        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXBL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 393        ; 9A       ; ^MSEL1                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 371        ; 8A       ; LEDG[0]                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L8       ; 359        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 353        ; 8A       ; UART_TX                         ; output ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; L10      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L11      ; 337        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L12      ; 303        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; L13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; L20      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ; 6A       ; VCCPD6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; L22      ; 246        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L23      ; 238        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 240        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; L25      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; L26      ;            ; 6A       ; VREFB6AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; M1       ; 5          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M2       ; 4          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ;          ; NC                              ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M7       ; 391        ; 9A       ; ^MSEL0                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M9       ; 351        ; 8A       ; UART_RX                         ; input  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M10      ; 345        ; 8A       ; CLOCK_50_B8A                    ; input  ; 2.5 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; M11      ; 335        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M12      ; 321        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; M20      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; M21      ; 216        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 224        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ;            ; 6A       ; VCCIO6A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; M24      ; 220        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M25      ; 226        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 228        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCL_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N7       ; 1          ; B1L      ; GND                             ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; N8       ; 36         ; 3A       ; ^DCLK                           ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; N9       ; 343        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ; 76         ; 3B       ; DDR2LP_CK_p                     ; output ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; N11      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N12      ; 319        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; N13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; N20      ; 214        ; 6A       ; CLOCK_50_B6A                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N21      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; N22      ;            ; 5B       ; VCCPD5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; N23      ; 222        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 218        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 210        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; P1       ; 6          ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; P2       ; 7          ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 0          ; B1L      ; GND                             ;        ;                         ;                     ; Row I/O      ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P10      ; 74         ; 3B       ; DDR2LP_CK_n                     ; output ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P11      ; 84         ; 3B       ; KEY[0]                          ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P12      ; 82         ; 3B       ; KEY[1]                          ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; P19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P20      ; 200        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; P21      ; 206        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; P22      ; 208        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ; 192        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; P24      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; P25      ;            ; 5B       ; VREFB5BN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 212        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ; --       ; VCCH_GXBL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ; 30         ; 3A       ; altera_reserved_tms             ; input  ; 2.5 V                   ;                     ; --           ; N               ; no       ; Off          ;
; R7       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R8       ; 50         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; R9       ; 48         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 46         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 60         ; 3B       ; DDR2LP_CS_n[0]                  ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R13      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R15      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R17      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; R20      ; 198        ; 5B       ; CLOCK_50_B5B                    ; input  ; 3.3-V LVTTL             ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R21      ;            ; 5B       ; VCCPD5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; R22      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; R23      ; 190        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 194        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 196        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 204        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ; 9          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; T2       ; 8          ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCH_GXBL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T6       ; 34         ; 3A       ; altera_reserved_tdi             ; input  ; 2.5 V                   ;                     ; --           ; N               ; no       ; Off          ;
; T7       ; 38         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 40         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 56         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 58         ; 3B       ; DDR2LP_CS_n[1]                  ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 66         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 68         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T17      ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; T18      ;            ; --       ; VCC                             ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; T19      ; 179        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 182        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ; 184        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T23      ; 186        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 188        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; T26      ; 202        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ; --       ; VCCL_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                       ; power  ;                         ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ; 31         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U7       ; 39         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; U9       ; 54         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 81         ; 3B       ; DDR2LP_CA[4]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 79         ; 3B       ; DDR2LP_CA[5]                    ; output ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ; 100        ; 4A       ; CLOCK_125_p                     ; input  ; LVDS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U13      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U14      ; 108        ; 4A       ; DDR2LP_DQS_p[1]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U15      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; U19      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U20      ; 181        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; 5A       ; VCCPD5A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; U22      ; 177        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U23      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; U24      ; 195        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U25      ; 211        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 213        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V1       ; 13         ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; V2       ; 12         ; B1L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 26         ; B0L      ; REFCLK_p0                       ; input  ; 1.5-V PCML              ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V7       ; 28         ; 3A       ; altera_reserved_tdo             ; output ; 2.5 V                   ;                     ; --           ; N               ; no       ; Off          ;
; V8       ; 41         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V9       ; 70         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 72         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ; 3B       ; VCCIO3B                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; V12      ; 98         ; 4A       ; CLOCK_125_p(n)                  ; input  ; LVDS                    ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V13      ; 92         ; 4A       ; DDR2LP_DQS_p[0]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ; 106        ; 4A       ; DDR2LP_DQS_n[1]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V15      ; 124        ; 4A       ; DDR2LP_DQS_p[2]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V16      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; V17      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V18      ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ; 5A       ; VCCIO5A                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; V22      ; 175        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V23      ; 183        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 197        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W3       ; 10         ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; W4       ; 11         ; B1L      ; GXB_NC                          ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W6       ; 27         ; B0L      ; REFCLK_p0(n)                    ; input  ; 1.5-V PCML              ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W7       ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 42         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W10      ; 69         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W11      ; 57         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 97         ; 4A       ; DDR2LP_DQ[5]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ; 90         ; 4A       ; DDR2LP_DQS_n[0]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W14      ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; W15      ; 122        ; 4A       ; DDR2LP_DQS_n[2]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 140        ; 4A       ; DDR2LP_DQS_p[3]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 138        ; 4A       ; DDR2LP_DQS_n[3]                 ; bidir  ; Differential 1.2-V HSUL ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; W19      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; W20      ; 171        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 173        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ;            ; --       ; VCCPGM                          ; power  ;                         ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; W23      ;            ; 5A       ; VREFB5AN0                       ; power  ;                         ;                     ; --           ;                 ; --       ; --           ;
; W24      ;            ; 5B       ; VCCIO5B                         ; power  ;                         ; 3.3V                ; --           ;                 ; --       ; --           ;
; W25      ; 207        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 209        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y1       ; 17         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y2       ; 16         ; B0L      ; GND                             ;        ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y5       ; 32         ; 3A       ; altera_reserved_tck             ; input  ; 2.5 V                   ;                     ; --           ; N               ; no       ; Off          ;
; Y6       ; 29         ; 3A       ; ^nCSO, DATA4                    ;        ;                         ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; Y7       ;            ; 3A       ; VCCIO3A                         ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y8       ; 49         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 44         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 67         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 55         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 95         ; 4A       ; DDR2LP_DQ[4]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ; 89         ; 4A       ; DDR2LP_DQ[1]                    ; bidir  ; 1.2-V HSUL              ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y15      ; 116        ; 4A       ; KEY[2]                          ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y16      ; 114        ; 4A       ; KEY[3]                          ; input  ; 1.2 V                   ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ;            ; 4A       ; VCCIO4A                         ; power  ;                         ; 1.2V                ; --           ;                 ; --       ; --           ;
; Y18      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ;            ; --       ; VCCA_FPLL                       ; power  ;                         ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y22      ;            ;          ; GND                             ; gnd    ;                         ;                     ; --           ;                 ; --       ; --           ;
; Y23      ; 178        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 180        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ; 203        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y26      ; 205        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                         ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+-------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                  ; Location      ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+------------------------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_dll_cyclonev:dll0|dll_wys_m ; DLL_X68_Y3_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+------------------------------------------------------------------------------------------------------+---------------+----------------------+-------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter Channel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SMA_GXB_TX_p~output                                                                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                                           ;
;     -- Transmitter Channel Location                                                                                                                                                                                                                                                                   ; IOOBUF_X0_Y31_N15                                                                                                                                                                                                                                                                                         ;
;     -- Transmitter Serializer                                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                           ;
;         -- Name                                                                                                                                                                                                                                                                                       ; system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_ser            ;
;         -- Transmitter Serializer Location                                                                                                                                                                                                                                                            ; HSSIPMATXSER_X0_Y31_N10                                                                                                                                                                                                                                                                                   ;
;         -- Serializer Loopback                                                                                                                                                                                                                                                                        ; Off                                                                                                                                                                                                                                                                                                       ;
;         -- Pre Tap Enable                                                                                                                                                                                                                                                                             ; N/A                                                                                                                                                                                                                                                                                                       ;
;         -- Post Tap 1 Enable                                                                                                                                                                                                                                                                          ; On                                                                                                                                                                                                                                                                                                        ;
;         -- Post Tap 2 Enable                                                                                                                                                                                                                                                                          ; N/A                                                                                                                                                                                                                                                                                                       ;
;         -- Auto Negotiation                                                                                                                                                                                                                                                                           ; Off                                                                                                                                                                                                                                                                                                       ;
;         -- Mode                                                                                                                                                                                                                                                                                       ; 10                                                                                                                                                                                                                                                                                                        ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                           ;
;         -- system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                                                                                                                                                                                                                                                                                                           ;
;             -- Location                                                                                                                                                                                                                                                                               ; HSSIPMATXCGB_X0_Y31_N9                                                                                                                                                                                                                                                                                    ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                     ; Local                                                                                                                                                                                                                                                                                                     ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                       ; Off                                                                                                                                                                                                                                                                                                       ;
;             -- Mode                                                                                                                                                                                                                                                                                   ; 10                                                                                                                                                                                                                                                                                                        ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                        ; ch1_txpll_t                                                                                                                                                                                                                                                                                               ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                     ; 1                                                                                                                                                                                                                                                                                                         ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                        ; cgb_x1_m_div                                                                                                                                                                                                                                                                                              ;
;             -- Data Rate                                                                                                                                                                                                                                                                              ; 1250.0 Mbps                                                                                                                                                                                                                                                                                               ;
;     -- Transmitter Buffer                                                                                                                                                                                                                                                                             ;                                                                                                                                                                                                                                                                                                           ;
;         -- Name                                                                                                                                                                                                                                                                                       ; system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_pma_buf.tx_pma_buf ;
;         -- Transmitter Buffer Location                                                                                                                                                                                                                                                                ; HSSIPMATXBUF_X0_Y31_N11                                                                                                                                                                                                                                                                                   ;
;         -- Pre-emphasis Switching Control Pre Tap                                                                                                                                                                                                                                                     ; N/A                                                                                                                                                                                                                                                                                                       ;
;         -- VOD Switching Control Main Tap                                                                                                                                                                                                                                                             ; 10                                                                                                                                                                                                                                                                                                        ;
;         -- Pre-emphasis Switching Control First Posttap                                                                                                                                                                                                                                               ; 0                                                                                                                                                                                                                                                                                                         ;
;         -- Pre-emphasis Switching Control Second Posttap                                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                                                                       ;
;         -- Termination                                                                                                                                                                                                                                                                                ; 100 Ohms                                                                                                                                                                                                                                                                                                  ;
;         -- Slew Rate Control                                                                                                                                                                                                                                                                          ; 3                                                                                                                                                                                                                                                                                                         ;
;         -- Sig Inv Pre Tap                                                                                                                                                                                                                                                                            ; N/A                                                                                                                                                                                                                                                                                                       ;
;         -- Sig Inv Second Tap                                                                                                                                                                                                                                                                         ; N/A                                                                                                                                                                                                                                                                                                       ;
;         -- RX Det                                                                                                                                                                                                                                                                                     ; 0                                                                                                                                                                                                                                                                                                         ;
;         -- RX Det Output                                                                                                                                                                                                                                                                              ; N/A                                                                                                                                                                                                                                                                                                       ;
;     -- Transmitter PMA Interface                                                                                                                                                                                                                                                                      ;                                                                                                                                                                                                                                                                                                           ;
;         -- Transmitter Data Source                                                                                                                                                                                                                                                                    ; PCS                                                                                                                                                                                                                                                                                                       ;
;     -- Transmitter Standard PCS                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                           ;
;         -- Name                                                                                                                                                                                                                                                                                       ; system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|wys                    ;
;         -- Transmitter Standard PCS Location                                                                                                                                                                                                                                                          ; HSSI8GTXPCS_X0_Y31_N35                                                                                                                                                                                                                                                                                    ;
;         -- Protocol                                                                                                                                                                                                                                                                                   ; basic                                                                                                                                                                                                                                                                                                     ;
;         -- PCS Low Latency Configuration                                                                                                                                                                                                                                                              ; dis_pcs_bypass                                                                                                                                                                                                                                                                                            ;
;         -- Phase Compensation FIFO                                                                                                                                                                                                                                                                    ; low_latency                                                                                                                                                                                                                                                                                               ;
;         -- Byte Serializer                                                                                                                                                                                                                                                                            ; dis_bs                                                                                                                                                                                                                                                                                                    ;
;         -- 8b10b Encoder                                                                                                                                                                                                                                                                              ; dis_8b10b                                                                                                                                                                                                                                                                                                 ;
;         -- Transmitter Bitslip                                                                                                                                                                                                                                                                        ; dis_tx_bitslip                                                                                                                                                                                                                                                                                            ;
;         -- Control Plane Bonding Consumption                                                                                                                                                                                                                                                          ; individual                                                                                                                                                                                                                                                                                                ;
;     -- Transmitter PLL                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                           ;
;         -- Name                                                                                                                                                                                                                                                                                       ; system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll                                                                                                 ;
;         -- PLL Location                                                                                                                                                                                                                                                                               ; CHANNELPLL_X0_Y29_N9                                                                                                                                                                                                                                                                                      ;
;         -- PLL Type                                                                                                                                                                                                                                                                                   ; CMU PLL                                                                                                                                                                                                                                                                                                   ;
;         -- PLL Bandwidth Type                                                                                                                                                                                                                                                                         ; Auto (Medium)                                                                                                                                                                                                                                                                                             ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                                                                        ; 2 to 4 MHz                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transmitter PLL                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Name                                                                                                                                                                                                                                                                                                  ;                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+
; system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll                                                                                             ;                        ;
;     -- PLL Type                                                                                                                                                                                                                                                                                       ; CMU PLL                ;
;     -- PLL Location                                                                                                                                                                                                                                                                                   ; CHANNELPLL_X0_Y29_N9   ;
;     -- PLL Bandwidth                                                                                                                                                                                                                                                                                  ; Auto (Medium)          ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                                                                      ; 125.0 MHz              ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                                                                                     ; Dedicated Pin          ;
;     -- Output Clock Frequency                                                                                                                                                                                                                                                                         ; 625.0 MHz              ;
;     -- L counter PD Clock Disable                                                                                                                                                                                                                                                                     ; On                     ;
;     -- M Counter                                                                                                                                                                                                                                                                                      ; 5                      ;
;     -- PCIE Frequency Control                                                                                                                                                                                                                                                                         ; pcie_100mhz            ;
;     -- PD L Counter                                                                                                                                                                                                                                                                                   ; 1                      ;
;     -- PFD L Counter                                                                                                                                                                                                                                                                                  ; 4                      ;
;     -- PFD Feedback Source                                                                                                                                                                                                                                                                            ; vcoclk                 ;
;     -- Powerdown                                                                                                                                                                                                                                                                                      ; Off                    ;
;     -- Reference Clock Divider                                                                                                                                                                                                                                                                        ; 1                      ;
;     -- Reverse Serial Loopback                                                                                                                                                                                                                                                                        ; Off                    ;
;     -- Reference Clock Select Source                                                                                                                                                                                                                                                                  ; ref_iqclk3             ;
;     -- Clock Divider                                                                                                                                                                                                                                                                                  ;                        ;
;         -- system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|tx_pma_ch.tx_cgb ;                        ;
;             -- Location                                                                                                                                                                                                                                                                               ; HSSIPMATXCGB_X0_Y31_N9 ;
;             -- Clock Divider Type                                                                                                                                                                                                                                                                     ; Local                  ;
;             -- Auto Negotiation                                                                                                                                                                                                                                                                       ; Off                    ;
;             -- Mode                                                                                                                                                                                                                                                                                   ; 10                     ;
;             -- x1 Clock Source                                                                                                                                                                                                                                                                        ; ch1_txpll_t            ;
;             -- x1 Div M Selection                                                                                                                                                                                                                                                                     ; 1                      ;
;             -- xN Clock Source                                                                                                                                                                                                                                                                        ; cgb_x1_m_div           ;
;             -- Data Rate                                                                                                                                                                                                                                                                              ; 1250.0 Mbps            ;
;                                                                                                                                                                                                                                                                                                       ;                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Transceiver Reconfiguration Report                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Component                   ; Type                  ; Instance Name                                                                                                                                                                                                                                                          ;
+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tx_reconfig_inst0           ;                       ;                                                                                                                                                                                                                                                                        ;
;     -- Logical Interface 1  ; CDR TX PLL            ;                                                                                                                                                                                                                                                                        ;
;          -- Component Block ; Channel               ;                                                                                                                                                                                                                                                                        ;
;          -- Component Block ; AVMM                  ; system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_hssi_avmm_interface_inst                                                ;
;     -- Logical Interface 0  ; REGULAR RX/TX Channel ;                                                                                                                                                                                                                                                                        ;
;          -- Component Block ; Channel               ; SMA_GXB_TX_p                                                                                                                                                                                                                                                           ;
;          -- Component Block ; AVMM                  ; system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst ;
+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                                     ; Removed Component                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Output Counters                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                                                                                                                                                                                ;
;  system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll1~PLL_OUTPUT_COUNTER                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll2_phy~PLL_OUTPUT_COUNTER                                                                                                                                                                                                                                   ;
;  system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll6~PLL_OUTPUT_COUNTER                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll6_phy~PLL_OUTPUT_COUNTER                                                                                                                                                                                                                                   ;
; HSSI AVMM Interfaces                                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                                                                                                ;
;  system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst ;                                                                                                                                                                                                                                                                                                                                                                ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].avmm.av_hssi_avmm_interface_inst                                                                                                                                        ;
; PHY Clock Buffers                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                                                                                ;
;  system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf                                                       ;                                                                                                                                                                                                                                                                                                                                                                ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clkbuf  ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf    ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf    ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf    ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|phy_clkbuf    ;
;   --                                                                                                                                                                                                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clkbuf                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                     ;                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                                     ; Integer PLL                ;
;     -- PLL Location                                                                                                                 ; FRACTIONALPLL_X68_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                      ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                      ; 800000 to 400000 Hz        ;
;     -- Reference Clock Frequency                                                                                                    ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                   ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                            ; 660.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                           ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                            ; 45.454546 MHz              ;
;     -- PLL Freq Max Lock                                                                                                            ; 121.212121 MHz             ;
;     -- PLL Enable                                                                                                                   ; On                         ;
;     -- PLL Fractional Division                                                                                                      ; N/A                        ;
;     -- M Counter                                                                                                                    ; 66                         ;
;     -- N Counter                                                                                                                    ; 5                          ;
;     -- PLL Refclk Select                                                                                                            ;                            ;
;             -- PLL Refclk Select Location                                                                                           ; PLLREFCLKSELECT_X68_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                   ; clk_2                      ;
;             -- PLL Reference Clock Input 1 source                                                                                   ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                      ; N/A                        ;
;             -- CORECLKIN source                                                                                                     ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                   ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                    ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                     ; N/A                        ;
;             -- CLKIN(0) source                                                                                                      ; N/A                        ;
;             -- CLKIN(1) source                                                                                                      ; N/A                        ;
;             -- CLKIN(2) source                                                                                                      ; CLOCK_50_B5B~input         ;
;             -- CLKIN(3) source                                                                                                      ; N/A                        ;
;     -- PLL Output Counter                                                                                                           ;                            ;
;         -- system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll1~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                               ; 330.0 MHz                  ;
;             -- Output Clock Location                                                                                                ; PLLOUTPUTCOUNTER_X68_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                               ; Off                        ;
;             -- Duty Cycle                                                                                                           ; 50.0000                    ;
;             -- Phase Shift                                                                                                          ; 0.000000 degrees           ;
;             -- C Counter                                                                                                            ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                ; 0                          ;
;             -- C Counter PRST                                                                                                       ; 1                          ;
;         -- system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll5~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                               ; 165.0 MHz                  ;
;             -- Output Clock Location                                                                                                ; PLLOUTPUTCOUNTER_X68_Y0_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                               ; Off                        ;
;             -- Duty Cycle                                                                                                           ; 50.0000                    ;
;             -- Phase Shift                                                                                                          ; 0.000000 degrees           ;
;             -- C Counter                                                                                                            ; 4                          ;
;             -- C Counter PH Mux PRST                                                                                                ; 0                          ;
;             -- C Counter PRST                                                                                                       ; 1                          ;
;         -- system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll7~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                               ; 22.0 MHz                   ;
;             -- Output Clock Location                                                                                                ; PLLOUTPUTCOUNTER_X68_Y5_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                               ; Off                        ;
;             -- Duty Cycle                                                                                                           ; 50.0000                    ;
;             -- Phase Shift                                                                                                          ; 0.000000 degrees           ;
;             -- C Counter                                                                                                            ; 30                         ;
;             -- C Counter PH Mux PRST                                                                                                ; 0                          ;
;             -- C Counter PRST                                                                                                       ; 1                          ;
;         -- system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll3~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                               ; 330.0 MHz                  ;
;             -- Output Clock Location                                                                                                ; PLLOUTPUTCOUNTER_X68_Y1_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                               ; Off                        ;
;             -- Duty Cycle                                                                                                           ; 50.0000                    ;
;             -- Phase Shift                                                                                                          ; 270.000000 degrees         ;
;             -- C Counter                                                                                                            ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                ; 4                          ;
;             -- C Counter PRST                                                                                                       ; 2                          ;
;         -- system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll6~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                                               ; 66.0 MHz                   ;
;             -- Output Clock Location                                                                                                ; PLLOUTPUTCOUNTER_X68_Y3_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                               ; Off                        ;
;             -- Duty Cycle                                                                                                           ; 50.0000                    ;
;             -- Phase Shift                                                                                                          ; 355.500000 degrees         ;
;             -- C Counter                                                                                                            ; 10                         ;
;             -- C Counter PH Mux PRST                                                                                                ; 7                          ;
;             -- C Counter PRST                                                                                                       ; 10                         ;
;                                                                                                                                     ;                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                       ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Library Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |C5G                                                                                                                                                             ; 4908.0 (0.3)         ; 5881.0 (0.3)                     ; 1092.5 (0.0)                                      ; 119.5 (0.0)                      ; 40.0 (0.0)           ; 7037 (1)            ; 7624 (0)                  ; 200 (200)     ; 400883            ; 85    ; 3          ; 96   ; 0            ; |C5G                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;    |pzdyqx:nabboc|                                                                                                                                               ; 61.5 (0.0)           ; 76.5 (0.0)                       ; 15.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                                             ; 61.5 (6.3)           ; 76.5 (7.5)                       ; 15.0 (1.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (12)             ; 74 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|                                                                                         ; 28.0 (11.5)          ; 35.0 (15.5)                      ; 7.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 29 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                                                                  ; 16.5 (16.5)          ; 19.5 (19.5)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                                                                     ; 11.2 (11.2)          ; 16.5 (16.5)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |JKWY9152:RUWH6717|                                                                                                                                     ; 7.0 (7.0)            ; 7.5 (7.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |PUDL0439:VWQM3427|                                                                                                                                     ; 9.0 (9.0)            ; 10.0 (10.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                                                                            ; 88.5 (0.5)           ; 105.0 (0.5)                      ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (1)             ; 105 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|                          ; 88.0 (0.0)           ; 104.5 (0.0)                      ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 150 (0)             ; 105 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                              ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                                                    ; 88.0 (0.0)           ; 104.5 (0.0)                      ; 16.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 150 (0)             ; 105 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                                                                                                           ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                                                ; 88.0 (1.7)           ; 104.5 (4.2)                      ; 16.5 (2.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 150 (2)             ; 105 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                       ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                                                     ; 86.3 (0.0)           ; 100.3 (0.0)                      ; 14.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 148 (0)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                           ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                                                 ; 86.3 (61.7)          ; 100.3 (72.3)                     ; 14.0 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 148 (107)           ; 97 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                                                   ; 13.8 (13.8)          ; 14.9 (14.9)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                                                 ; 10.7 (10.7)          ; 13.1 (13.1)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                    ; altera_sld   ;
;    |system:u0|                                                                                                                                                   ; 4757.7 (0.0)         ; 5699.2 (0.0)                     ; 1061.0 (0.0)                                      ; 119.5 (0.0)                      ; 40.0 (0.0)           ; 6791 (0)            ; 7445 (0)                  ; 0 (0)         ; 400883            ; 85    ; 3          ; 0    ; 0            ; |C5G|system:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                                                ; 0.1 (0.0)            ; 1.1 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; system       ;
;          |altera_std_synchronizer_bundle:sync|                                                                                                                   ; 0.1 (0.0)            ; 1.1 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                                                  ; 0.1 (0.1)            ; 1.1 (1.1)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |system_cpu:cpu|                                                                                                                                           ; 915.6 (0.8)          ; 1071.9 (1.1)                     ; 173.1 (0.2)                                       ; 16.8 (0.0)                       ; 0.0 (0.0)            ; 1254 (0)            ; 1478 (5)                  ; 0 (0)         ; 28352             ; 6     ; 3          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; system       ;
;          |system_cpu_cpu:cpu|                                                                                                                                    ; 914.8 (772.5)        ; 1070.9 (892.5)                   ; 172.9 (135.2)                                     ; 16.8 (15.2)                      ; 0.0 (0.0)            ; 1254 (1065)         ; 1473 (1196)               ; 0 (0)         ; 28352             ; 6     ; 3          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system       ;
;             |system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data                                                                                                                                                                                                                                                                                                                                                                                                              ; system       ;
;                |altsyncram:the_altsyncram|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |altsyncram_ekj1:auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ekj1:auto_generated                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1728              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag                                                                                                                                                                                                                                                                                                                                                                                                                ; system       ;
;                |altsyncram:the_altsyncram|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1728              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |altsyncram_tdj1:auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1728              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tdj1:auto_generated                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;             |system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 3          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell                                                                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                                                             ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                                                    ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                                                             ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                                                    ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                                                                                                                                                                      ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                                                                                                                                                             ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                                                                                                                                                                    ; work         ;
;             |system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|                                                                                              ; 142.3 (30.1)         ; 178.3 (32.5)                     ; 37.7 (2.5)                                        ; 1.6 (0.1)                        ; 0.0 (0.0)            ; 189 (8)             ; 277 (82)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;                |system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|                                                                       ; 42.9 (0.0)           ; 59.3 (0.0)                       ; 17.9 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 63 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper                                                                                                                                                                                                                                                                                                                                   ; system       ;
;                   |sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy|                                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:system_cpu_cpu_debug_slave_phy                                                                                                                                                                                                                                                                             ; work         ;
;                   |system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|                                                                      ; 8.4 (8.1)            ; 21.3 (20.0)                      ; 12.9 (11.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk                                                                                                                                                                                                                                                           ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                      ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                      ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                                      ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                                                                                                                                                                      ; work         ;
;                   |system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|                                                                            ; 33.2 (32.4)          ; 36.7 (35.4)                      ; 5.0 (4.5)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck                                                                                                                                                                                                                                                                 ; system       ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                      ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                            ; work         ;
;                |system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|                                                                             ; 6.2 (6.2)            ; 7.7 (7.7)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                         ; system       ;
;                |system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break|                                                                               ; 3.4 (3.4)            ; 16.3 (16.3)                      ; 12.9 (12.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break                                                                                                                                                                                                                                                                                                                                           ; system       ;
;                |system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|                                                                               ; 4.6 (4.1)            ; 5.3 (4.8)                        ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                           ; system       ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                          ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_debug:the_system_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                       ; work         ;
;                |system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|                                                                                     ; 55.0 (55.0)          ; 57.2 (57.2)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 98 (98)             ; 51 (51)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                 ; system       ;
;                   |system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram                                                                                                                                                                                                                                                                                ; system       ;
;                      |altsyncram:the_altsyncram|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                      ; work         ;
;                         |altsyncram_kg91:auto_generated|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated                                                                                                                                                                                                                       ; work         ;
;             |system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                              ; system       ;
;                |altsyncram:the_altsyncram|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b|                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                              ; system       ;
;                |altsyncram:the_altsyncram|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |system_jtag_uart:jtag_uart|                                                                                                                               ; 60.8 (15.8)          ; 76.2 (16.6)                      ; 15.5 (0.9)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (35)            ; 112 (14)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; system       ;
;          |alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|                                                                                                  ; 20.7 (20.7)          ; 34.4 (34.4)                      ; 13.8 (13.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|                                                                                               ; 12.1 (0.0)           ; 13.0 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;             |scfifo:rfifo|                                                                                                                                       ; 12.1 (0.0)           ; 13.0 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |scfifo_3291:auto_generated|                                                                                                                      ; 12.1 (0.0)           ; 13.0 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                                         ; 12.1 (0.0)           ; 13.0 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                   ; 6.1 (3.1)            ; 7.0 (4.0)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                                                   ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                                                                        ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                                                               ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|                                                                                               ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;             |scfifo:wfifo|                                                                                                                                       ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                |scfifo_3291:auto_generated|                                                                                                                      ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                                         ; 12.1 (0.0)           ; 12.1 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                   ; 6.1 (3.1)            ; 6.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                             ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                                                   ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                                                                                                                                                        ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                                                                                                                                                             ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                                                     ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                                                                                                                                                               ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |system_led_pio:led_pio|                                                                                                                                   ; 3.2 (3.2)            ; 7.0 (7.0)                        ; 3.9 (3.9)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 10 (10)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_led_pio:led_pio                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system       ;
;       |system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|                                                                                                         ; 2041.2 (0.0)         ; 2327.7 (0.0)                     ; 313.5 (0.0)                                       ; 27.0 (0.0)                       ; 40.0 (0.0)           ; 3083 (0)            ; 2420 (0)                  ; 0 (0)         ; 199168            ; 35    ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;          |altera_mem_if_dll_cyclonev:dll0|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;          |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                                                                                                                                                                               ; system       ;
;          |altera_mem_if_oct_cyclonev:oct0|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;          |system_mem_if_lpddr2_emif_0_dmaster:dmaster|                                                                                                           ; 325.7 (0.0)          ; 411.0 (0.0)                      ; 85.8 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 538 (0)             ; 497 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster                                                                                                                                                                                                                                                                                                                                                                                                        ; system       ;
;             |altera_avalon_packets_to_master:transacto|                                                                                                          ; 103.3 (0.0)          ; 130.6 (0.0)                      ; 27.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 189 (0)             ; 161 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                                                              ; system       ;
;                |packets_to_master:p2m|                                                                                                                           ; 103.3 (103.3)        ; 130.6 (130.6)                    ; 27.4 (27.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 189 (189)           ; 161 (161)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                                                        ; system       ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                                         ; 14.2 (14.2)          ; 15.7 (15.7)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;                |altsyncram:mem_rtl_0|                                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;                   |altsyncram_g0n1:auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                                                                         ; work         ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                                              ; 8.1 (8.1)            ; 9.8 (9.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                                   ; 188.4 (0.0)          ; 240.9 (0.0)                      ; 53.0 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 284 (0)             ; 289 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                                                       ; system       ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                               ; 187.1 (0.0)          ; 239.9 (0.0)                      ; 53.3 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 281 (0)             ; 289 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                                                     ; system       ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                                                  ; 11.9 (3.6)           ; 24.2 (9.0)                       ; 12.5 (5.4)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 9 (4)               ; 49 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                                                         ; system       ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                                               ; 7.2 (7.2)            ; 10.5 (10.5)                      ; 3.5 (3.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                                                             ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                      ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                    ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                      ; 0.2 (0.2)            ; 3.4 (3.4)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                    ; system       ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                                                       ; 1.4 (1.1)            ; 12.7 (8.2)                       ; 11.3 (7.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                                                              ; system       ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                                                ; 0.2 (0.2)            ; 4.5 (0.8)                        ; 4.2 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                                                   ; system       ;
;                         |altera_std_synchronizer:synchronizer|                                                                                                   ; 0.0 (0.0)            ; 3.7 (3.7)                        ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                                                              ; work         ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                                         ; 173.3 (167.9)        ; 202.0 (189.8)                    ; 28.9 (22.2)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 270 (263)           ; 210 (191)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                                                                ; system       ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                                              ; 1.4 (1.4)            ; 1.5 (1.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                                                   ; system       ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                                                ; 2.0 (2.0)            ; 3.3 (3.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                                                     ; system       ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                                  ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                                                       ; work         ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                                                              ; work         ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                                 ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                                                      ; work         ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                                      ; 0.2 (0.2)            ; 1.3 (1.3)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                                                           ; work         ;
;                   |altera_std_synchronizer:synchronizer|                                                                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                                                                ; work         ;
;                |altera_jtag_sld_node:node|                                                                                                                       ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                                                                                                             ; system       ;
;                   |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                                                                                                           ; work         ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                                              ; 11.8 (11.8)          ; 12.5 (12.5)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;             |altera_reset_controller:rst_controller|                                                                                                             ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                 ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                      ; system       ;
;          |system_mem_if_lpddr2_emif_0_p0:p0|                                                                                                                     ; 6.7 (0.3)            ; 16.2 (0.5)                       ; 9.5 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (1)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0                                                                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;             |system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|                                                                                             ; 6.3 (6.2)            ; 15.7 (7.0)                       ; 9.3 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (12)             ; 29 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                                                                                                                                           ; system       ;
;                |system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                                                                                                                  ; system       ;
;                   |system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                                                             ; system       ;
;                      |altddio_out:clock_gen[0].umem_ck_pad|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                                                        ; work         ;
;                         |ddio_out_uqe:auto_generated|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                                                            ; work         ;
;                      |system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                                                                                            ; system       ;
;                      |system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc                                                                                                                                                           ; system       ;
;                      |system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                                                                                            ; system       ;
;                      |system_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                                                             ; system       ;
;                      |system_mem_if_lpddr2_emif_0_p0_generic_ddio:uaddress_pad|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_generic_ddio:uaddress_pad                                                                                                                                                                    ; system       ;
;                      |system_mem_if_lpddr2_emif_0_p0_generic_ddio:ucmd_pad|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_generic_ddio:ucmd_pad                                                                                                                                                                        ; system       ;
;                   |system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                                 ; system       ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                                                                                                                              ; system       ;
;                   |system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                                 ; system       ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                                                                                                                              ; system       ;
;                   |system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                                                                 ; system       ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                                                                                                                              ; system       ;
;                   |system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                                                                 ; system       ;
;                      |altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst                                                                                                                                                              ; system       ;
;                |system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                                                                                                                         ; system       ;
;                |system_mem_if_lpddr2_emif_0_p0_reset:ureset|                                                                                                     ; 0.2 (0.3)            ; 8.7 (0.3)                        ; 8.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_reset:ureset                                                                                                                                                                                                                                                                                                               ; system       ;
;                   |system_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk|                                                                                     ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_reset:ureset|system_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk                                                                                                                                                                                                                                                      ; system       ;
;                   |system_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_scc_clk|                                                                                     ; -0.2 (-0.2)          ; 7.3 (7.3)                        ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_reset:ureset|system_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_scc_clk                                                                                                                                                                                                                                                      ; system       ;
;          |system_mem_if_lpddr2_emif_0_pll0:pll0|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0                                                                                                                                                                                                                                                                                                                                                                                                              ; system       ;
;          |system_mem_if_lpddr2_emif_0_s0:s0|                                                                                                                     ; 1708.8 (0.0)         ; 1900.5 (0.0)                     ; 218.2 (0.0)                                       ; 26.5 (0.0)                       ; 40.0 (0.0)           ; 2529 (0)            ; 1894 (0)                  ; 0 (0)         ; 198656            ; 34    ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0                                                                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;             |altera_avalon_mm_bridge:seq_bridge|                                                                                                                 ; 42.1 (42.1)          ; 64.2 (64.2)                      ; 22.2 (22.2)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 13 (13)             ; 153 (153)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge                                                                                                                                                                                                                                                                                                                                                                               ; system       ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                             ; 264.9 (264.7)        ; 283.2 (282.7)                    ; 23.1 (22.9)                                       ; 4.8 (4.8)                        ; 0.0 (0.0)            ; 427 (427)           ; 340 (338)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                                                                                                                                                                                           ; system       ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                                                                                                                                                                                        ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                              ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                                                               ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                                                                                                                                                                                        ; system       ;
;                   |altsyncram:the_altsyncram|                                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                              ; work         ;
;                      |altsyncram_mri1:auto_generated|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                                                               ; work         ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|                           ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                                                                                                                                                                                     ; system       ;
;             |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                                          ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 32    ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                                                                                                                                                                        ; system       ;
;                |altsyncram:the_altsyncram|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 32    ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                              ; work         ;
;                   |altsyncram_r8l1:auto_generated|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 196608            ; 32    ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_r8l1:auto_generated                                                                                                                                                                                                                                                                                               ; work         ;
;             |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                                          ; 5.0 (5.0)            ; 7.0 (7.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                                                                                                                                                                        ; system       ;
;             |altera_mem_if_simple_avalon_mm_bridge:hphy_bridge|                                                                                                  ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge                                                                                                                                                                                                                                                                                                                                                                ; system       ;
;             |sequencer_reg_file:sequencer_reg_file_inst|                                                                                                         ; 26.4 (5.0)           ; 27.2 (5.5)                       ; 0.9 (0.5)                                         ; 0.1 (0.0)                        ; 20.0 (0.0)           ; 7 (7)               ; 8 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                                                                                                                                                                       ; system       ;
;                |altsyncram:altsyncram_component|                                                                                                                 ; 21.4 (0.0)           ; 21.7 (0.0)                       ; 0.4 (0.0)                                         ; 0.1 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_c9v1:auto_generated|                                                                                                               ; 21.4 (21.4)          ; 21.7 (21.7)                      ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                                                                                                                                                                                        ; work         ;
;             |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                                           ; 336.9 (298.7)        ; 355.1 (315.5)                    ; 18.8 (17.5)                                       ; 0.7 (0.7)                        ; 20.0 (0.0)           ; 468 (442)           ; 339 (314)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                                                                                                                                                                         ; system       ;
;                |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                                          ; 8.6 (8.1)            ; 9.9 (9.3)                        ; 1.3 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (3)               ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                                                                                                                                                                                  ; system       ;
;                   |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                                           ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                                                                                                                                                                               ; system       ;
;                |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                              ; 29.7 (0.0)           ; 29.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                                                                                                                                                                                      ; system       ;
;                   |altdpram:altdpram_component|                                                                                                                  ; 29.7 (0.0)           ; 29.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                                                                                                                                                                          ; work         ;
;                      |dpram_k3s1:auto_generated|                                                                                                                 ; 29.7 (20.0)          ; 29.7 (20.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                                                                                                                                                                                ; work         ;
;                         |decode_5la:wr_decode|                                                                                                                   ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                                                                                                                                                                                           ; work         ;
;                         |mux_7hb:rd_mux|                                                                                                                         ; 8.7 (8.7)            ; 8.7 (8.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                                                                                                                                                                                 ; work         ;
;             |sequencer_trk_mgr:sequencer_trk_mgr_inst|                                                                                                           ; 738.1 (738.1)        ; 837.8 (837.8)                    ; 117.5 (117.5)                                     ; 17.8 (17.8)                      ; 0.0 (0.0)            ; 1069 (1069)         ; 880 (880)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst                                                                                                                                                                                                                                                                                                                                                                         ; system       ;
;             |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|                                                                                 ; 291.7 (0.0)          ; 322.2 (0.0)                      ; 33.4 (0.0)                                        ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 531 (0)             ; 156 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                               ; system       ;
;                |altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|                                                                                             ; 4.0 (4.0)            ; 4.4 (4.4)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; system       ;
;                |altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|                                                                                           ; 4.3 (4.3)            ; 4.5 (4.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; system       ;
;                |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|                                                                                ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; system       ;
;                |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|                                                                                 ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo                                                                                                                                                                                                                                                                               ; system       ;
;                |altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo|                                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_trk_mgr_inst_trks_agent_rsp_fifo                                                                                                                                                                                                                                                                              ; system       ;
;                |altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|                                                                                           ; 5.6 (5.6)            ; 5.6 (5.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; system       ;
;                |altera_merlin_master_agent:cpu_inst_data_master_agent|                                                                                           ; 1.0 (1.0)            ; 1.8 (1.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_inst_data_master_agent                                                                                                                                                                                                                                                                                         ; system       ;
;                |altera_merlin_master_agent:seq_bridge_m0_agent|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:seq_bridge_m0_agent                                                                                                                                                                                                                                                                                                ; system       ;
;                |altera_merlin_master_agent:trk_mm_bridge_m0_agent|                                                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:trk_mm_bridge_m0_agent                                                                                                                                                                                                                                                                                             ; system       ;
;                |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                                 ; 5.1 (5.1)            ; 5.3 (5.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                                                                                                                                                               ; system       ;
;                |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                                                                                                                                                                        ; system       ;
;                |altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator|                                                                          ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator                                                                                                                                                                                                                                                                        ; system       ;
;                |altera_merlin_slave_agent:hphy_bridge_s0_agent|                                                                                                  ; 1.2 (1.2)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hphy_bridge_s0_agent                                                                                                                                                                                                                                                                                                ; system       ;
;                |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|                                                                                     ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent                                                                                                                                                                                                                                                                                   ; system       ;
;                |altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent                                                                                                                                                                                                                                                                                    ; system       ;
;                |altera_merlin_slave_agent:trk_mm_bridge_s0_agent|                                                                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:trk_mm_bridge_s0_agent                                                                                                                                                                                                                                                                                              ; system       ;
;                |altera_merlin_slave_translator:hphy_bridge_s0_translator|                                                                                        ; 6.8 (6.8)            ; 13.8 (13.8)                      ; 7.1 (7.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hphy_bridge_s0_translator                                                                                                                                                                                                                                                                                      ; system       ;
;                |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                                      ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                                                                                                                                                                    ; system       ;
;                |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                                           ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                                                                                                                                                         ; system       ;
;                |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                                            ; 7.9 (7.9)            ; 8.2 (8.2)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 9 (9)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                                                                                                                                                          ; system       ;
;                |altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|                                                                           ; 9.4 (9.4)            ; 11.8 (11.8)                      ; 2.5 (2.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator                                                                                                                                                                                                                                                                         ; system       ;
;                |altera_merlin_traffic_limiter:seq_bridge_m0_limiter|                                                                                             ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter                                                                                                                                                                                                                                                                                           ; system       ;
;                |altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|                                                                                          ; 4.0 (4.0)            ; 5.8 (5.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter                                                                                                                                                                                                                                                                                        ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux|                                                                            ; 4.4 (4.4)            ; 4.4 (4.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                          ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                    ; 3.0 (3.0)            ; 3.8 (3.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                  ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                                                                      ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001|                                                                    ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                  ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_004|                                                                    ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_001:rsp_demux_004                                                                                                                                                                                                                                                                  ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003|                                                                    ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                                                                  ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_004|                                                                    ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_demux_003:cmd_demux_004                                                                                                                                                                                                                                                                  ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                ; 17.7 (15.0)          ; 18.4 (15.4)                      ; 0.8 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (31)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                              ; system       ;
;                   |altera_merlin_arbitrator:arb|                                                                                                                 ; 2.7 (2.7)            ; 3.0 (3.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                 ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                            ; 49.3 (46.0)          ; 55.7 (51.5)                      ; 6.6 (5.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 102 (96)            ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                          ; system       ;
;                   |altera_merlin_arbitrator:arb|                                                                                                                 ; 3.3 (3.3)            ; 4.2 (4.2)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                             ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                            ; 40.6 (36.2)          ; 43.1 (38.9)                      ; 3.6 (3.8)                                         ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 71 (66)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                          ; system       ;
;                   |altera_merlin_arbitrator:arb|                                                                                                                 ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                             ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                        ; 37.5 (31.8)          ; 40.3 (34.1)                      ; 2.8 (2.3)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 67 (55)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                      ; system       ;
;                   |altera_merlin_arbitrator:arb|                                                                                                                 ; 5.6 (5.1)            ; 6.2 (5.7)                        ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 12 (11)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                         ; system       ;
;                      |altera_merlin_arb_adder:adder|                                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                           ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router|                                                                                  ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003|                                                                          ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                        ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004|                                                                          ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                                        ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                    ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                                                  ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                ; 23.9 (23.9)          ; 25.7 (25.7)                      ; 2.3 (2.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 48 (48)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                              ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                        ; 9.4 (9.4)            ; 13.2 (13.2)                      ; 4.3 (4.3)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                      ; system       ;
;                |system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_003|                                                                        ; 9.0 (9.0)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 33 (33)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_003                                                                                                                                                                                                                                                                      ; system       ;
;       |system_mm_interconnect_0:mm_interconnect_0|                                                                                                               ; 760.3 (0.0)          ; 1041.7 (0.0)                     ; 353.1 (0.0)                                       ; 71.7 (0.0)                       ; 0.0 (0.0)            ; 786 (0)             ; 1739 (0)                  ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; system       ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rdata_fifo|                                                                                            ; 8.6 (8.6)            ; 9.2 (9.2)                        ; 1.1 (1.1)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                               ; system       ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                                              ; 4.2 (4.2)            ; 5.6 (5.6)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                 ; system       ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                                                      ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                         ; system       ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                          ; system       ;
;          |altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|                                                                                     ; 19.9 (19.9)          ; 22.3 (22.3)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 22 (22)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                        ; system       ;
;             |altsyncram:mem_rtl_0|                                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;                |altsyncram_a3n1:auto_generated|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated                                                                                                                                                                                                                                                                                                                                    ; work         ;
;          |altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|                                                                                       ; 356.0 (356.0)        ; 297.9 (297.9)                    ; 7.6 (7.6)                                         ; 65.7 (65.7)                      ; 0.0 (0.0)            ; 64 (64)             ; 541 (541)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                          ; system       ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_agent_rdata_fifo|                                                                                                  ; 8.4 (8.4)            ; 8.6 (8.6)                        ; 0.5 (0.5)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                                                                                                    ; 5.1 (5.1)            ; 5.1 (5.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                       ; system       ;
;          |altera_avalon_sc_fifo:sgdma_0_csr_agent_rdata_fifo|                                                                                                    ; 24.3 (24.3)          ; 33.1 (33.1)                      ; 8.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                                       ; system       ;
;          |altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo|                                                                                                      ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                         ; system       ;
;          |altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo|                                                                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_clk_timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                                              ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                 ; system       ;
;          |altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo|                                                                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                                      ; 21.6 (0.0)           ; 60.1 (0.0)                       ; 38.7 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                                                         ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                           ; 21.6 (20.5)          ; 60.1 (58.8)                      ; 38.7 (38.5)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 7 (7)               ; 143 (139)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                            ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                           ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                            ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                           ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                                  ; 7.1 (0.0)            ; 42.1 (0.0)                       ; 35.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                           ; 7.1 (5.8)            ; 42.1 (40.6)                      ; 35.0 (34.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 87 (83)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                            ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                                                  ; 0.2 (0.0)            ; 35.8 (0.0)                       ; 35.8 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                           ; 0.2 (-0.7)           ; 35.8 (34.2)                      ; 35.8 (35.0)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 11 (11)             ; 76 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                            ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                            ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                                                  ; 10.5 (0.0)           ; 62.7 (0.0)                       ; 52.5 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 144 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                           ; 10.5 (9.6)           ; 62.7 (61.2)                      ; 52.5 (51.7)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 12 (12)             ; 144 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                            ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                            ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                                                  ; 13.2 (0.0)           ; 33.6 (0.0)                       ; 20.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                           ; 13.2 (12.3)          ; 33.6 (32.0)                      ; 20.4 (19.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 76 (72)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                            ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                            ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                                                  ; 10.6 (0.0)           ; 30.5 (0.0)                       ; 20.5 (0.0)                                        ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                           ; 10.6 (10.0)          ; 30.5 (29.4)                      ; 20.5 (20.0)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 4 (4)               ; 71 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                            ; 0.0 (0.0)            ; 0.6 (0.6)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                                                  ; 3.2 (0.0)            ; 35.6 (0.0)                       ; 32.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                           ; 3.2 (2.4)            ; 35.6 (34.3)                      ; 32.4 (31.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 72 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                            ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                            ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                                                  ; 2.0 (0.0)            ; 3.7 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                           ; 2.0 (1.5)            ; 3.7 (2.0)                        ; 1.6 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 7 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                            ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                            ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                                                  ; 7.2 (0.0)            ; 36.7 (0.0)                       ; 29.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 78 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                           ; 7.2 (6.7)            ; 36.7 (35.2)                      ; 29.5 (28.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 78 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                            ; 0.0 (0.0)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                            ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                                                  ; 22.2 (0.0)           ; 31.2 (0.0)                       ; 9.2 (0.0)                                         ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                                           ; 22.2 (21.0)          ; 31.2 (29.6)                      ; 9.2 (8.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 70 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                                            ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                                            ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                       ; system       ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                                                      ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                                                                                                                                                                         ; system       ;
;          |altera_merlin_master_agent:sgdma_0_m_read_agent|                                                                                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_m_read_agent                                                                                                                                                                                                                                                                                                                                                                                                          ; system       ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                                            ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                                                                                                                                                                               ; system       ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                      ; system       ;
;          |altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_0_agent|                                                                                            ; 4.0 (3.3)            ; 4.5 (3.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_0_agent                                                                                                                                                                                                                                                                                                                                                                                               ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mem_if_lpddr2_emif_0_avl_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                 ; system       ;
;          |altera_merlin_slave_agent:sgdma_0_csr_agent|                                                                                                           ; 1.2 (0.6)            ; 1.5 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent                                                                                                                                                                                                                                                                                                                                                                                                              ; system       ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                                ; system       ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                                                                                   ; 1.3 (1.3)            ; 1.5 (1.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                                                                                                                                                                                      ; system       ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                                         ; 7.0 (7.0)            ; 12.0 (12.0)                      ; 5.4 (5.4)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 1 (1)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                                                 ; 7.7 (7.7)            ; 8.4 (8.4)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                                                  ; 5.8 (5.8)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 6 (6)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                                                                               ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;          |altera_merlin_slave_translator:sgdma_0_csr_translator|                                                                                                 ; 6.7 (6.7)            ; 14.3 (14.3)                      ; 7.6 (7.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sgdma_0_csr_translator                                                                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;          |altera_merlin_slave_translator:sys_clk_timer_s1_translator|                                                                                            ; 7.1 (7.1)            ; 8.2 (8.2)                        ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_clk_timer_s1_translator                                                                                                                                                                                                                                                                                                                                                                                               ; system       ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                                         ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;          |altera_merlin_slave_translator:uart_s1_translator|                                                                                                     ; 4.4 (4.4)            ; 7.0 (7.0)                        ; 3.0 (3.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 6 (6)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                                                                                                                                                                                        ; system       ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                                          ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;          |altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter|                                                                                          ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;          |altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter|                                                                                          ; 4.5 (4.5)            ; 7.8 (7.8)                        ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sgdma_0_m_read_rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;          |system_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                                          ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;          |system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                                                  ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;          |system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                                                      ; 43.0 (35.8)          ; 53.9 (44.8)                      ; 10.9 (9.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 119 (106)           ; 14 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                                                                                                         ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                                                       ; 7.2 (5.5)            ; 9.1 (6.4)                        ; 1.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (9)              ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;                |altera_merlin_arb_adder:adder|                                                                                                                   ; 1.7 (1.7)            ; 2.7 (2.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                                                                                                                              ; system       ;
;          |system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                                                      ; 16.2 (14.3)          ; 17.8 (15.9)                      ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 53 (49)             ; 7 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                                                                                                                                                         ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                                                       ; 1.9 (1.9)            ; 1.9 (1.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;          |system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|                                                                                                      ; 18.7 (16.4)          ; 27.4 (25.1)                      ; 9.0 (9.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 57 (53)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_005                                                                                                                                                                                                                                                                                                                                                                                                         ; system       ;
;             |altera_merlin_arbitrator:arb|                                                                                                                       ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;          |system_mm_interconnect_0_router:router|                                                                                                                ; 4.3 (4.3)            ; 5.7 (5.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                                                                                                                   ; system       ;
;          |system_mm_interconnect_0_router_001:router_001|                                                                                                        ; 2.0 (2.0)            ; 2.5 (2.5)                        ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                                                                                                           ; system       ;
;          |system_mm_interconnect_0_router_006:router_006|                                                                                                        ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_router_006:router_006                                                                                                                                                                                                                                                                                                                                                                                                           ; system       ;
;          |system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                                                  ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;          |system_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;          |system_mm_interconnect_0_rsp_demux_004:rsp_demux_005|                                                                                                  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_demux_004:rsp_demux_005                                                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;          |system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                                              ; 47.1 (47.1)          ; 52.8 (52.8)                      ; 7.1 (7.1)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 139 (139)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                                                                                                                 ; system       ;
;          |system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                                                      ; 20.4 (20.4)          ; 22.3 (22.3)                      ; 2.5 (2.5)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 73 (73)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                                                                                                         ; system       ;
;       |system_onchip_mem:onchip_mem|                                                                                                                             ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 163840            ; 32    ; 0          ; 0    ; 0            ; |C5G|system:u0|system_onchip_mem:onchip_mem                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system       ;
;          |altsyncram:the_altsyncram|                                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 163840            ; 32    ; 0          ; 0    ; 0            ; |C5G|system:u0|system_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;             |altsyncram_vli1:auto_generated|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 163840            ; 32    ; 0          ; 0    ; 0            ; |C5G|system:u0|system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_vli1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |system_rst_controller:rst_controller|                                                                                                                     ; 3.0 (0.0)            ; 8.0 (0.0)                        ; 5.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_rst_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; system       ;
;          |altera_reset_controller:rst_controller|                                                                                                                ; 3.0 (2.3)            ; 8.0 (5.0)                        ; 5.0 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                         ; system       ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                                     ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                                                          ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                              ; system       ;
;       |system_rst_controller_001:rst_controller_001|                                                                                                             ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system       ;
;          |altera_reset_controller:rst_controller_001|                                                                                                            ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;       |system_rst_controller_001:rst_controller_002|                                                                                                             ; -0.2 (0.0)           ; 1.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_rst_controller_001:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system       ;
;          |altera_reset_controller:rst_controller_001|                                                                                                            ; -0.2 (0.0)           ; 1.5 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                         ; -0.2 (-0.2)          ; 1.5 (1.5)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;       |system_rst_controller_001:rst_controller_003|                                                                                                             ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_rst_controller_001:rst_controller_003                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; system       ;
;          |altera_reset_controller:rst_controller_001|                                                                                                            ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;       |system_sgdma_0:sgdma_0|                                                                                                                                   ; 340.0 (2.7)          ; 484.7 (2.8)                      ; 148.4 (0.2)                                       ; 3.8 (0.0)                        ; 0.0 (0.0)            ; 461 (6)             ; 887 (3)                   ; 0 (0)         ; 2355              ; 7     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system       ;
;          |system_sgdma_0_chain:the_system_sgdma_0_chain|                                                                                                         ; 194.8 (0.0)          ; 282.2 (0.0)                      ; 91.0 (0.0)                                        ; 3.6 (0.0)                        ; 0.0 (0.0)            ; 235 (0)             ; 533 (0)                   ; 0 (0)         ; 167               ; 3     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain                                                                                                                                                                                                                                                                                                                                                                                                                                ; system       ;
;             |control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|                              ; 84.9 (84.9)          ; 105.3 (105.3)                    ; 23.8 (23.8)                                       ; 3.4 (3.4)                        ; 0.0 (0.0)            ; 102 (102)           ; 176 (176)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0                                                                                                                                                                                                                                                                                                          ; system       ;
;             |descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|                                        ; 88.8 (63.2)          ; 150.8 (118.2)                    ; 62.2 (55.1)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 104 (54)            ; 295 (250)                 ; 0 (0)         ; 167               ; 3     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0                                                                                                                                                                                                                                                                                                                    ; system       ;
;                |altshift_taps:desc_assembler_rtl_0|                                                                                                              ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 7 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_0                                                                                                                                                                                                                                                                                 ; work         ;
;                   |shift_taps_vsv:auto_generated|                                                                                                                ; 6.0 (2.5)            ; 6.0 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (5)              ; 7 (3)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_vsv:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;                      |altsyncram_jfc1:altsyncram4|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_vsv:auto_generated|altsyncram_jfc1:altsyncram4                                                                                                                                                                                                                       ; work         ;
;                      |cntr_d1h:cntr5|                                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_vsv:auto_generated|cntr_d1h:cntr5                                                                                                                                                                                                                                    ; work         ;
;                      |cntr_phf:cntr1|                                                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_vsv:auto_generated|cntr_phf:cntr1                                                                                                                                                                                                                                    ; work         ;
;                |altshift_taps:desc_assembler_rtl_1|                                                                                                              ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 6 (0)                     ; 0 (0)         ; 39                ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_1                                                                                                                                                                                                                                                                                 ; work         ;
;                   |shift_taps_usv:auto_generated|                                                                                                                ; 6.0 (1.3)            ; 6.0 (1.8)                        ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (3)              ; 6 (3)                     ; 0 (0)         ; 39                ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_usv:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;                      |altsyncram_hfc1:altsyncram4|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 39                ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_usv:auto_generated|altsyncram_hfc1:altsyncram4                                                                                                                                                                                                                       ; work         ;
;                      |cntr_b1h:cntr5|                                                                                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_usv:auto_generated|cntr_b1h:cntr5                                                                                                                                                                                                                                    ; work         ;
;                      |cntr_ohf:cntr1|                                                                                                                            ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_usv:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                    ; work         ;
;                |altshift_taps:desc_assembler_rtl_2|                                                                                                              ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 7 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_2                                                                                                                                                                                                                                                                                 ; work         ;
;                   |shift_taps_duv:auto_generated|                                                                                                                ; 6.2 (2.7)            ; 6.2 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (5)              ; 7 (3)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_duv:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;                      |altsyncram_jfc1:altsyncram4|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_duv:auto_generated|altsyncram_jfc1:altsyncram4                                                                                                                                                                                                                       ; work         ;
;                      |cntr_d1h:cntr5|                                                                                                                            ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_duv:auto_generated|cntr_d1h:cntr5                                                                                                                                                                                                                                    ; work         ;
;                      |cntr_phf:cntr1|                                                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_duv:auto_generated|cntr_phf:cntr1                                                                                                                                                                                                                                    ; work         ;
;                |descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo| ; 7.2 (0.0)            ; 14.5 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo                                                                                                                                                                    ; system       ;
;                   |scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo|                                                 ; 7.2 (0.0)            ; 14.5 (0.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo                                                                       ; work         ;
;                      |a_fffifo:subfifo|                                                                                                                          ; 7.2 (1.0)            ; 14.5 (1.0)                       ; 7.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (3)              ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo                                                      ; work         ;
;                         |a_fefifo:fifo_state|                                                                                                                    ; 2.1 (2.1)            ; 2.3 (2.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|a_fefifo:fifo_state                                  ; work         ;
;                         |lpm_counter:rd_ptr|                                                                                                                     ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                   ; work         ;
;                            |cntr_i3f:auto_generated|                                                                                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_i3f:auto_generated           ; work         ;
;                         |lpm_ff:last_data_node[0]|                                                                                                               ; 0.0 (0.0)            ; 3.5 (3.5)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                             ; work         ;
;                         |lpm_ff:last_data_node[1]|                                                                                                               ; 0.0 (0.0)            ; 3.5 (3.5)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                             ; work         ;
;                         |lpm_ff:output_buffer|                                                                                                                   ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_ff:output_buffer                                 ; work         ;
;                         |lpm_mux:last_row_data_out_mux|                                                                                                          ; 1.8 (0.0)            ; 1.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux                        ; work         ;
;                            |mux_vjc:auto_generated|                                                                                                              ; 1.8 (1.8)            ; 1.8 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_vjc:auto_generated ; work         ;
;             |descriptor_write_which_resides_within_system_sgdma_0:the_descriptor_write_which_resides_within_system_sgdma_0|                                      ; 21.1 (21.1)          ; 26.0 (26.0)                      ; 5.0 (5.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 29 (29)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_write_which_resides_within_system_sgdma_0:the_descriptor_write_which_resides_within_system_sgdma_0                                                                                                                                                                                                                                                                                                                  ; system       ;
;          |system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|                                                                                           ; 5.2 (0.0)            ; 5.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 8 (0)                     ; 0 (0)         ; 92                ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo                                                                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;             |scfifo:system_sgdma_0_command_fifo_command_fifo|                                                                                                    ; 5.2 (0.0)            ; 5.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 8 (0)                     ; 0 (0)         ; 92                ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |scfifo_mc91:auto_generated|                                                                                                                      ; 5.2 (0.0)            ; 5.5 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 8 (0)                     ; 0 (0)         ; 92                ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated                                                                                                                                                                                                                                                                                                                                       ; work         ;
;                   |a_dpfifo_ti91:dpfifo|                                                                                                                         ; 5.2 (4.2)            ; 5.5 (4.3)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (9)              ; 8 (6)                     ; 0 (0)         ; 92                ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo                                                                                                                                                                                                                                                                                                                  ; work         ;
;                      |altsyncram_dgn1:FIFOram|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 92                ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram                                                                                                                                                                                                                                                                                          ; work         ;
;                      |cntr_egb:wr_ptr|                                                                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|cntr_egb:wr_ptr                                                                                                                                                                                                                                                                                                  ; work         ;
;                      |cntr_qg7:usedw_counter|                                                                                                                    ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|cntr_qg7:usedw_counter                                                                                                                                                                                                                                                                                           ; work         ;
;          |system_sgdma_0_command_grabber:the_system_sgdma_0_command_grabber|                                                                                     ; 8.8 (8.8)            ; 22.4 (22.4)                      ; 13.6 (13.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_grabber:the_system_sgdma_0_command_grabber                                                                                                                                                                                                                                                                                                                                                                                                            ; system       ;
;          |system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|                                                                                 ; 17.9 (0.0)           ; 44.5 (0.0)                       ; 26.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo                                                                                                                                                                                                                                                                                                                                                                                                        ; system       ;
;             |scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|                                                                                          ; 17.9 (0.0)           ; 44.5 (0.0)                       ; 26.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |a_fffifo:subfifo|                                                                                                                                ; 17.9 (1.2)           ; 44.5 (1.3)                       ; 26.6 (0.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (3)               ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo                                                                                                                                                                                                                                                                                                                             ; work         ;
;                   |a_fefifo:fifo_state|                                                                                                                          ; 1.8 (1.8)            ; 3.0 (3.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|a_fefifo:fifo_state                                                                                                                                                                                                                                                                                                         ; work         ;
;                   |lpm_counter:rd_ptr|                                                                                                                           ; 0.5 (0.0)            ; 0.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr                                                                                                                                                                                                                                                                                                          ; work         ;
;                      |cntr_i3f:auto_generated|                                                                                                                   ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_i3f:auto_generated                                                                                                                                                                                                                                                                                  ; work         ;
;                   |lpm_ff:last_data_node[0]|                                                                                                                     ; 0.5 (0.5)            ; 12.5 (12.5)                      ; 12.0 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |lpm_ff:last_data_node[1]|                                                                                                                     ; 0.5 (0.5)            ; 13.5 (13.5)                      ; 13.0 (13.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]                                                                                                                                                                                                                                                                                                    ; work         ;
;                   |lpm_ff:output_buffer|                                                                                                                         ; 13.5 (13.5)          ; 13.5 (13.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_ff:output_buffer                                                                                                                                                                                                                                                                                                        ; work         ;
;          |system_sgdma_0_m_read:the_system_sgdma_0_m_read|                                                                                                       ; 77.7 (77.7)          ; 93.2 (93.2)                      ; 15.5 (15.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 142 (142)           ; 147 (147)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read                                                                                                                                                                                                                                                                                                                                                                                                                              ; system       ;
;          |system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|                                                                                               ; 26.7 (3.4)           ; 27.9 (4.1)                       ; 1.3 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 46 (2)              ; 49 (11)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo                                                                                                                                                                                                                                                                                                                                                                                                                      ; system       ;
;             |system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|                                                                      ; 23.3 (0.0)           ; 23.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 38 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                                                                                        ; system       ;
;                |scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|                                                                                          ; 23.3 (0.0)           ; 23.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 38 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo                                                                                                                                                                                                                                                                                 ; work         ;
;                   |scfifo_s0a1:auto_generated|                                                                                                                   ; 23.3 (0.0)           ; 23.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (0)              ; 38 (0)                    ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;                      |a_dpfifo_37a1:dpfifo|                                                                                                                      ; 23.3 (11.8)          ; 23.8 (12.3)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (21)             ; 38 (14)                   ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo                                                                                                                                                                                                                                 ; work         ;
;                         |altsyncram_9kn1:FIFOram|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2048              ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo|altsyncram_9kn1:FIFOram                                                                                                                                                                                                         ; work         ;
;                         |cntr_1h7:usedw_counter|                                                                                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo|cntr_1h7:usedw_counter                                                                                                                                                                                                          ; work         ;
;                         |cntr_kgb:rd_ptr_msb|                                                                                                                    ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo|cntr_kgb:rd_ptr_msb                                                                                                                                                                                                             ; work         ;
;                         |cntr_lgb:wr_ptr|                                                                                                                        ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo|cntr_lgb:wr_ptr                                                                                                                                                                                                                 ; work         ;
;          |system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo|                                                                                 ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 8 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo                                                                                                                                                                                                                                                                                                                                                                                                        ; system       ;
;             |scfifo:system_sgdma_0_status_token_fifo_status_token_fifo|                                                                                          ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 8 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo                                                                                                                                                                                                                                                                                                                                              ; work         ;
;                |scfifo_7b91:auto_generated|                                                                                                                      ; 6.2 (0.0)            ; 6.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (0)              ; 8 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo|scfifo_7b91:auto_generated                                                                                                                                                                                                                                                                                                                   ; work         ;
;                   |a_dpfifo_eh91:dpfifo|                                                                                                                         ; 6.2 (5.0)            ; 6.2 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (10)             ; 8 (6)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo|scfifo_7b91:auto_generated|a_dpfifo_eh91:dpfifo                                                                                                                                                                                                                                                                                              ; work         ;
;                      |altsyncram_fdn1:FIFOram|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 1     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo|scfifo_7b91:auto_generated|a_dpfifo_eh91:dpfifo|altsyncram_fdn1:FIFOram                                                                                                                                                                                                                                                                      ; work         ;
;                      |cntr_egb:wr_ptr|                                                                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo|scfifo_7b91:auto_generated|a_dpfifo_eh91:dpfifo|cntr_egb:wr_ptr                                                                                                                                                                                                                                                                              ; work         ;
;                      |cntr_qg7:usedw_counter|                                                                                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo|scfifo_7b91:auto_generated|a_dpfifo_eh91:dpfifo|cntr_qg7:usedw_counter                                                                                                                                                                                                                                                                       ; work         ;
;       |system_sys_clk_timer:sys_clk_timer|                                                                                                                       ; 66.7 (66.7)          ; 82.3 (82.3)                      ; 15.7 (15.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 103 (103)           ; 133 (133)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_sys_clk_timer:sys_clk_timer                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;       |system_uart:uart|                                                                                                                                         ; 57.1 (0.0)           ; 65.7 (0.0)                       ; 8.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 105 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_uart:uart                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;          |system_uart_regs:the_system_uart_regs|                                                                                                                 ; 17.9 (17.9)          ; 21.8 (21.8)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_uart:uart|system_uart_regs:the_system_uart_regs                                                                                                                                                                                                                                                                                                                                                                                                                                              ; system       ;
;          |system_uart_rx:the_system_uart_rx|                                                                                                                     ; 22.6 (22.2)          ; 26.9 (26.2)                      ; 4.3 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 44 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
;          |system_uart_tx:the_system_uart_tx|                                                                                                                     ; 16.6 (16.6)          ; 17.0 (17.0)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|system_uart:uart|system_uart_tx:the_system_uart_tx                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;       |tx:tx_0|                                                                                                                                                  ; 508.5 (21.5)         ; 527.5 (25.3)                     ; 19.0 (3.8)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 874 (36)            ; 535 (36)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;          |tx_native:tx_native_inst0|                                                                                                                             ; 16.6 (0.0)           ; 16.7 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; tx_native    ;
;             |altera_xcvr_native_av:tx_native_inst|                                                                                                               ; 16.6 (0.0)           ; 16.7 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst                                                                                                                                                                                                                                                                                                                                                                                                                              ; tx_native    ;
;                |av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|                                              ; 9.2 (0.0)            ; 9.4 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst                                                                                                                                                                                                                                                                                                                           ; tx_native    ;
;                   |av_pcs:inst_av_pcs|                                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs                                                                                                                                                                                                                                                                                                        ; tx_native    ;
;                      |av_pcs_ch:ch[0].inst_av_pcs_ch|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch                                                                                                                                                                                                                                                                         ; tx_native    ;
;                         |av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_8g_tx_pcs_rbc:inst_av_hssi_8g_tx_pcs                                                                                                                                                                                                                            ; tx_native    ;
;                         |av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pcs_pma_interface_rbc:inst_av_hssi_tx_pcs_pma_interface                                                                                                                                                                                                      ; tx_native    ;
;                         |av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface                                                                                                                                                                                                      ; tx_native    ;
;                   |av_pma:inst_av_pma|                                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma                                                                                                                                                                                                                                                                                                        ; tx_native    ;
;                      |av_tx_pma:av_tx_pma|                                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma                                                                                                                                                                                                                                                                                    ; tx_native    ;
;                         |av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pma:inst_av_pma|av_tx_pma:av_tx_pma|av_tx_pma_ch:tx_pma_insts[0].av_tx_pma_ch_inst                                                                                                                                                                                                                                     ; tx_native    ;
;                   |av_xcvr_avmm:inst_av_xcvr_avmm|                                                                                                               ; 9.2 (2.0)            ; 9.4 (2.1)                        ; 0.2 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (3)              ; 8 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm                                                                                                                                                                                                                                                                                            ; tx_native    ;
;                      |av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|                                                                            ; 7.2 (7.2)            ; 7.3 (7.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst                                                                                                                                                                                                                             ; tx_native    ;
;                |av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|                                                  ; 7.2 (1.0)            ; 7.2 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (2)              ; 8 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls                                                                                                                                                                                                                                                                                                                               ; tx_native    ;
;                   |av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|                                                                                           ; 6.2 (5.8)            ; 6.2 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 7 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst                                                                                                                                                                                                                                                                            ; tx_native    ;
;                      |alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst|                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_plls:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|av_xcvr_avmm_csr:pll[0].avmm.av_xcvr_avmm_csr_inst|alt_xcvr_resync:gen_status_reg_pll.alt_xcvr_resync_inst                                                                                                                                                                                                                    ; tx_native    ;
;          |tx_reconfig:tx_reconfig_inst0|                                                                                                                         ; 461.0 (0.0)          ; 473.4 (0.0)                      ; 12.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 792 (0)             ; 460 (0)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; tx_reconfig  ;
;             |alt_xcvr_reconfig:tx_reconfig_inst|                                                                                                                 ; 461.0 (4.7)          ; 473.4 (4.7)                      ; 12.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 792 (8)             ; 460 (3)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst                                                                                                                                                                                                                                                                                                                                                                                                                            ; tx_reconfig  ;
;                |alt_xcvr_arbiter:arbiter|                                                                                                                        ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_arbiter:arbiter                                                                                                                                                                                                                                                                                                                                                                                                   ; tx_reconfig  ;
;                |alt_xcvr_reconfig_analog:analog.sc_analog|                                                                                                       ; 38.9 (0.0)           ; 38.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog                                                                                                                                                                                                                                                                                                                                                                                  ; tx_reconfig  ;
;                   |alt_xcvr_reconfig_analog_av:reconfig_analog_cv|                                                                                               ; 38.9 (0.0)           ; 38.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv                                                                                                                                                                                                                                                                                                                                   ; tx_reconfig  ;
;                      |alt_xreconf_cif:inst_xreconf_cif|                                                                                                          ; 38.9 (0.0)           ; 38.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (0)              ; 29 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif                                                                                                                                                                                                                                                                                                  ; tx_reconfig  ;
;                         |alt_xreconf_basic_acq:inst_basic_acq|                                                                                                   ; 38.9 (38.9)          ; 38.9 (38.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_av:reconfig_analog_cv|alt_xreconf_cif:inst_xreconf_cif|alt_xreconf_basic_acq:inst_basic_acq                                                                                                                                                                                                                                                             ; tx_reconfig  ;
;                |alt_xcvr_reconfig_basic:basic|                                                                                                                   ; 151.9 (0.0)          ; 151.9 (0.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 276 (0)             ; 153 (0)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic                                                                                                                                                                                                                                                                                                                                                                                              ; tx_reconfig  ;
;                   |av_xcvr_reconfig_basic:a5|                                                                                                                    ; 151.9 (10.3)         ; 151.9 (10.3)                     ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 276 (22)            ; 153 (17)                  ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5                                                                                                                                                                                                                                                                                                                                                                    ; tx_reconfig  ;
;                      |alt_xcvr_arbiter:pif[0].pif_arb|                                                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[0].pif_arb                                                                                                                                                                                                                                                                                                                                    ; tx_reconfig  ;
;                      |alt_xcvr_arbiter:pif[1].pif_arb|                                                                                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|alt_xcvr_arbiter:pif[1].pif_arb                                                                                                                                                                                                                                                                                                                                    ; tx_reconfig  ;
;                      |av_xrbasic_lif:lif[0].logical_if|                                                                                                          ; 140.4 (38.1)         ; 140.6 (38.1)                     ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 252 (79)            ; 134 (6)                   ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if                                                                                                                                                                                                                                                                                                                                   ; tx_reconfig  ;
;                         |av_xrbasic_lif_csr:lif_csr|                                                                                                             ; 94.3 (88.0)          ; 95.7 (89.4)                      ; 1.3 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 157 (147)           ; 128 (116)                 ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr                                                                                                                                                                                                                                                                                                        ; tx_reconfig  ;
;                            |av_xrbasic_l2p_addr:l2paddr|                                                                                                         ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_addr:l2paddr                                                                                                                                                                                                                                                                            ; tx_reconfig  ;
;                            |av_xrbasic_l2p_rom:l2pch|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch                                                                                                                                                                                                                                                                               ; tx_reconfig  ;
;                               |altsyncram:rom_l2p_ch_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0                                                                                                                                                                                                                                                   ; work         ;
;                                  |altsyncram_ee12:auto_generated|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 2     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_ee12:auto_generated                                                                                                                                                                                                                    ; work         ;
;                         |csr_mux:pif_tbus_mux|                                                                                                                   ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux                                                                                                                                                                                                                                                                                                              ; tx_reconfig  ;
;                |alt_xcvr_reconfig_cal_seq:cal_seq|                                                                                                               ; -0.2 (-0.2)          ; 0.7 (0.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_cal_seq:cal_seq                                                                                                                                                                                                                                                                                                                                                                                          ; tx_reconfig  ;
;                |alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|                                                                                          ; 263.3 (0.0)          ; 275.2 (0.0)                      ; 11.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 443 (0)             ; 270 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset                                                                                                                                                                                                                                                                                                                                                                     ; tx_reconfig  ;
;                   |alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|                                                                              ; 263.3 (102.2)        ; 275.2 (104.8)                    ; 11.9 (2.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 443 (156)           ; 270 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av                                                                                                                                                                                                                                                                                                     ; tx_reconfig  ;
;                      |alt_arbiter_acq:mutex_inst|                                                                                                                ; 4.3 (4.3)            ; 4.8 (4.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_arbiter_acq:mutex_inst                                                                                                                                                                                                                                                                          ; tx_reconfig  ;
;                      |alt_cal_av:alt_cal_inst|                                                                                                                   ; 156.8 (154.8)        ; 165.6 (159.6)                    ; 8.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 276 (264)           ; 163 (155)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst                                                                                                                                                                                                                                                                             ; work         ;
;                         |alt_cal_edge_detect:pd0_det|                                                                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det                                                                                                                                                                                                                                                 ; work         ;
;                         |alt_cal_edge_detect:pd180_det|                                                                                                          ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det                                                                                                                                                                                                                                               ; work         ;
;                         |alt_cal_edge_detect:pd270_det|                                                                                                          ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det                                                                                                                                                                                                                                               ; work         ;
;                         |alt_cal_edge_detect:pd90_det|                                                                                                           ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det                                                                                                                                                                                                                                                ; work         ;
;                |alt_xcvr_resync:inst_reconfig_reset_sync|                                                                                                        ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync                                                                                                                                                                                                                                                                                                                                                                                   ; tx_reconfig  ;
;          |tx_reset:tx_reset_inst0|                                                                                                                               ; 9.4 (0.0)            ; 12.1 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 23 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reset:tx_reset_inst0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; tx_reset     ;
;             |altera_xcvr_reset_control:tx_reset_inst|                                                                                                            ; 9.4 (0.5)            ; 12.1 (0.5)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (1)              ; 23 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst                                                                                                                                                                                                                                                                                                                                                                                                                             ; tx_reset     ;
;                |alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|                                                                                              ; 4.5 (4.5)            ; 5.3 (5.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown                                                                                                                                                                                                                                                                                                                                                                          ; tx_reset     ;
;                |alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|                                                                                ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset                                                                                                                                                                                                                                                                                                                                                            ; tx_reset     ;
;                |alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready|                                                                                       ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready                                                                                                                                                                                                                                                                                                                                                                   ; tx_reset     ;
;                |alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset|                                                                                              ; -0.2 (-0.2)          ; 1.0 (1.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset                                                                                                                                                                                                                                                                                                                                                                          ; tx_reset     ;
;                |alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|                                                                                            ; 0.9 (0.9)            ; 1.4 (1.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |C5G|system:u0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy                                                                                                                                                                                                                                                                                                                                                                        ; tx_reset     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                 ;
+-----------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name            ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-----------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+
; LEDR[0]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DDR2LP_DM[0]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DM[1]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DM[2]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DM[3]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; SMA_GXB_TX_p    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DDR2LP_CS_n[0]  ; Output   ; --    ; --   ; --   ; --   ; (3)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[0]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[1]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[2]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[3]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[4]    ; Output   ; --    ; --   ; --   ; --   ; (2)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[5]    ; Output   ; --    ; --   ; --   ; --   ; (1)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[6]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[7]    ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[8]    ; Output   ; --    ; --   ; --   ; --   ; (4)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CA[9]    ; Output   ; --    ; --   ; --   ; --   ; (3)  ; --    ; (0)    ; --                     ; --                       ;
; DDR2LP_CK_n     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_CK_p     ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_CKE[0]   ; Output   ; --    ; --   ; --   ; --   ; (0)  ; --    ; (0)    ; --                     ; --                       ;
; LEDG[0]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[1]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[2]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[3]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[4]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[5]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[6]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDG[7]         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_125_p     ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B6A    ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B7A    ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B8A    ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]          ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]          ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]          ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[3]          ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; DDR2LP_CKE[1]   ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; (0)    ; --                     ; --                       ;
; DDR2LP_CS_n[1]  ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (31)  ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[0]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[1]    ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[2]    ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[3]    ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[4]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[5]    ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[6]    ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[7]    ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[8]    ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[9]    ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[10]   ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[11]   ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[12]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[13]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[14]   ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[15]   ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[16]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[17]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[18]   ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[19]   ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[20]   ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[21]   ; Bidir    ; (5)   ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[22]   ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[23]   ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[24]   ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[25]   ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[26]   ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[27]   ; Bidir    ; (7)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[28]   ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (1)  ; (1)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[29]   ; Bidir    ; (4)   ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[30]   ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQ[31]   ; Bidir    ; (6)   ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DDR2LP_DQS_n[0] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_n[1] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_n[2] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_n[3] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_p[0] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_p[1] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_p[2] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_DQS_p[3] ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DDR2LP_OCT_RZQ  ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CPU_RESET_n     ; Input    ; --    ; --   ; (0)  ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; REFCLK_p0       ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; CLOCK_50_B5B    ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; SMA_GXB_TX_p(n) ; Output   ; --    ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; CLOCK_125_p(n)  ; Input    ; --    ; --   ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; REFCLK_p0(n)    ; Input    ; --    ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+-----------------+----------+-------+------+------+------+------+-------+--------+------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                           ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; CLOCK_125_p                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; CLOCK_50_B6A                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; CLOCK_50_B7A                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; CLOCK_50_B8A                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; KEY[2]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; KEY[3]                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; DDR2LP_DQ[0]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[1]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[2]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[3]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[4]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[5]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[6]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[7]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[8]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[9]                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[10]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[11]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[12]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[13]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[14]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[15]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[16]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[17]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[18]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[19]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[20]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[21]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[22]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[23]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[24]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[25]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[26]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[27]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[28]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[29]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[30]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQ[31]                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; DDR2LP_DQS_n[0]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DDR2LP_DQS_n[1]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DDR2LP_DQS_n[2]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DDR2LP_DQS_n[3]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DDR2LP_DQS_p[0]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DDR2LP_DQS_p[1]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DDR2LP_DQS_p[2]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DDR2LP_DQS_p[3]                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; DDR2LP_OCT_RZQ                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; CPU_RESET_n                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|hphy_inst                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst                                                                                                                                                                                                                                               ; 1                 ; 0       ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|comb~0                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
;      - system:u0|system_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 1                 ; 0       ;
;      - system:u0|system_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 1                 ; 0       ;
;      - system:u0|system_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1                 ; 0       ;
;      - system:u0|system_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1                 ; 0       ;
;      - system:u0|system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 1                 ; 0       ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_reset:ureset|phy_reset_n                                                                                                                                                            ; 1                 ; 0       ;
;      - system:u0|system_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1                 ; 0       ;
;      - system:u0|system_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1                 ; 0       ;
;      - system:u0|system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1                 ; 0       ;
;      - system:u0|system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1                 ; 0       ;
;      - system:u0|system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                               ; 1                 ; 0       ;
;      - system:u0|system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                ; 1                 ; 0       ;
;      - system:u0|system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                ; 1                 ; 0       ;
;      - system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
; REFCLK_p0                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; CLOCK_50_B5B                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; UART_RX                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                ; 0                 ; 0       ;
; CLOCK_125_p(n)                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; REFCLK_p0(n)                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Location                   ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50_B5B                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; PIN_R20                    ; 2226    ; Clock                                              ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; CPU_RESET_n                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PIN_AB24                   ; 17      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; REFCLK_p0~input~FITTER_INSERTED                                                                                                                                                                                                                                                                                                                                                                                                                                     ; REFCLKDIVIDER_X0_Y15_N8    ; 1845    ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y3_N3              ; 462     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                        ; JTAG_X0_Y3_N3              ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|BWHK8171_2                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X10_Y6_N25              ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X10_Y2_N23              ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                                                                                                                                                                                                                                                              ; FF_X14_Y9_N32              ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_0                                                                                                                                                                                                                                                                                                                                                 ; FF_X13_Y11_N35             ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_1                                                                                                                                                                                                                                                                                                                                                 ; FF_X13_Y11_N53             ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_2                                                                                                                                                                                                                                                                                                                                                 ; FF_X13_Y10_N50             ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_3                                                                                                                                                                                                                                                                                                                                                 ; FF_X15_Y10_N8              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_4                                                                                                                                                                                                                                                                                                                                                 ; FF_X15_Y10_N26             ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_5                                                                                                                                                                                                                                                                                                                                                 ; FF_X17_Y9_N50              ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_6                                                                                                                                                                                                                                                                                                                                                 ; FF_X15_Y9_N2               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_7                                                                                                                                                                                                                                                                                                                                                 ; FF_X15_Y9_N38              ; 22      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|ZNXJ5711_0                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X14_Y9_N54        ; 18      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|\SQHZ7915:14:AMGP4450_1                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y11_N33        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y1_N18         ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]~0                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X4_Y4_N45          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X4_Y4_N42          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X3_Y1_N48         ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y6_N24         ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y2_N57         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X8_Y2_N30         ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                            ; FF_X3_Y5_N11               ; 74      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                                                                                                                               ; LABCELL_X2_Y3_N36          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                                                 ; MLABCELL_X3_Y5_N42         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                                                    ; LABCELL_X1_Y2_N54          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                                                                                                                                    ; LABCELL_X2_Y6_N48          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~12                                                                                                                                   ; LABCELL_X2_Y6_N6           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~17                                                                                                                                   ; LABCELL_X2_Y6_N9           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~1                                                                                                                                      ; MLABCELL_X3_Y5_N21         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6                                                                                                                                      ; MLABCELL_X3_Y6_N33         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                                                                                                       ; LABCELL_X1_Y2_N36          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                                                                         ; LABCELL_X4_Y5_N0           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7                                                                                                                             ; LABCELL_X2_Y6_N42          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~10                                                                                                                            ; MLABCELL_X3_Y6_N0          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~15                                                                                                                            ; LABCELL_X2_Y6_N45          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~1                                                                                                               ; LABCELL_X1_Y2_N12          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~0                                                                                                          ; LABCELL_X1_Y2_N3           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; FF_X6_Y5_N26               ; 16      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; FF_X3_Y5_N20               ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                 ; FF_X3_Y5_N26               ; 53      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; FF_X3_Y4_N41               ; 120     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; FF_X3_Y5_N29               ; 19      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                                                          ; LABCELL_X4_Y5_N12          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                ; FF_X4_Y5_N26               ; 109     ; Async. clear, Clock enable, Sync. load             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                                                              ; LABCELL_X1_Y2_N21          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_ctrl_ld                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X25_Y21_N11             ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_ctrl_ld32                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X31_Y14_N17             ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_exc_active_no_break                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y20_N39        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_stall                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X31_Y14_N20             ; 809     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_wr_dst_reg~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y23_N21        ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|Add10~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X14_Y24_N30       ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y25_N54        ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X30_Y22_N59             ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_ic_fill_starting                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X32_Y22_N3        ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X27_Y22_N17             ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|D_src1_hazard_E                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y26_N21        ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_ctrl_mem8                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X25_Y22_N26             ; 21      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X28_Y22_N5              ; 6       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_src2[8]~0                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y24_N6         ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|E_st_data[23]~0                                                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X21_Y21_N30        ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|Equal296~0                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X28_Y24_N45        ; 35      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|F_stall~0                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X32_Y22_N12       ; 191     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|M_exc_break~0                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y20_N48        ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|W_ienable_reg_irq1_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y20_N42       ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X2_Y8_N54          ; 1213    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                                                      ; FF_X23_Y19_N13             ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_ap_offset[0]~0                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X27_Y19_N0         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y23_N54        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X28_Y23_N6         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y25_N24        ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|ic_tag_wren                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X28_Y23_N30        ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|address[8]                                                                                                                                                                                                                                                                                                                                                        ; FF_X28_Y14_N59             ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|jxuir                                                                                                                                                                                                           ; FF_X2_Y7_N7                ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0                                                                                                                                                                                          ; MLABCELL_X8_Y8_N39         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1                                                                                                                                                                                          ; MLABCELL_X14_Y8_N15        ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|take_action_ocimem_b                                                                                                                                                                                            ; MLABCELL_X8_Y8_N0          ; 37      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_sysclk:the_system_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                                                                                                                                                                               ; FF_X2_Y7_N26               ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[32]~18                                                                                                                                                                                                             ; MLABCELL_X6_Y6_N0          ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[32]~21                                                                                                                                                                                                             ; MLABCELL_X6_Y6_N57         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[36]~15                                                                                                                                                                                                             ; LABCELL_X9_Y6_N51          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[3]~10                                                                                                                                                                                                              ; MLABCELL_X6_Y6_N51         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[3]~9                                                                                                                                                                                                               ; MLABCELL_X8_Y6_N48         ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                                                                                                               ; LABCELL_X33_Y10_N42        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_avalon_reg:the_system_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y10_N45        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break|break_readreg[19]~0                                                                                                                                                                                                                                                                             ; MLABCELL_X8_Y8_N54         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_oci_break:the_system_cpu_cpu_nios2_oci_break|break_readreg[19]~1                                                                                                                                                                                                                                                                             ; LABCELL_X4_Y7_N54          ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonDReg[20]~12                                                                                                                                                                                                                                                                                        ; MLABCELL_X8_Y8_N27         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|MonDReg[31]~11                                                                                                                                                                                                                                                                                        ; LABCELL_X15_Y8_N39         ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|jtag_ram_rd~0                                                                                                                                                                                                                                                                                         ; MLABCELL_X8_Y6_N30         ; 14      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|ociram_wr_en~0                                                                                                                                                                                                                                                                                        ; LABCELL_X33_Y10_N39        ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[1]~0                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X1_Y8_N15          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|jupdate~1                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X2_Y8_N0           ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X9_Y11_N18         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|read~0                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X2_Y8_N48          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X2_Y8_N9           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y15_N6        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X33_Y15_N5              ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|ien_AF~0                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y15_N0        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X9_Y11_N51         ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X25_Y15_N56             ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2                                                                                                                                                                                                                                                                               ; LABCELL_X11_Y10_N57        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                               ; LABCELL_X13_Y13_N45        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X9_Y11_N21         ; 14      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_led_pio:led_pio|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y15_N6         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~2                                                                                                                                                                                                                                                                                ; LABCELL_X38_Y7_N54         ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[16]~3                                                                                                                                                                                                                                                                                ; LABCELL_X33_Y7_N9          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]~1                                                                                                                                                                                                                                                                                 ; LABCELL_X33_Y7_N27         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                                    ; LABCELL_X36_Y5_N24         ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~0                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y5_N57         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]~1                                                                                                                                                                                                                                                                                ; MLABCELL_X37_Y5_N18        ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~0                                                                                                                                                                                                                                                                            ; LABCELL_X40_Y5_N57         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]~4                                                                                                                                                                                                                                                                                ; MLABCELL_X37_Y5_N39        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X37_Y5_N3         ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                                              ; FF_X36_Y5_N44              ; 7       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                                              ; FF_X36_Y5_N41              ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                                         ; FF_X37_Y5_N11              ; 40      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                                                             ; FF_X40_Y5_N35              ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]~1                                                                                                                                                                                                                                                                    ; MLABCELL_X37_Y9_N12        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y9_N3          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y9_N57         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                                                              ; MLABCELL_X37_Y5_N15        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                                                               ; LABCELL_X38_Y9_N36         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y7_N24         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                                             ; LABCELL_X28_Y3_N18         ; 9       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|always2~1                                                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y7_N57         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X36_Y7_N33         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                             ; FF_X1_Y3_N32               ; 21      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                                                           ; LABCELL_X1_Y3_N21          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                                                                ; LABCELL_X1_Y3_N24          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                                  ; LABCELL_X35_Y5_N42         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                                   ; LABCELL_X22_Y5_N54         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                                            ; MLABCELL_X6_Y3_N21         ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                                                            ; LABCELL_X7_Y3_N48          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                                 ; MLABCELL_X14_Y2_N51        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                     ; FF_X7_Y5_N59               ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~1                                                                                                                                                                              ; MLABCELL_X6_Y4_N3          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                                                                 ; LABCELL_X1_Y4_N9           ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                                  ; FF_X9_Y2_N46               ; 8       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                                      ; LABCELL_X7_Y3_N24          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                                      ; LABCELL_X2_Y1_N0           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~10                                                                                                                                                                                    ; LABCELL_X9_Y2_N15          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                                        ; LABCELL_X7_Y3_N33          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                                         ; LABCELL_X7_Y3_N27          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]~0                                                                                                                                                                                       ; MLABCELL_X6_Y4_N24         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~3                                                                                                                                                                           ; LABCELL_X7_Y4_N54          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                                                                          ; LABCELL_X4_Y3_N54          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                                          ; MLABCELL_X8_Y3_N48         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                                                              ; FF_X2_Y2_N14               ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                                              ; MLABCELL_X6_Y2_N12         ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                                              ; MLABCELL_X6_Y2_N15         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                                           ; MLABCELL_X6_Y1_N0          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest~0                                                                                                                                                                                       ; LABCELL_X7_Y3_N12          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~1                                                                                                                                                                                     ; LABCELL_X7_Y4_N3           ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~10                                                                                                                                                                       ; LABCELL_X4_Y1_N30          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~0                                                                                                                                                                        ; LABCELL_X4_Y1_N54          ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                                                            ; LABCELL_X9_Y2_N0           ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                                                                                                                            ; LABCELL_X9_Y2_N33          ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                                          ; LABCELL_X7_Y4_N33          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                                                               ; MLABCELL_X6_Y4_N39         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                              ; FF_X8_Y3_N13               ; 43      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y5_N6          ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                                                           ; FF_X35_Y7_N47              ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|sent_esc~1                                                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y7_N6          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                    ; FF_X9_Y3_N29               ; 245     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                                                                                  ; CLKPHASESELECT_X17_Y0_N1   ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                      ; CLKPHASESELECT_X17_Y0_N4   ; 8       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                                                                                     ; CLKPHASESELECT_X40_Y0_N4   ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                      ; CLKPHASESELECT_X10_Y0_N4   ; 3       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                                                       ; PSEUDODIFFOUT_X18_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|system_mem_if_lpddr2_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                                                        ; PSEUDODIFFOUT_X18_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                                                                            ; PSEUDODIFFOUT_X34_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                                                                        ; PSEUDODIFFOUT_X34_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                                                                   ; CLKPHASESELECT_X32_Y0_N5   ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                                                                     ; DELAYCHAIN_X32_Y0_N14      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                                                                  ; CLKPHASESELECT_X32_Y0_N1   ; 12      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                                                                          ; DELAYCHAIN_X32_Y0_N19      ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                                                                       ; CLKPHASESELECT_X32_Y0_N6   ; 41      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                            ; DELAYCHAIN_X32_Y0_N64      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                            ; DELAYCHAIN_X32_Y0_N47      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                            ; DELAYCHAIN_X32_Y0_N81      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                            ; DELAYCHAIN_X34_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                            ; DELAYCHAIN_X36_Y0_N24      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                            ; DELAYCHAIN_X36_Y0_N7       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                            ; DELAYCHAIN_X36_Y0_N41      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                            ; DELAYCHAIN_X38_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                                                                            ; PSEUDODIFFOUT_X42_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                                                                        ; PSEUDODIFFOUT_X42_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                                                                   ; CLKPHASESELECT_X40_Y0_N5   ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                                                                     ; DELAYCHAIN_X40_Y0_N14      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                                                                  ; CLKPHASESELECT_X40_Y0_N1   ; 12      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                                                                          ; DELAYCHAIN_X40_Y0_N19      ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                                                                       ; CLKPHASESELECT_X40_Y0_N6   ; 41      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                            ; DELAYCHAIN_X40_Y0_N64      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                            ; DELAYCHAIN_X40_Y0_N47      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                            ; DELAYCHAIN_X40_Y0_N81      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                            ; DELAYCHAIN_X42_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                            ; DELAYCHAIN_X44_Y0_N24      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                            ; DELAYCHAIN_X44_Y0_N7       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                            ; DELAYCHAIN_X44_Y0_N41      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                            ; DELAYCHAIN_X46_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                                                                            ; PSEUDODIFFOUT_X50_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                                                                        ; PSEUDODIFFOUT_X50_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                                                                   ; CLKPHASESELECT_X48_Y0_N5   ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                                                                     ; DELAYCHAIN_X48_Y0_N14      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                                                                  ; CLKPHASESELECT_X48_Y0_N1   ; 12      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                                                                          ; DELAYCHAIN_X48_Y0_N19      ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                                                                       ; CLKPHASESELECT_X48_Y0_N6   ; 41      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                            ; DELAYCHAIN_X48_Y0_N64      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                            ; DELAYCHAIN_X48_Y0_N47      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                            ; DELAYCHAIN_X48_Y0_N81      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                            ; DELAYCHAIN_X50_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                            ; DELAYCHAIN_X51_Y0_N24      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                            ; DELAYCHAIN_X51_Y0_N7       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                            ; DELAYCHAIN_X51_Y0_N41      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                            ; DELAYCHAIN_X53_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe                                                                                                            ; PSEUDODIFFOUT_X57_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|diff_oe_bar                                                                                                        ; PSEUDODIFFOUT_X57_Y0_N3    ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dq_shifted_clock                                                                                                   ; CLKPHASESELECT_X55_Y0_N5   ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_enable_int                                                                                                     ; DELAYCHAIN_X55_Y0_N14      ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqs_shifted_clock                                                                                                  ; CLKPHASESELECT_X55_Y0_N1   ; 12      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|dqsbusout                                                                                                          ; DELAYCHAIN_X55_Y0_N19      ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|hr_seq_clock                                                                                                       ; CLKPHASESELECT_X55_Y0_N6   ; 41      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                            ; DELAYCHAIN_X55_Y0_N64      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                            ; DELAYCHAIN_X55_Y0_N47      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                            ; DELAYCHAIN_X55_Y0_N81      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                            ; DELAYCHAIN_X57_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                            ; DELAYCHAIN_X59_Y0_N24      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                            ; DELAYCHAIN_X59_Y0_N7       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                            ; DELAYCHAIN_X59_Y0_N41      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_acv_hard_io_pads:uio_pads|system_mem_if_lpddr2_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                            ; DELAYCHAIN_X61_Y0_N58      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_reset:ureset|phy_reset_n                                                                                                                                                                                                                                                         ; LABCELL_X27_Y8_N0          ; 17      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_reset:ureset|system_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk|reset_reg[1]                                                                                                                                                                                               ; FF_X58_Y1_N2               ; 5       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_reset:ureset|system_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                                                                                              ; FF_X53_Y4_N56              ; 174     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                  ; PLLLVDSOUTPUT_X68_Y2_N2    ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LVDSCLK                                                                                                                                                                                                                                                                                                                                 ; PLLLVDSOUTPUT_X68_Y2_N2    ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT                                                                                                                                                                                                                                                                                                                                       ; PLLDLLOUTPUT_X68_Y7_N2     ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll3~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                      ; PLLLVDSOUTPUT_X68_Y1_N2    ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X68_Y2_N1 ; 9       ; Clock                                              ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_half_clk                                                                                                                                                                                                                                                                                                                                                   ; PLLOUTPUTCOUNTER_X68_Y0_N1 ; 917     ; Clock                                              ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X68_Y3_N1 ; 2059    ; Clock                                              ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                                                                                                                                     ; PLLOUTPUTCOUNTER_X68_Y5_N1 ; 280     ; Clock                                              ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_locked                                                                                                                                                                                                                                                                                                                                                         ; FRACTIONALPLL_X68_Y1_N0    ; 3       ; Async. load                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X50_Y9_N39        ; 65      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                                                                                                                                                                             ; FF_X49_Y12_N20             ; 64      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wait_rise                                                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y9_N54         ; 55      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                                                                                                                         ; FF_X46_Y11_N59             ; 53      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X46_Y12_N57        ; 72      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                                                                                                                      ; FF_X41_Y9_N8               ; 58      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[18]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X45_Y11_N57        ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                                                                                                                                                                                         ; FF_X54_Y7_N20              ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal0~0                                                                                                                                                                                                                                                                                                        ; MLABCELL_X47_Y12_N21       ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y10_N27        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~1                                                                                                                                                                                                                                                                                               ; MLABCELL_X42_Y11_N33       ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~0                                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y11_N48       ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y11_N45        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y12_N27        ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                                                                                                                                  ; FF_X41_Y12_N56             ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                                                                                                                                                       ; MLABCELL_X42_Y11_N3        ; 2       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                                                                                                                                                                                         ; FF_X54_Y7_N26              ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                                                                                                                             ; FF_X46_Y12_N11             ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[4]~0                                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y13_N39        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y14_N42        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X51_Y13_N3         ; 16      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~1                                                                                                                                                                                                                                                                                                       ; MLABCELL_X50_Y12_N0        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                                                                                                                                                  ; FF_X51_Y4_N16              ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                   ; FF_X51_Y4_N14              ; 1691    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal15~2                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X50_Y1_N27        ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~2                                                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y4_N42         ; 22      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~3                                                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y4_N45         ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~4                                                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y7_N27         ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always15~5                                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y7_N51         ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always5~0                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y7_N48        ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always8~0                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y3_N12        ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[0][5]~7                                                                                                                                                                                                                                                                                                        ; LABCELL_X48_Y4_N48         ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[1][11]~23                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y4_N54         ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[2][10]~15                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y4_N12         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sample_counter[3][6]~31                                                                                                                                                                                                                                                                                                       ; LABCELL_X41_Y4_N54         ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[16]~0                                                                                                                                                                                                                                                                                                              ; MLABCELL_X50_Y1_N51        ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p[0][13]~7                                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y3_N42        ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_cfg_curr_p~2                                                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y3_N15        ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_ena[0]~0                                                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y3_N39        ; 33      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_next[20]~4                                                                                                                                                                                                                                                                                                         ; LABCELL_X48_Y3_N51         ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                                                                                                                                                                                                                 ; FF_X46_Y3_N11              ; 24      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[0]~1                                                                                                                                                                                    ; LABCELL_X43_Y7_N39         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[1]~0                                                                                                                                                                                    ; LABCELL_X40_Y7_N39         ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal10~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X63_Y5_N24         ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|Equal9~2                                                                                                                                                                                                                                                                                                                      ; LABCELL_X63_Y5_N57         ; 12      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr25                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X50_Y8_N57        ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|WideOr26                                                                                                                                                                                                                                                                                                                      ; LABCELL_X49_Y8_N33         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|afi_seq_busy[0]                                                                                                                                                                                                                                                                                                               ; LABCELL_X54_Y11_N9         ; 28      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|always3~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X56_Y11_N57        ; 28      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_prdc_ack~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X54_Y11_N0         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_IDLE                                                                                                                                                                                                                                                                                                  ; FF_X49_Y8_N53              ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_REFRESH                                                                                                                                                                                                                                                                                               ; FF_X63_Y5_N50              ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_UPDATE                                                                                                                                                                                                                                                                                                ; FF_X49_Y5_N53              ; 56      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_DELAY                                                                                                                                                                                                                                                                                              ; FF_X50_Y8_N11              ; 80      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|avl_state.TRK_MGR_STATE_WR_PHASE                                                                                                                                                                                                                                                                                              ; FF_X55_Y11_N11             ; 46      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[12]~0                                                                                                                                                                                                                                                                                                                   ; LABCELL_X59_Y11_N57        ; 39      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|count[12]~3                                                                                                                                                                                                                                                                                                                   ; LABCELL_X59_Y11_N3         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|delay[31]~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X50_Y8_N51        ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_counter[19]~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X54_Y10_N57        ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|longidle_outer_loop[17]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y8_N48         ; 48      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase[31]~0                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X50_Y8_N12        ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result[7]~20                                                                                                                                                                                                                                                                                                            ; LABCELL_X61_Y9_N36         ; 34      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|phase_result[7]~24                                                                                                                                                                                                                                                                                                            ; MLABCELL_X60_Y13_N18       ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|refresh_cnt[6]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X65_Y8_N51         ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~12                                                                                                                                                                                                                                                                                                                   ; LABCELL_X58_Y8_N3          ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~29                                                                                                                                                                                                                                                                                                                   ; LABCELL_X58_Y7_N54         ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~30                                                                                                                                                                                                                                                                                                                   ; LABCELL_X59_Y9_N24         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~47                                                                                                                                                                                                                                                                                                                   ; LABCELL_X58_Y7_N18         ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~48                                                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y9_N39         ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~49                                                                                                                                                                                                                                                                                                                   ; LABCELL_X58_Y7_N6          ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~50                                                                                                                                                                                                                                                                                                                   ; LABCELL_X58_Y7_N39         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~52                                                                                                                                                                                                                                                                                                                   ; LABCELL_X58_Y7_N0          ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~53                                                                                                                                                                                                                                                                                                                   ; LABCELL_X59_Y7_N54         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~54                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X60_Y7_N36        ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~55                                                                                                                                                                                                                                                                                                                   ; LABCELL_X58_Y7_N30         ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|reg_file~6                                                                                                                                                                                                                                                                                                                    ; LABCELL_X59_Y7_N42         ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|sample[31]~0                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X50_Y8_N33        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|substate[4]~3                                                                                                                                                                                                                                                                                                                 ; LABCELL_X63_Y8_N54         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trfc[0]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X63_Y5_N54         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst|trkm_writedata[28]~0                                                                                                                                                                                                                                                                                                          ; MLABCELL_X55_Y14_N36       ; 25      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                       ; LABCELL_X54_Y4_N54         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_mem_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; MLABCELL_X47_Y11_N51       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                          ; LABCELL_X48_Y8_N33         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                           ; MLABCELL_X47_Y9_N3         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; LABCELL_X48_Y8_N15         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_agent|m0_write                                                                                                                                                                                                                                ; MLABCELL_X50_Y9_N0         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator|av_readdata_pre[26]~0                                                                                                                                                                                                         ; LABCELL_X65_Y6_N57         ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:seq_bridge_m0_limiter|save_dest_id~0                                                                                                                                                                                                                                  ; LABCELL_X49_Y11_N54        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter|save_dest_id~0                                                                                                                                                                                                                               ; MLABCELL_X50_Y9_N33        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X28_Y14_N15        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|internal_out_ready~2                                                                                                                                                                                                                                                                                                                         ; LABCELL_X28_Y7_N3          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X28_Y7_N27         ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y7_N0          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y7_N57         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y7_N12         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y9_N27         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y7_N45        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always14~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y10_N54        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always15~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y9_N33         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always16~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y11_N36        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always17~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y11_N54        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always18~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y8_N33         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always19~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y12_N39        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y5_N45         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always20~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y10_N0         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always21~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y8_N21         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always22~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y9_N36         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always23~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y6_N54         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always24~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y4_N45         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always25~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y8_N18         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always26~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y10_N27       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always27~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y8_N39         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always28~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y8_N27         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always29~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X32_Y8_N12        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y5_N57         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always30~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y4_N42         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always31~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y4_N3          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always32~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y6_N0          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always33~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y5_N45        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always34~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y6_N3          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always35~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y6_N33         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always36~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y6_N12         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always37~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y4_N21        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always38~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X25_Y11_N54       ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always39~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X19_Y8_N27        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X28_Y5_N27         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always40~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y7_N0          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always41~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y7_N27         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always42~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y4_N0          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always43~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y3_N3          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always44~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y10_N30        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always45~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y6_N3          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always46~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y8_N30         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always47~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X28_Y8_N33         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X30_Y5_N21         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y5_N57         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y8_N6          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X32_Y8_N45        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X33_Y9_N54         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X32_Y9_N0         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y9_N32              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y9_N5               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y9_N44              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y9_N47              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[14]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y9_N14              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[15]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y9_N35              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y8_N14              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[17]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y8_N44              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[18]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y8_N38              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[19]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y8_N17              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                    ; FF_X25_Y8_N29              ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y8_N6          ; 47      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[20]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N26              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[21]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N47              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[22]                                                                                                                                                                                                                                                                                                                                   ; FF_X25_Y8_N20              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[23]                                                                                                                                                                                                                                                                                                                                   ; FF_X25_Y8_N53              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[24]                                                                                                                                                                                                                                                                                                                                   ; FF_X25_Y8_N38              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[25]                                                                                                                                                                                                                                                                                                                                   ; FF_X25_Y8_N50              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[26]                                                                                                                                                                                                                                                                                                                                   ; FF_X25_Y8_N56              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[27]                                                                                                                                                                                                                                                                                                                                   ; FF_X25_Y8_N41              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[28]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y8_N23              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[29]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y8_N20              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                                                    ; FF_X25_Y8_N26              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[30]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y8_N53              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[31]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y8_N11              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[32]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y8_N47              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[33]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y8_N50              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[34]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N17              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[35]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N14              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[36]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N5               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[37]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N11              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[38]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N20              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[39]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N41              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y9_N26              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[40]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N2               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[41]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N59              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[42]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N35              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[43]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N38              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[44]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N56              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[45]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N29              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[46]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N8               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[47]                                                                                                                                                                                                                                                                                                                                   ; FF_X23_Y7_N50              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y9_N8               ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y9_N41              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y9_N59              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y9_N17              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y9_N20              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y9_N53              ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rsp_fifo|write~1                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y8_N0          ; 47      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y18_N45       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y14_N0         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sgdma_0_csr_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y14_N15        ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~1                                                                                                                                                                                                                                                                                                 ; LABCELL_X33_Y16_N36        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                     ; LABCELL_X35_Y14_N36        ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y10_N42        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y9_N21         ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y7_N39         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y9_N48         ; 69      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X21_Y8_N24         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y16_N33        ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y17_N42        ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y8_N39         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                                                                                                        ; LABCELL_X22_Y12_N15        ; 104     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                                                                                   ; LABCELL_X28_Y12_N54        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                                                                                                        ; LABCELL_X21_Y9_N57         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                                                                                                        ; MLABCELL_X32_Y12_N54       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y10_N30        ; 36      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y16_N39        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y10_N48        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                                                                         ; LABCELL_X31_Y14_N30        ; 70      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:sgdma_0_m_read_agent|av_readdatavalid~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X28_Y13_N30        ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sgdma_0_csr_agent|m0_read~0                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y16_N3         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|save_dest_id~1                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y19_N3         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X21_Y8_N0          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y8_N15         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X28_Y14_N51        ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X28_Y14_N30        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y18_N54       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|system_mm_interconnect_0_cmd_mux_004:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y18_N12       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_onchip_mem:onchip_mem|wren~1                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y18_N0        ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                                   ; FF_X31_Y21_N4              ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                    ; FF_X31_Y21_N26             ; 738     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                ; FF_X30_Y11_N56             ; 418     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_rst_controller_001:rst_controller_002|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                ; FF_X30_Y11_N32             ; 48      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                ; FF_X23_Y10_N14             ; 912     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y9_N36         ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|comb~2                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y9_N15         ; 62      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|reset_n                                                                                                                                                                                                                                                                                                                                                                                                                            ; FF_X31_Y10_N38             ; 872     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|always19~0                                                                                                                                                                                                                                                     ; LABCELL_X41_Y16_N51        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|always2~0                                                                                                                                                                                                                                                      ; MLABCELL_X37_Y17_N24       ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|control_reg_en~1                                                                                                                                                                                                                                               ; LABCELL_X36_Y15_N57        ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|csr_readdata[8]~0                                                                                                                                                                                                                                              ; MLABCELL_X37_Y14_N39       ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|descriptor_pointer_lower_reg_en                                                                                                                                                                                                                                ; MLABCELL_X37_Y14_N54       ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|descriptor_pointer_upper_reg_en~0                                                                                                                                                                                                                              ; LABCELL_X36_Y15_N27        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|descriptor_read_read_rising                                                                                                                                                                                                                                    ; LABCELL_X18_Y12_N15        ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|control_status_slave_which_resides_within_system_sgdma_0:the_control_status_slave_which_resides_within_system_sgdma_0|do_restart                                                                                                                                                                                                                                                     ; FF_X37_Y17_N5              ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_vsv:auto_generated|cntr_d1h:cntr5|counter_reg_bit0~0                                                                                                                                                                       ; LABCELL_X40_Y16_N15        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_vsv:auto_generated|dffe6                                                                                                                                                                                                   ; FF_X40_Y16_N26             ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_usv:auto_generated|cntr_b1h:cntr5|counter_reg_bit0~0                                                                                                                                                                       ; LABCELL_X40_Y18_N57        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_usv:auto_generated|dffe6                                                                                                                                                                                                   ; FF_X40_Y16_N49             ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_duv:auto_generated|cntr_d1h:cntr5|counter_reg_bit0~0                                                                                                                                                                       ; MLABCELL_X19_Y13_N57       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_duv:auto_generated|dffe6                                                                                                                                                                                                   ; FF_X19_Y13_N19             ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|always10~0                                                                                                                                                                                                                                                               ; LABCELL_X35_Y15_N9         ; 88      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|always10~1                                                                                                                                                                                                                                                               ; LABCELL_X40_Y18_N21        ; 88      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|desc_reg_en                                                                                                                                                                                                                                                              ; LABCELL_X36_Y18_N12        ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_read                                                                                                                                                                                                                                                     ; FF_X36_Y18_N17             ; 46      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|_~0        ; LABCELL_X40_Y13_N51        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|valid_rreq ; MLABCELL_X37_Y18_N57       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo:the_descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo|scfifo:descriptor_read_which_resides_within_system_sgdma_0_control_bits_fifo_controlbitsfifo|a_fffifo:subfifo|valid_wreq ; MLABCELL_X37_Y18_N48       ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_write_which_resides_within_system_sgdma_0:the_descriptor_write_which_resides_within_system_sgdma_0|controlbitsfifo_rdreq                                                                                                                                                                                                                                                  ; FF_X41_Y16_N14             ; 21      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|_~3                                                                                                                                                                                                                                                                    ; LABCELL_X38_Y18_N27        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|empty_dff                                                                                                                                                                                                                                                              ; FF_X38_Y18_N8              ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|valid_rreq                                                                                                                                                                                                                                                             ; LABCELL_X21_Y14_N12        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|valid_wreq                                                                                                                                                                                                                                                             ; LABCELL_X36_Y18_N36        ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_grabber:the_system_sgdma_0_command_grabber|command_valid                                                                                                                                                                                                                                                                                                                                                    ; FF_X35_Y19_N14             ; 50      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|_~0                                                                                                                                                                                                                                                                               ; MLABCELL_X37_Y20_N27       ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_i3f:auto_generated|counter_reg_bit[0]                                                                                                                                                                                                                     ; FF_X37_Y20_N26             ; 31      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_rreq                                                                                                                                                                                                                                                                        ; MLABCELL_X37_Y18_N3        ; 28      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_desc_address_fifo:the_system_sgdma_0_desc_address_fifo|scfifo:system_sgdma_0_desc_address_fifo_desc_address_fifo|a_fffifo:subfifo|valid_wreq                                                                                                                                                                                                                                                                        ; MLABCELL_X37_Y18_N0        ; 58      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|Equal1~2                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X40_Y20_N24        ; 59      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|m_read_address[23]~0                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X38_Y20_N3         ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|received_data_counter[10]~1                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X37_Y20_N51       ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|transactions_in_queue~0                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X22_Y16_N51        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|transactions_left_to_post[15]~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y20_N45        ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_read:the_system_sgdma_0_m_read|transactions_left_to_post[15]~1                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X38_Y20_N0         ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|source_stream_valid_reg                                                                                                                                                                                                                                                                                                                                                    ; FF_X23_Y28_N17             ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo|_~7                                                                                                                                                                                   ; LABCELL_X23_Y28_N12        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo|_~8                                                                                                                                                                                   ; MLABCELL_X25_Y28_N54       ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo|valid_rreq~0                                                                                                                                                                          ; LABCELL_X22_Y28_N42        ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo|valid_wreq                                                                                                                                                                            ; MLABCELL_X25_Y28_N21       ; 21      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo|scfifo_7b91:auto_generated|a_dpfifo_eh91:dpfifo|_~3                                                                                                                                                                                                                                                ; LABCELL_X38_Y20_N54        ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo|scfifo_7b91:auto_generated|a_dpfifo_eh91:dpfifo|valid_rreq                                                                                                                                                                                                                                         ; LABCELL_X38_Y20_N15        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo|scfifo_7b91:auto_generated|a_dpfifo_eh91:dpfifo|valid_wreq~1                                                                                                                                                                                                                                       ; LABCELL_X38_Y20_N36        ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sys_clk_timer:sys_clk_timer|always0~0                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y15_N15        ; 42      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sys_clk_timer:sys_clk_timer|always0~1                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X21_Y15_N33        ; 43      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sys_clk_timer:sys_clk_timer|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X21_Y15_N39        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sys_clk_timer:sys_clk_timer|period_h_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X21_Y16_N33        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sys_clk_timer:sys_clk_timer|period_l_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X21_Y16_N45        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_sys_clk_timer:sys_clk_timer|snap_strobe~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X21_Y15_N18        ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_uart:uart|system_uart_regs:the_system_uart_regs|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y17_N12        ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_uart:uart|system_uart_regs:the_system_uart_regs|tx_wr_strobe~0                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X23_Y17_N0         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|got_new_char                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X21_Y17_N30        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_uart:uart|system_uart_rx:the_system_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X17_Y18_N57        ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|system_uart:uart|system_uart_tx:the_system_uart_tx|always4~0                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X18_Y17_N33        ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_uart:uart|system_uart_tx:the_system_uart_tx|do_load_shifter                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X18_Y17_N50             ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|system_uart:uart|system_uart_tx:the_system_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y17_N36        ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|Equal0~5                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X21_Y35_N18        ; 14      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|start~0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X21_Y35_N27        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|av_xcvr_avmm_csr:avmm_interface_insts[0].sv_xcvr_avmm_csr_inst|always3~0                                                                                                                                                                         ; LABCELL_X15_Y40_N42        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|always0~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X10_Y43_N54        ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always0~0                                                                                                                                                                                                                                                    ; LABCELL_X15_Y42_N30        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always1~0                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y41_N57       ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|always6~2                                                                                                                                                                                                                                                    ; MLABCELL_X14_Y41_N51       ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|basic_reconfig_readdata[28]~0                                                                                                                                                                                                                                ; LABCELL_X13_Y42_N24        ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reco_addr[0]~1                                                                                                                                                                                                                                               ; MLABCELL_X14_Y41_N3        ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_addr[10]~0                                                                                                                                                                                                                                               ; MLABCELL_X14_Y41_N24       ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[17]~1                                                                                                                                                                                                                                             ; LABCELL_X21_Y41_N48        ; 18      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_rwdata[17]~2                                                                                                                                                                                                                                             ; LABCELL_X21_Y41_N6         ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|reg_write_incr~0                                                                                                                                                                                                                                             ; LABCELL_X11_Y42_N45        ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[0]                                                                                                                                                                                                                                                      ; LABCELL_X11_Y42_N54        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[1]                                                                                                                                                                                                                                                      ; LABCELL_X23_Y45_N30        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[2]                                                                                                                                                                                                                                                      ; LABCELL_X11_Y42_N42        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|csr_mux:pif_tbus_mux|out_narrow[3]                                                                                                                                                                                                                                                      ; LABCELL_X13_Y43_N42        ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|reg_init[5]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y43_N57        ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd0_det|pd_xor~0                                                                                                                                                                                              ; LABCELL_X11_Y44_N51        ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd180_det|pd_xor~0                                                                                                                                                                                            ; LABCELL_X17_Y45_N15        ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|pd_xor~0                                                                                                                                                                                            ; LABCELL_X21_Y46_N51        ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd90_det|pd_xor~0                                                                                                                                                                                             ; LABCELL_X23_Y45_N12        ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd0_l[3]~2                                                                                                                                                                                                                    ; LABCELL_X21_Y46_N6         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd180_l[1]~1                                                                                                                                                                                                                  ; LABCELL_X17_Y45_N18        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd270_l[0]~1                                                                                                                                                                                                                  ; LABCELL_X17_Y45_N36        ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|cal_pd90_l[0]~1                                                                                                                                                                                                                   ; LABCELL_X17_Y46_N27        ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[4]~0                                                                                                                                                                                                                      ; MLABCELL_X19_Y46_N30       ; 8       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|counter[4]~1                                                                                                                                                                                                                      ; MLABCELL_X19_Y46_N54       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|dataout[0]~4                                                                                                                                                                                                                      ; LABCELL_X18_Y45_N18        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_0[0]~1                                                                                                                                                                                                                         ; LABCELL_X21_Y44_N0         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|pd_0_p[0]~0                                                                                                                                                                                                                       ; MLABCELL_X19_Y46_N48       ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|recal_counter[1]~0                                                                                                                                                                                                                ; MLABCELL_X19_Y46_N45       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.DPRIO_WRITE                                                                                                                                                                                                                 ; FF_X17_Y46_N35             ; 14      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|state.SAMPLE_TB                                                                                                                                                                                                                   ; FF_X19_Y46_N35             ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_dprio_datain[15]~0                                                                                                                                                                                                                                ; LABCELL_X17_Y42_N42        ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_remap_addr[1]~0                                                                                                                                                                                                                                   ; MLABCELL_X19_Y41_N9        ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_remap_addr[1]~1                                                                                                                                                                                                                                   ; LABCELL_X18_Y43_N9         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[13]~12                                                                                                                                                                                                                                  ; MLABCELL_X14_Y44_N21       ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[14]~13                                                                                                                                                                                                                                  ; MLABCELL_X14_Y44_N18       ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|master_write_data[9]~7                                                                                                                                                                                                                                    ; MLABCELL_X19_Y44_N9        ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|prev_logical_channel[9]~0                                                                                                                                                                                                                                 ; LABCELL_X18_Y45_N24        ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_resync:inst_reconfig_reset_sync|resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                                                                              ; FF_X10_Y43_N56             ; 131     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|ifsel_notdone_resync                                                                                                                                                                                                                                                                                                                                                             ; FF_X10_Y43_N44             ; 260     ; Async. clear, Clock enable, Sync. clear            ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown|Equal0~1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X21_Y37_N24        ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; system:u0|tx:tx_0|tx_reset:tx_reset_inst0|altera_xcvr_reset_control:tx_reset_inst|alt_xcvr_resync:g_reset_sync.alt_xcvr_resync_reset|resync_chains[0].sync_r[1]                                                                                                                                                                                                                                                                                                     ; FF_X22_Y44_N59             ; 12      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                   ; Location                         ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50_B5B                                                                                                                                                                                                                                                                                                           ; PIN_R20                          ; 2226    ; Global Clock         ; GCLK9            ; --                        ;
; REFCLK_p0~input~FITTER_INSERTED                                                                                                                                                                                                                                                                                        ; REFCLKDIVIDER_X0_Y15_N8          ; 1845    ; Global Clock         ; GCLK3            ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|fbout                                                                                                                                                                                                                 ; FRACTIONALPLL_X68_Y1_N0          ; 1       ; Global Clock         ; --               ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_clk                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X68_Y2_N1       ; 9       ; Global Clock         ; GCLK10           ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_half_clk                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X68_Y0_N1       ; 917     ; Global Clock         ; GCLK11           ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X68_Y3_N1       ; 2059    ; Global Clock         ; GCLK8            ; --                        ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_config_clk                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X68_Y5_N1       ; 280     ; Global Clock         ; GCLK6            ; --                        ;
; system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout ; HSSITXPLDPCSINTERFACE_X0_Y31_N33 ; 1       ; Periphery Clock      ; PCLK1            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                 ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                    ; 1691    ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                        ; 1214    ;
; system:u0|system_rst_controller_001:rst_controller_003|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 912     ;
; system:u0|system_sgdma_0:sgdma_0|reset_n                                                                                                                                             ; 872     ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|A_mem_stall                                                                                                                              ; 809     ;
; system:u0|system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; 738     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                       ; Type       ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                              ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_data_module:system_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ekj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO       ; Simple Dual Port ; Single Clock ; 512          ; 32           ; 512          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 512                         ; 32                          ; 512                         ; 32                          ; 16384               ; 2           ; 0          ; None                                             ; M10K_X29_Y22_N0, M10K_X29_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_ic_tag_module:system_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_tdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 27           ; 64           ; 27           ; yes                    ; no                      ; yes                    ; no                      ; 1728   ; 64                          ; 27                          ; 64                          ; 27                          ; 1728                ; 1           ; 0          ; None                                             ; M10K_X29_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_nios2_ocimem:the_system_cpu_cpu_nios2_ocimem|system_cpu_cpu_ociram_sp_ram_module:system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM                                                         ; AUTO       ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192   ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; None                                             ; M10K_X20_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_a_module:system_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                             ; M10K_X20_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_register_bank_b_module:system_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                             ; M10K_X20_Y25_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_r:the_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                               ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                             ; M10K_X12_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; system:u0|system_jtag_uart:jtag_uart|system_jtag_uart_scfifo_w:the_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                               ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                             ; M10K_X12_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                           ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                             ; M10K_X29_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                             ; M10K_X44_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                             ; M10K_X44_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_r8l1:auto_generated|ALTSYNCRAM                                                                                                                                 ; AUTO       ; Single Port      ; Single Clock ; 6144         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 196608 ; 6144                        ; 32                          ; --                          ; --                          ; 196608              ; 32          ; 0          ; system_mem_if_lpddr2_emif_0_s0_sequencer_mem.hex ; M10K_X44_Y18_N0, M10K_X57_Y18_N0, M10K_X44_Y16_N0, M10K_X57_Y16_N0, M10K_X57_Y10_N0, M10K_X39_Y17_N0, M10K_X57_Y11_N0, M10K_X62_Y13_N0, M10K_X57_Y9_N0, M10K_X39_Y10_N0, M10K_X62_Y14_N0, M10K_X44_Y14_N0, M10K_X44_Y17_N0, M10K_X39_Y14_N0, M10K_X39_Y11_N0, M10K_X39_Y12_N0, M10K_X57_Y14_N0, M10K_X62_Y10_N0, M10K_X57_Y7_N0, M10K_X57_Y12_N0, M10K_X57_Y17_N0, M10K_X44_Y7_N0, M10K_X62_Y11_N0, M10K_X62_Y12_N0, M10K_X57_Y13_N0, M10K_X44_Y13_N0, M10K_X44_Y8_N0, M10K_X57_Y8_N0, M10K_X44_Y9_N0, M10K_X44_Y10_N0, M10K_X44_Y15_N0, M10K_X57_Y15_N0       ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                   ; MLAB       ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512    ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 32         ; None                                             ; LAB_X47_Y10_N0, LAB_X50_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                      ;                 ;                 ;                                                                   ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                           ; MLAB       ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; no                     ; no                      ; 1216   ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 0           ; 38         ; None                                             ; LAB_X42_Y6_N0, LAB_X42_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                      ;                 ;                 ;                                                                   ;
; system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_if_lpddr2_emif_0_avl_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_a3n1:auto_generated|ALTSYNCRAM                                                                                                                                                                      ; AUTO       ; Simple Dual Port ; Single Clock ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048   ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1           ; 0          ; None                                             ; M10K_X29_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; system:u0|system_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_vli1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                 ; AUTO       ; Single Port      ; Single Clock ; 5120         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 163840 ; 5120                        ; 32                          ; --                          ; --                          ; 163840              ; 32          ; 0          ; system_onchip_mem.hex                            ; M10K_X20_Y20_N0, M10K_X12_Y17_N0, M10K_X20_Y23_N0, M10K_X12_Y15_N0, M10K_X29_Y24_N0, M10K_X12_Y18_N0, M10K_X12_Y16_N0, M10K_X12_Y22_N0, M10K_X29_Y20_N0, M10K_X20_Y15_N0, M10K_X20_Y18_N0, M10K_X20_Y14_N0, M10K_X20_Y17_N0, M10K_X12_Y19_N0, M10K_X29_Y15_N0, M10K_X39_Y21_N0, M10K_X20_Y21_N0, M10K_X20_Y19_N0, M10K_X39_Y19_N0, M10K_X20_Y22_N0, M10K_X29_Y19_N0, M10K_X39_Y22_N0, M10K_X39_Y20_N0, M10K_X29_Y25_N0, M10K_X20_Y16_N0, M10K_X12_Y14_N0, M10K_X29_Y16_N0, M10K_X29_Y17_N0, M10K_X12_Y20_N0, M10K_X12_Y13_N0, M10K_X12_Y21_N0, M10K_X29_Y18_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_0|shift_taps_vsv:auto_generated|altsyncram_jfc1:altsyncram4|ALTSYNCRAM                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 16           ; 4            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 64     ; 4                           ; 16                          ; 4                           ; 16                          ; 64                  ; 1           ; 0          ; None                                             ; M10K_X39_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_1|shift_taps_usv:auto_generated|altsyncram_hfc1:altsyncram4|ALTSYNCRAM                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 3            ; 16           ; 3            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 48     ; 3                           ; 13                          ; 3                           ; 13                          ; 39                  ; 1           ; 0          ; None                                             ; M10K_X39_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_chain:the_system_sgdma_0_chain|descriptor_read_which_resides_within_system_sgdma_0:the_descriptor_read_which_resides_within_system_sgdma_0|altshift_taps:desc_assembler_rtl_2|shift_taps_duv:auto_generated|altsyncram_jfc1:altsyncram4|ALTSYNCRAM                                                         ; AUTO       ; Simple Dual Port ; Single Clock ; 4            ; 16           ; 4            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 64     ; 4                           ; 16                          ; 4                           ; 16                          ; 64                  ; 1           ; 0          ; None                                             ; M10K_X29_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_command_fifo:the_system_sgdma_0_command_fifo|scfifo:system_sgdma_0_command_fifo_command_fifo|scfifo_mc91:auto_generated|a_dpfifo_ti91:dpfifo|altsyncram_dgn1:FIFOram|ALTSYNCRAM                                                                                                                            ; AUTO       ; Simple Dual Port ; Single Clock ; 2            ; 104          ; 2            ; 104          ; yes                    ; no                      ; yes                    ; yes                     ; 208    ; 2                           ; 46                          ; 2                           ; 46                          ; 92                  ; 2           ; 0          ; None                                             ; M10K_X39_Y18_N0, M10K_X39_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_m_readfifo:the_system_sgdma_0_m_readfifo|system_sgdma_0_m_readfifo_m_readfifo:the_system_sgdma_0_m_readfifo_m_readfifo|scfifo:system_sgdma_0_m_readfifo_m_readfifo_m_readfifo|scfifo_s0a1:auto_generated|a_dpfifo_37a1:dpfifo|altsyncram_9kn1:FIFOram|ALTSYNCRAM                                           ; AUTO       ; Simple Dual Port ; Single Clock ; 256          ; 10           ; 256          ; 10           ; yes                    ; no                      ; yes                    ; yes                     ; 2560   ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1           ; 0          ; None                                             ; M10K_X20_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; No - Unsupported Depth                                            ;
; system:u0|system_sgdma_0:sgdma_0|system_sgdma_0_status_token_fifo:the_system_sgdma_0_status_token_fifo|scfifo:system_sgdma_0_status_token_fifo_status_token_fifo|scfifo_7b91:auto_generated|a_dpfifo_eh91:dpfifo|altsyncram_fdn1:FIFOram|ALTSYNCRAM                                                                                                        ; AUTO       ; Simple Dual Port ; Single Clock ; 2            ; 24           ; 2            ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 48     ; 2                           ; 24                          ; 2                           ; 24                          ; 48                  ; 1           ; 0          ; None                                             ; M10K_X29_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Yes                                                               ;
; system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_ee12:auto_generated|ALTSYNCRAM                                                      ; M10K block ; True Dual Port   ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096   ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 2           ; 0          ; db/reconfig_map_0.mif                            ; M10K_X12_Y41_N0, M10K_X12_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Don't care           ; New data        ; New data        ; No - Unsupported Mode                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18               ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                 ; Mode              ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X16_Y23_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X24_Y21_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_mult_cell:the_system_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0~mac ; Independent 18x18 ; DSP_X16_Y21_N0 ; Unsigned            ; yes                    ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 20,145 / 217,884 ( 9 % )  ;
; C12 interconnects            ; 312 / 10,080 ( 3 % )      ;
; C2 interconnects             ; 7,175 / 87,208 ( 8 % )    ;
; C4 interconnects             ; 4,069 / 41,360 ( 10 % )   ;
; DQS bus muxes                ; 4 / 21 ( 19 % )           ;
; DQS-18 I/O buses             ; 0 / 21 ( 0 % )            ;
; DQS-9 I/O buses              ; 4 / 21 ( 19 % )           ;
; Direct links                 ; 1,652 / 217,884 ( < 1 % ) ;
; Global clocks                ; 6 / 16 ( 38 % )           ;
; Horizontal periphery clocks  ; 1 / 12 ( 8 % )            ;
; Local interconnects          ; 3,863 / 58,160 ( 7 % )    ;
; Quadrant clocks              ; 0 / 88 ( 0 % )            ;
; R14 interconnects            ; 449 / 9,228 ( 5 % )       ;
; R14/C12 interconnect drivers ; 675 / 15,096 ( 4 % )      ;
; R3 interconnects             ; 8,647 / 94,896 ( 9 % )    ;
; R6 interconnects             ; 14,029 / 194,640 ( 7 % )  ;
; Spine clocks                 ; 24 / 180 ( 13 % )         ;
; Wire stub REs                ; 0 / 11,606 ( 0 % )        ;
+------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 93           ; 93           ; 0            ; 32           ; 100       ; 93           ; 0            ; 0            ; 0            ; 0            ; 0            ; 81           ; 0            ; 0            ; 0            ; 0            ; 0            ; 81           ; 0            ; 0            ; 0            ; 0            ; 81           ; 0            ; 100       ; 100       ; 36           ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 100          ; 7            ; 7            ; 100          ; 68           ; 0         ; 7            ; 100          ; 100          ; 100          ; 100          ; 100          ; 19           ; 100          ; 100          ; 100          ; 100          ; 100          ; 19           ; 100          ; 100          ; 100          ; 100          ; 19           ; 100          ; 0         ; 0         ; 64           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; LEDR[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[8]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDR[9]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR2LP_DM[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DM[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DM[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DM[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; SMA_GXB_TX_p        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR2LP_CS_n[0]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_CA[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_CA[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_CA[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_CA[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_CA[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_CA[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_CA[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_CA[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_CA[8]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_CA[9]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_CK_n         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR2LP_CK_p         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR2LP_CKE[0]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; LEDG[0]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDG[1]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDG[2]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDG[3]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDG[4]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDG[5]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDG[6]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; LEDG[7]             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; UART_TX             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLOCK_125_p         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLOCK_50_B6A        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50_B7A        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CLOCK_50_B8A        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[0]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[1]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[2]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; KEY[3]              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_CKE[1]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_CS_n[1]      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[8]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[9]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[10]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[11]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[12]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[13]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[14]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[15]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[16]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[17]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[18]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[19]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[20]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[21]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[22]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[23]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[24]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[25]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[26]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[27]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[28]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[29]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[30]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQ[31]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; DDR2LP_DQS_n[0]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR2LP_DQS_n[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR2LP_DQS_n[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR2LP_DQS_n[3]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR2LP_DQS_p[0]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR2LP_DQS_p[1]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR2LP_DQS_p[2]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR2LP_DQS_p[3]     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; DDR2LP_OCT_RZQ      ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; CPU_RESET_n         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; REFCLK_p0           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLOCK_50_B5B        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; UART_RX             ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; SMA_GXB_TX_p(n)     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; CLOCK_125_p(n)      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; REFCLK_p0(n)        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                           ;
+------------------------------------------+------------------------------------------+-------------------+
; Source Clock(s)                          ; Destination Clock(s)                     ; Delay Added in ns ;
+------------------------------------------+------------------------------------------+-------------------+
; altera_reserved_tck                      ; altera_reserved_tck                      ; 423.6             ;
; CLOCK_50_B5B                             ; CLOCK_50_B5B                             ; 266.4             ;
; u0|mem_if_lpddr2_emif_0|pll0|pll_avl_clk ; u0|mem_if_lpddr2_emif_0|pll0|pll_avl_clk ; 195.3             ;
; altera_reserved_tck,I/O                  ; altera_reserved_tck                      ; 33.8              ;
+------------------------------------------+------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.474             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.395             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.394             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.377             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; 1.375             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; 1.331             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                                                                           ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                               ; 1.260             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[7]                                                                                                      ; 1.245             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[1]                                                                                                      ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[0]                                                                                                      ; 1.145             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                           ; 1.130             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                               ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                            ; 1.128             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                           ; 1.118             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; 1.100             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 1.100             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                                                 ; 1.100             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                                 ; 1.099             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                      ; 1.097             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                               ; 1.080             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]                    ; 1.075             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.070             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 1.063             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ; 1.062             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; 1.046             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; 1.040             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.032             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                    ; 1.028             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                           ; 1.028             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[22]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[21]                                                                                                     ; 1.027             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[21]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[20]                                                                                                     ; 1.027             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[4]                                                                                                      ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[3]                                                                                                      ; 1.018             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                             ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                             ; 1.015             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]                                                                             ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                                             ; 1.015             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                             ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                             ; 1.015             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                             ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                             ; 1.015             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[3]                                                                                                      ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[2]                                                                                                      ; 1.012             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[18]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[17]                                                                                                     ; 1.011             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[23]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[22]                                                                                                     ; 1.011             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.003             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.003             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 1.001             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 1.001             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 1.001             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 1.001             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                      ; 1.001             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                               ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                            ; 1.001             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                             ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                             ; 1.001             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                                             ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                             ; 1.001             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                             ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                             ; 1.001             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                               ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                                               ; 1.001             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                  ; 1.001             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                  ; 1.001             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                  ; 1.001             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 1.000             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 1.000             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.999             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                           ; 0.998             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.984             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                                 ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                           ; 0.983             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 0.982             ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                       ; 0.979             ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                    ; 0.978             ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                    ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                    ; 0.978             ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                    ; 0.978             ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                          ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                    ; 0.978             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; 0.973             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|DRsize.010                                                                                                 ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[15]                                                                                                     ; 0.971             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 0.970             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0:p0|system_mem_if_lpddr2_emif_0_p0_acv_hard_memphy:umemphy|system_mem_if_lpddr2_emif_0_p0_reset:ureset|system_mem_if_lpddr2_emif_0_p0_reset_sync:ureset_avl_clk|reset_reg[1]                                                                                    ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_s0:s0|system_mem_if_lpddr2_emif_0_s0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                          ; 0.969             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 0.969             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ; 0.968             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 0.961             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 0.961             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; 0.960             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 0.960             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 0.960             ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                       ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                       ; 0.960             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[19]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[18]                                                                                                     ; 0.956             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[28]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[27]                                                                                                     ; 0.956             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[30]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[29]                                                                                                     ; 0.956             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[5]                                                                                                      ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[4]                                                                                                      ; 0.953             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[10]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[9]                                                                                                      ; 0.953             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[26]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[25]                                                                                                     ; 0.950             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[24]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[23]                                                                                                     ; 0.950             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 0.948             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 0.948             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.948             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                       ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                            ; 0.947             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[12]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[11]                                                                                                     ; 0.947             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                  ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                            ; 0.946             ;
; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                   ; system:u0|system_jtag_uart:jtag_uart|alt_jtag_atlantic:system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                    ; 0.944             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[37]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[36]                                                                                                     ; 0.942             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[11]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[10]                                                                                                     ; 0.941             ;
; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                               ; system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                            ; 0.940             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[20]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[19]                                                                                                     ; 0.940             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[27]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[26]                                                                                                     ; 0.940             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[29]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[28]                                                                                                     ; 0.940             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; 0.937             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[25]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[24]                                                                                                     ; 0.936             ;
; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[17]                                                                                                     ; system:u0|system_cpu:cpu|system_cpu_cpu:cpu|system_cpu_cpu_nios2_oci:the_system_cpu_cpu_nios2_oci|system_cpu_cpu_debug_slave_wrapper:the_system_cpu_cpu_debug_slave_wrapper|system_cpu_cpu_debug_slave_tck:the_system_cpu_cpu_debug_slave_tck|sr[16]                                                                                                     ; 0.936             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CGXFC5C6F27C7 for design "C5G"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (119042): Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example.
    Info (119043): Atom "system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_basic:basic|av_xcvr_reconfig_basic:a5|av_xrbasic_lif:lif[0].logical_if|av_xrbasic_lif_csr:lif_csr|av_xrbasic_l2p_rom:l2pch|altsyncram:rom_l2p_ch_rtl_0|altsyncram_ee12:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (184025): 3 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "SMA_GXB_TX_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "SMA_GXB_TX_p(n)". File: /home/tomas/trx/nios/C5G.vhd Line: 25
    Info (184026): differential I/O pin "CLOCK_125_p" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "CLOCK_125_p(n)". File: /home/tomas/trx/nios/C5G.vhd Line: 8
    Info (184026): differential I/O pin "REFCLK_p0" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "REFCLK_p0(n)". File: /home/tomas/trx/nios/C5G.vhd Line: 24
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X68_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Info (11178): Promoted 7 clocks (6 global, 1 periphery)
    Info (11162): system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_pcs:inst_av_pcs|av_pcs_ch:ch[0].inst_av_pcs_ch|av_hssi_tx_pld_pcs_interface_rbc:inst_av_hssi_tx_pld_pcs_interface|pld8gtxclkout~CLKENA0 with 1 fanout uses periphery clock CLKCTRL_X0_Y60_N4
        Info (11177): Node drives Periphery Clock Region 1 from (0, 35) to (26, 61)
    Info (11162): system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_clk~CLKENA0 with 9 fanout uses global clock CLKCTRL_G10
    Info (11162): system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_afi_half_clk~CLKENA0 with 966 fanout uses global clock CLKCTRL_G11
    Info (11162): system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_avl_clk~CLKENA0 with 2054 fanout uses global clock CLKCTRL_G8
    Info (11162): system:u0|system_mem_if_lpddr2_emif_0:mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_pll0:pll0|pll_config_clk~CLKENA0 with 277 fanout uses global clock CLKCTRL_G6
    Info (11162): REFCLK_p0~input~FITTER_INSERTEDCLKENA0 with 2013 fanout uses global clock CLKCTRL_G3
    Info (11162): CLOCK_50_B5B~inputCLKENA0 with 2350 fanout uses global clock CLKCTRL_G9
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_cal_av
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_channel[*]] -to q 
        Info (332166): set_disable_timing [get_cells -compatibility_mode *|alt_cal_busy] -to q 
    Info (332165): Entity alt_cal_edge_detect
        Info (332166): create_clock -name alt_cal_av_edge_detect_clk -period 10 [get_registers *alt_cal_av*|*pd*_det|alt_edge_det_ff?]
        Info (332166): set_clock_groups -exclusive -group [get_clocks {alt_cal_av_edge_detect_clk}]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'C5G.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332104): Reading SDC File: 'tx_reconfig/av_xcvr_reconfig.sdc'
Info (332104): Reading SDC File: 'tx_reconfig/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/system_cpu_cpu.sdc'
Info (332104): Reading SDC File: '/home/tomas/trx/nios/db/ip/system/submodules/system_mem_if_lpddr2_emif_0_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: sv_reconfig_pma_testbus_clk_0 was not created.
    Warning (332035): No clocks found on or feeding the specified source node: u0|tx_0|tx_reconfig_inst0|tx_reconfig_inst|basic|a5|reg_init[0]|clk
Warning (332060): Node: REFCLK_p0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system:u0|system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8] is being clocked by REFCLK_p0
Warning (332060): Node: system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register system:u0|tx:tx_0|tx_reconfig:tx_reconfig_inst0|alt_xcvr_reconfig:tx_reconfig_inst|alt_xcvr_reconfig_offset_cancellation:offset.sc_offset|alt_xcvr_reconfig_offset_cancellation_av:offset_cancellation_av|alt_cal_av:alt_cal_inst|alt_cal_edge_detect:pd270_det|alt_edge_det_ff1 is being clocked by system:u0|tx:tx_0|tx_native:tx_native_inst0|altera_xcvr_native_av:tx_native_inst|av_xcvr_native:gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_native.av_xcvr_native_inst|av_xcvr_avmm:inst_av_xcvr_avmm|avmm_interface_insts[0].av_hssi_avmm_interface_inst~BURIED_ASYNC_DATA_OUT
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|pll0|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|pll0|pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|pll0|pll1~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|pll0|pll3~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|pll0|pll3~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|pll0|pll5~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|pll0|pll6~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_lpddr2_emif_0|pll0|pll7~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|tx_0|tx_native_inst0|tx_native_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.tx_pll|clkcdr was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
    Warning (332056): Node: u0|tx_0|tx_native_inst0|tx_native_inst|gen_native_inst.av_xcvr_native_insts[0].gen_bonded_group_plls.gen_tx_plls.tx_plls|pll[0].pll.cmu_pll.pll_mux.pll_refclk_select_mux|clkout was found missing 1 generated clock that corresponds to a base clock with a period of: 8.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[0]_IN (Rise) to DDR2LP_DQS_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[0]_IN (Rise) to DDR2LP_DQS_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[1]_IN (Rise) to DDR2LP_DQS_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[1]_IN (Rise) to DDR2LP_DQS_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[2]_IN (Rise) to DDR2LP_DQS_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[2]_IN (Rise) to DDR2LP_DQS_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[3]_IN (Rise) to DDR2LP_DQS_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DDR2LP_DQS_p[3]_IN (Rise) to DDR2LP_DQS_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_afi_clk (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Rise) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.180
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock (Fall) to DDR2LP_DQS_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.100
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Rise) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.170
    Info (332172): Hold clock transfer from u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk (Fall) to DDR2LP_DQS_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 23 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   10.000 alt_cal_av_edge_detect_clk
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000 CLOCK_50_B5B
    Info (332111):    3.030  DDR2LP_CK_n
    Info (332111):    3.030  DDR2LP_CK_p
    Info (332111):    3.030 DDR2LP_DQS_n[0]_OUT
    Info (332111):    3.030 DDR2LP_DQS_n[1]_OUT
    Info (332111):    3.030 DDR2LP_DQS_n[2]_OUT
    Info (332111):    3.030 DDR2LP_DQS_n[3]_OUT
    Info (332111):    3.030 DDR2LP_DQS_p[0]_IN
    Info (332111):    3.030 DDR2LP_DQS_p[0]_OUT
    Info (332111):    3.030 DDR2LP_DQS_p[1]_IN
    Info (332111):    3.030 DDR2LP_DQS_p[1]_OUT
    Info (332111):    3.030 DDR2LP_DQS_p[2]_IN
    Info (332111):    3.030 DDR2LP_DQS_p[2]_OUT
    Info (332111):    3.030 DDR2LP_DQS_p[3]_IN
    Info (332111):    3.030 DDR2LP_DQS_p[3]_OUT
    Info (332111):    3.030 u0|mem_if_lpddr2_emif_0|pll0|pll_afi_clk
    Info (332111):    6.060 u0|mem_if_lpddr2_emif_0|pll0|pll_afi_half_clk
    Info (332111):   15.151 u0|mem_if_lpddr2_emif_0|pll0|pll_avl_clk
    Info (332111):   45.454 u0|mem_if_lpddr2_emif_0|pll0|pll_config_clk
    Info (332111):    3.030 u0|mem_if_lpddr2_emif_0|pll0|pll_dq_write_clk
    Info (332111):    3.030 u0|mem_if_lpddr2_emif_0|system_mem_if_lpddr2_emif_0_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 48 registers into blocks of type EC
    Extra Info (176218): Packed 80 registers into blocks of type DSP block
    Extra Info (176218): Packed 32 registers into blocks of type MLAB cell
    Extra Info (176220): Created 16 register duplicates
Info (184042): Found 1 Transceiver Reconfiguration Controllers
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "CLKIN0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLKIN_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLKIN_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLKOUT0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLKOUT_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLKOUT_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "REFCLK_p1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RX_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RX_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RX_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "RX_P[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SMA_GXB_RX_p" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TX_P[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TX_P[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TX_P[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TX_P[3]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:26
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:36
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:50
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 7% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X46_Y0 to location X56_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:45
Info (11888): Total time spent on timing analysis during the Fitter is 30.25 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:31
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169069): Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin DDR2LP_CKE[1] has GND driving its datain port File: /home/tomas/trx/nios/C5G.vhd Line: 30
Info (144001): Generated suppressed messages file /home/tomas/trx/nios/C5G.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 3681 megabytes
    Info: Processing ended: Fri Jan  1 21:11:56 2016
    Info: Elapsed time: 00:04:55
    Info: Total CPU time (on all processors): 00:06:14


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/tomas/trx/nios/C5G.fit.smsg.


