// Seed: 3164379705
module module_0 (
    input wor id_0,
    input wor id_1,
    input tri1 id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    output wor id_6,
    input wor id_7,
    output tri1 id_8,
    input supply1 id_9
);
  assign id_4 = id_7;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input wire id_2,
    input wand id_3,
    input uwire id_4,
    input wire id_5,
    output supply0 id_6,
    output supply1 id_7,
    input wire id_8,
    input tri1 id_9,
    input tri1 id_10,
    output tri1 id_11
);
  wire id_13;
  module_0(
      id_8, id_5, id_8, id_5, id_11, id_9, id_7, id_10, id_6, id_8
  );
endmodule
