#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 13 09:24:52 2019
# Process ID: 13264
# Current directory: C:/Users/HP/Desktop/CAO/fulladder2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9296 C:\Users\HP\Desktop\CAO\fulladder2\fulladder2.xpr
# Log file: C:/Users/HP/Desktop/CAO/fulladder2/vivado.log
# Journal file: C:/Users/HP/Desktop/CAO/fulladder2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILLINX/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 795.688 ; gain = 128.910
update_compile_order -fileset sources_1
close [ open C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sources_1/new/carry_lookahead.v w ]
add_files C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sources_1/new/carry_lookahead.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sim_1/new/carry_lookahead_adder.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sim_1/new/carry_lookahead_adder.v
file delete -force C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sim_1/new/carry_lookahead_adder.v
update_compile_order -fileset sim_1
set_property top carry_lookahead [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'carry_lookahead' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj carry_lookahead_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/sources_1/new/carry_lookahead.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module carry_lookahead
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/XILLINX/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto be44b30d27b943b1875157d4a9f5b814 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot carry_lookahead_behav xil_defaultlib.carry_lookahead xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FullAdder
Compiling module xil_defaultlib.carry_lookahead
Compiling module xil_defaultlib.glbl
Built simulation snapshot carry_lookahead_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim/xsim.dir/carry_lookahead_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 13 09:29:56 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 835.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "carry_lookahead_behav -key {Behavioral:sim_1:Functional:carry_lookahead} -tclbatch {carry_lookahead.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source carry_lookahead.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 839.559 ; gain = 3.734
INFO: [USF-XSim-96] XSim completed. Design snapshot 'carry_lookahead_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 839.559 ; gain = 3.734
add_force {/carry_lookahead/i_add1} -radix bin {1111 0ns}
add_force {/carry_lookahead/i_add2} -radix bin {1111 0ns}
run 10 ps
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 13 09:37:17 2019] Launched synth_1...
Run output will be captured here: C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.runs/synth_1/runme.log
[Wed Feb 13 09:37:17 2019] Launched impl_1...
Run output will be captured here: C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.runs/impl_1/runme.log
file mkdir C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/constrs_1
file mkdir C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/constrs_1/new
close [ open C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/constrs_1/new/CLA_const.xdc w ]
add_files -fileset constrs_1 C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.srcs/constrs_1/new/CLA_const.xdc
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Feb 13 09:48:25 2019] Launched synth_1...
Run output will be captured here: C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.runs/synth_1/runme.log
[Wed Feb 13 09:48:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.runs/impl_1/runme.log
config_webtalk -user on
create_run synth_2 -flow {Vivado Synthesis 2018} -strategy {Vivado Synthesis Defaults} -report_strategy {Vivado Synthesis Default Reports}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a100tftg256-1
current_run [get_runs synth_2]
set_property part xc7a35tcpg236-1 [current_project]
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Wed Feb 13 09:52:35 2019] Launched synth_2...
Run output will be captured here: C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.runs/synth_2/runme.log
[Wed Feb 13 09:52:35 2019] Launched impl_2...
Run output will be captured here: C:/Users/HP/Desktop/CAO/fulladder2/fulladder2.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1750.996 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1750.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1815.750 ; gain = 874.754
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 13 09:58:35 2019...
