v 4
file "/home/rakib/Documents/LLMs-for-RTL-Design/codellama13b/shift_reg/" "shift_reg_tb.vhd" "cb33d7df097f518ed52d01db188db87b1945bab1" "20240210182324.966":
  entity shift_reg_tb at 1( 0) + 0 on 13;
  architecture testbench of shift_reg_tb at 7( 80) + 0 on 14;
file "/home/rakib/Documents/LLMs-for-RTL-Design/codellama13b/shift_reg/" "shift_reg_8bit.vhd" "e8e6ffef92994cece8fc15285c00747190bd3aa1" "20240210182324.885":
  entity shiftreg at 1( 0) + 0 on 11;
  architecture proc of shiftreg at 12( 250) + 0 on 12;
