{
  "module_name": "am437x-vpfe_regs.h",
  "hash_id": "d76e07e8d18e1815947301d06cc8499730aab8e70cc2807e6114136f1c81dec2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/ti/am437x/am437x-vpfe_regs.h",
  "human_readable_source": " \n \n\n#ifndef AM437X_VPFE_REGS_H\n#define AM437X_VPFE_REGS_H\n\n \n#define VPFE_REVISION\t\t\t\t0x0\n#define VPFE_PCR\t\t\t\t0x4\n#define VPFE_SYNMODE\t\t\t\t0x8\n#define VPFE_HD_VD_WID\t\t\t\t0xc\n#define VPFE_PIX_LINES\t\t\t\t0x10\n#define VPFE_HORZ_INFO\t\t\t\t0x14\n#define VPFE_VERT_START\t\t\t\t0x18\n#define VPFE_VERT_LINES\t\t\t\t0x1c\n#define VPFE_CULLING\t\t\t\t0x20\n#define VPFE_HSIZE_OFF\t\t\t\t0x24\n#define VPFE_SDOFST\t\t\t\t0x28\n#define VPFE_SDR_ADDR\t\t\t\t0x2c\n#define VPFE_CLAMP\t\t\t\t0x30\n#define VPFE_DCSUB\t\t\t\t0x34\n#define VPFE_COLPTN\t\t\t\t0x38\n#define VPFE_BLKCMP\t\t\t\t0x3c\n#define VPFE_VDINT\t\t\t\t0x48\n#define VPFE_ALAW\t\t\t\t0x4c\n#define VPFE_REC656IF\t\t\t\t0x50\n#define VPFE_CCDCFG\t\t\t\t0x54\n#define VPFE_DMA_CNTL\t\t\t\t0x98\n#define VPFE_SYSCONFIG\t\t\t\t0x104\n#define VPFE_CONFIG\t\t\t\t0x108\n#define VPFE_IRQ_EOI\t\t\t\t0x110\n#define VPFE_IRQ_STS_RAW\t\t\t0x114\n#define VPFE_IRQ_STS\t\t\t\t0x118\n#define VPFE_IRQ_EN_SET\t\t\t\t0x11c\n#define VPFE_IRQ_EN_CLR\t\t\t\t0x120\n#define VPFE_REG_END\t\t\t\t0x124\n\n \n#define VPFE_FID_POL_MASK\t\t\t1\n#define VPFE_FID_POL_SHIFT\t\t\t4\n#define VPFE_HD_POL_MASK\t\t\t1\n#define VPFE_HD_POL_SHIFT\t\t\t3\n#define VPFE_VD_POL_MASK\t\t\t1\n#define VPFE_VD_POL_SHIFT\t\t\t2\n#define VPFE_HSIZE_OFF_MASK\t\t\t0xffffffe0\n#define VPFE_32BYTE_ALIGN_VAL\t\t\t31\n#define VPFE_FRM_FMT_MASK\t\t\t0x1\n#define VPFE_FRM_FMT_SHIFT\t\t\t7\n#define VPFE_DATA_SZ_MASK\t\t\t7\n#define VPFE_DATA_SZ_SHIFT\t\t\t8\n#define VPFE_PIX_FMT_MASK\t\t\t3\n#define VPFE_PIX_FMT_SHIFT\t\t\t12\n#define VPFE_VP2SDR_DISABLE\t\t\t0xfffbffff\n#define VPFE_WEN_ENABLE\t\t\t\tBIT(17)\n#define VPFE_SDR2RSZ_DISABLE\t\t\t0xfff7ffff\n#define VPFE_VDHDEN_ENABLE\t\t\tBIT(16)\n#define VPFE_LPF_ENABLE\t\t\t\tBIT(14)\n#define VPFE_ALAW_ENABLE\t\t\tBIT(3)\n#define VPFE_ALAW_GAMMA_WD_MASK\t\t\t7\n#define VPFE_BLK_CLAMP_ENABLE\t\t\tBIT(31)\n#define VPFE_BLK_SGAIN_MASK\t\t\t0x1f\n#define VPFE_BLK_ST_PXL_MASK\t\t\t0x7fff\n#define VPFE_BLK_ST_PXL_SHIFT\t\t\t10\n#define VPFE_BLK_SAMPLE_LN_MASK\t\t\t7\n#define VPFE_BLK_SAMPLE_LN_SHIFT\t\t28\n#define VPFE_BLK_SAMPLE_LINE_MASK\t\t7\n#define VPFE_BLK_SAMPLE_LINE_SHIFT\t\t25\n#define VPFE_BLK_DC_SUB_MASK\t\t\t0x03fff\n#define VPFE_BLK_COMP_MASK\t\t\t0xff\n#define VPFE_BLK_COMP_GB_COMP_SHIFT\t\t8\n#define VPFE_BLK_COMP_GR_COMP_SHIFT\t\t16\n#define VPFE_BLK_COMP_R_COMP_SHIFT\t\t24\n#define VPFE_LATCH_ON_VSYNC_DISABLE\t\tBIT(15)\n#define VPFE_DATA_PACK_ENABLE\t\t\tBIT(11)\n#define VPFE_HORZ_INFO_SPH_SHIFT\t\t16\n#define VPFE_VERT_START_SLV0_SHIFT\t\t16\n#define VPFE_VDINT_VDINT0_SHIFT\t\t\t16\n#define VPFE_VDINT_VDINT1_MASK\t\t\t0xffff\n#define VPFE_PPC_RAW\t\t\t\t1\n#define VPFE_DCSUB_DEFAULT_VAL\t\t\t0\n#define VPFE_CLAMP_DEFAULT_VAL\t\t\t0\n#define VPFE_COLPTN_VAL\t\t\t\t0xbb11bb11\n#define VPFE_TWO_BYTES_PER_PIXEL\t\t2\n#define VPFE_INTERLACED_IMAGE_INVERT\t\t0x4b6d\n#define VPFE_INTERLACED_NO_IMAGE_INVERT\t\t0x0249\n#define VPFE_PROGRESSIVE_IMAGE_INVERT\t\t0x4000\n#define VPFE_PROGRESSIVE_NO_IMAGE_INVERT\t0\n#define VPFE_INTERLACED_HEIGHT_SHIFT\t\t1\n#define VPFE_SYN_MODE_INPMOD_SHIFT\t\t12\n#define VPFE_SYN_MODE_INPMOD_MASK\t\t3\n#define VPFE_SYN_MODE_8BITS\t\t\t(7 << 8)\n#define VPFE_SYN_MODE_10BITS\t\t\t(6 << 8)\n#define VPFE_SYN_MODE_11BITS\t\t\t(5 << 8)\n#define VPFE_SYN_MODE_12BITS\t\t\t(4 << 8)\n#define VPFE_SYN_MODE_13BITS\t\t\t(3 << 8)\n#define VPFE_SYN_MODE_14BITS\t\t\t(2 << 8)\n#define VPFE_SYN_MODE_15BITS\t\t\t(1 << 8)\n#define VPFE_SYN_MODE_16BITS\t\t\t(0 << 8)\n#define VPFE_SYN_FLDMODE_MASK\t\t\t1\n#define VPFE_SYN_FLDMODE_SHIFT\t\t\t7\n#define VPFE_REC656IF_BT656_EN\t\t\t3\n#define VPFE_SYN_MODE_VD_POL_NEGATIVE\t\tBIT(2)\n#define VPFE_CCDCFG_Y8POS_SHIFT\t\t\t11\n#define VPFE_CCDCFG_BW656_10BIT\t\t\tBIT(5)\n#define VPFE_SDOFST_FIELD_INTERLEAVED\t\t0x249\n#define VPFE_NO_CULLING\t\t\t\t0xffff00ff\n#define VPFE_VDINT0\t\t\t\tBIT(0)\n#define VPFE_VDINT1\t\t\t\tBIT(1)\n#define VPFE_VDINT2\t\t\t\tBIT(2)\n#define VPFE_DMA_CNTL_OVERFLOW\t\t\tBIT(31)\n\n#define VPFE_CONFIG_PCLK_INV_SHIFT\t\t0\n#define VPFE_CONFIG_PCLK_INV_MASK\t\t1\n#define VPFE_CONFIG_PCLK_INV_NOT_INV\t\t0\n#define VPFE_CONFIG_PCLK_INV_INV\t\t1\n#define VPFE_CONFIG_EN_SHIFT\t\t\t1\n#define VPFE_CONFIG_EN_MASK\t\t\t2\n#define VPFE_CONFIG_EN_DISABLE\t\t\t0\n#define VPFE_CONFIG_EN_ENABLE\t\t\t1\n#define VPFE_CONFIG_ST_SHIFT\t\t\t2\n#define VPFE_CONFIG_ST_MASK\t\t\t4\n#define VPFE_CONFIG_ST_OCP_ACTIVE\t\t0\n#define VPFE_CONFIG_ST_OCP_STANDBY\t\t1\n\n#endif\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}