#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1baa220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b76d60 .scope module, "tb" "tb" 3 79;
 .timescale -12 -12;
L_0x1b7e2c0 .functor NOT 1, L_0x1bd2c90, C4<0>, C4<0>, C4<0>;
L_0x1bd29a0 .functor XOR 1, L_0x1bd2800, L_0x1bd28d0, C4<0>, C4<0>;
L_0x1bd2b80 .functor XOR 1, L_0x1bd29a0, L_0x1bd2ab0, C4<0>, C4<0>;
v0x1bcfc40_0 .net "A", 0 0, v0x1bccd40_0;  1 drivers
v0x1bcfd00_0 .net "B", 0 0, v0x1bccde0_0;  1 drivers
v0x1bcfdc0_0 .net "C", 0 0, v0x1bcce80_0;  1 drivers
v0x1bcfe60_0 .net "S", 0 0, v0x1bccf20_0;  1 drivers
v0x1bcff00_0 .net "Z_dut", 0 0, v0x1bcdb80_0;  1 drivers
v0x1bcfff0_0 .net "Z_ref", 0 0, L_0x1bd0d10;  1 drivers
v0x1bd0090_0 .net *"_ivl_10", 0 0, L_0x1bd2ab0;  1 drivers
v0x1bd0130_0 .net *"_ivl_12", 0 0, L_0x1bd2b80;  1 drivers
v0x1bd01d0_0 .net *"_ivl_2", 0 0, L_0x1bd1c30;  1 drivers
v0x1bd02b0_0 .net *"_ivl_4", 0 0, L_0x1bd2800;  1 drivers
v0x1bd0390_0 .net *"_ivl_6", 0 0, L_0x1bd28d0;  1 drivers
v0x1bd0470_0 .net *"_ivl_8", 0 0, L_0x1bd29a0;  1 drivers
v0x1bd0550_0 .var "clk", 0 0;
v0x1bd05f0_0 .net "enable", 0 0, v0x1bcd0b0_0;  1 drivers
v0x1bd0690_0 .var/2u "stats1", 159 0;
v0x1bd0770_0 .var/2u "strobe", 0 0;
v0x1bd0830_0 .net "tb_match", 0 0, L_0x1bd2c90;  1 drivers
v0x1bd08f0_0 .net "tb_mismatch", 0 0, L_0x1b7e2c0;  1 drivers
v0x1bd09b0_0 .net "wavedrom_enable", 0 0, v0x1bcd180_0;  1 drivers
v0x1bd0a50_0 .net "wavedrom_title", 511 0, v0x1bcd220_0;  1 drivers
L_0x1bd1c30 .concat [ 1 0 0 0], L_0x1bd0d10;
L_0x1bd2800 .concat [ 1 0 0 0], L_0x1bd0d10;
L_0x1bd28d0 .concat [ 1 0 0 0], v0x1bcdb80_0;
L_0x1bd2ab0 .concat [ 1 0 0 0], L_0x1bd0d10;
L_0x1bd2c90 .cmp/eeq 1, L_0x1bd1c30, L_0x1bd2b80;
S_0x1b7b7c0 .scope module, "good1" "reference_module" 3 126, 3 4 0, S_0x1b76d60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
v0x1b7ddf0_0 .net "A", 0 0, v0x1bccd40_0;  alias, 1 drivers
v0x1b7e0e0_0 .net "B", 0 0, v0x1bccde0_0;  alias, 1 drivers
v0x1b7e3d0_0 .net "C", 0 0, v0x1bcce80_0;  alias, 1 drivers
v0x1b7ea40_0 .net "S", 0 0, v0x1bccf20_0;  alias, 1 drivers
v0x1b7edd0_0 .net "Z", 0 0, L_0x1bd0d10;  alias, 1 drivers
v0x1b7f160_0 .net *"_ivl_0", 2 0, L_0x1bd0af0;  1 drivers
v0x1b7f4f0_0 .net "clk", 0 0, v0x1bd0550_0;  1 drivers
v0x1bcc380_0 .net "enable", 0 0, v0x1bcd0b0_0;  alias, 1 drivers
v0x1bcc440_0 .var "q", 7 0;
E_0x1b8ff60 .event posedge, v0x1b7f4f0_0;
L_0x1bd0af0 .concat [ 1 1 1 0], v0x1bcce80_0, v0x1bccde0_0, v0x1bccd40_0;
L_0x1bd0d10 .part/v v0x1bcc440_0, L_0x1bd0af0, 1;
S_0x1bcc600 .scope module, "stim1" "stimulus_gen" 3 118, 3 25 0, S_0x1b76d60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /OUTPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "A";
    .port_info 4 /OUTPUT 1 "B";
    .port_info 5 /OUTPUT 1 "C";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x1bccd40_0 .var "A", 0 0;
v0x1bccde0_0 .var "B", 0 0;
v0x1bcce80_0 .var "C", 0 0;
v0x1bccf20_0 .var "S", 0 0;
v0x1bccfc0_0 .net "clk", 0 0, v0x1bd0550_0;  alias, 1 drivers
v0x1bcd0b0_0 .var "enable", 0 0;
v0x1bcd180_0 .var "wavedrom_enable", 0 0;
v0x1bcd220_0 .var "wavedrom_title", 511 0;
E_0x1b8efb0/0 .event negedge, v0x1b7f4f0_0;
E_0x1b8efb0/1 .event posedge, v0x1b7f4f0_0;
E_0x1b8efb0 .event/or E_0x1b8efb0/0, E_0x1b8efb0/1;
E_0x1b739f0 .event negedge, v0x1b7f4f0_0;
S_0x1bcc840 .scope task, "wavedrom_start" "wavedrom_start" 3 38, 3 38 0, S_0x1bcc600;
 .timescale -12 -12;
v0x1bcca40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1bccb40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 41, 3 41 0, S_0x1bcc600;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1bcd390 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x1b76d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
L_0x1b7e930 .functor NOT 1, v0x1bccd40_0, C4<0>, C4<0>, C4<0>;
L_0x1b7ecc0 .functor NOT 1, v0x1bccde0_0, C4<0>, C4<0>, C4<0>;
L_0x1b7f050 .functor AND 1, L_0x1b7e930, L_0x1b7ecc0, C4<1>, C4<1>;
L_0x1b7f3e0 .functor NOT 1, v0x1bcce80_0, C4<0>, C4<0>, C4<0>;
L_0x1b99d30 .functor AND 1, L_0x1b7f050, L_0x1b7f3e0, C4<1>, C4<1>;
L_0x1bab730 .functor NOT 1, v0x1bccd40_0, C4<0>, C4<0>, C4<0>;
L_0x1bd0f20 .functor NOT 1, v0x1bccde0_0, C4<0>, C4<0>, C4<0>;
L_0x1bd0f90 .functor AND 1, L_0x1bab730, L_0x1bd0f20, C4<1>, C4<1>;
L_0x1bd10f0 .functor AND 1, L_0x1bd0f90, v0x1bcce80_0, C4<1>, C4<1>;
L_0x1bd11b0 .functor NOT 1, v0x1bccd40_0, C4<0>, C4<0>, C4<0>;
L_0x1bd1280 .functor AND 1, L_0x1bd11b0, v0x1bccde0_0, C4<1>, C4<1>;
L_0x1bd12f0 .functor NOT 1, v0x1bcce80_0, C4<0>, C4<0>, C4<0>;
L_0x1bd13d0 .functor AND 1, L_0x1bd1280, L_0x1bd12f0, C4<1>, C4<1>;
L_0x1bd1510 .functor NOT 1, v0x1bccd40_0, C4<0>, C4<0>, C4<0>;
L_0x1bd1360 .functor AND 1, L_0x1bd1510, v0x1bccde0_0, C4<1>, C4<1>;
L_0x1bd1870 .functor AND 1, L_0x1bd1360, v0x1bcce80_0, C4<1>, C4<1>;
L_0x1bd1ad0 .functor NOT 1, v0x1bccde0_0, C4<0>, C4<0>, C4<0>;
L_0x1bd1b40 .functor AND 1, v0x1bccd40_0, L_0x1bd1ad0, C4<1>, C4<1>;
L_0x1bd1cd0 .functor NOT 1, v0x1bcce80_0, C4<0>, C4<0>, C4<0>;
L_0x1bd1d40 .functor AND 1, L_0x1bd1b40, L_0x1bd1cd0, C4<1>, C4<1>;
L_0x1bd1f30 .functor NOT 1, v0x1bccde0_0, C4<0>, C4<0>, C4<0>;
L_0x1bd1fa0 .functor AND 1, v0x1bccd40_0, L_0x1bd1f30, C4<1>, C4<1>;
L_0x1bd2120 .functor AND 1, L_0x1bd1fa0, v0x1bcce80_0, C4<1>, C4<1>;
L_0x1bd21e0 .functor AND 1, v0x1bccd40_0, v0x1bccde0_0, C4<1>, C4<1>;
L_0x1bd2320 .functor NOT 1, v0x1bcce80_0, C4<0>, C4<0>, C4<0>;
L_0x1bd23c0 .functor AND 1, L_0x1bd21e0, L_0x1bd2320, C4<1>, C4<1>;
L_0x1bd25e0 .functor AND 1, v0x1bccd40_0, v0x1bccde0_0, C4<1>, C4<1>;
L_0x1bd2650 .functor AND 1, L_0x1bd25e0, v0x1bcce80_0, C4<1>, C4<1>;
v0x1bcd690_0 .net "A", 0 0, v0x1bccd40_0;  alias, 1 drivers
v0x1bcd7a0_0 .net "B", 0 0, v0x1bccde0_0;  alias, 1 drivers
v0x1bcd8b0_0 .net "C", 0 0, v0x1bcce80_0;  alias, 1 drivers
v0x1bcd9a0_0 .var "Q", 7 0;
v0x1bcda40_0 .net "S", 0 0, v0x1bccf20_0;  alias, 1 drivers
v0x1bcdb80_0 .var "Z", 0 0;
v0x1bcdc40_0 .net *"_ivl_0", 0 0, L_0x1b7e930;  1 drivers
v0x1bcdd20_0 .net *"_ivl_10", 0 0, L_0x1bab730;  1 drivers
v0x1bcde00_0 .net *"_ivl_12", 0 0, L_0x1bd0f20;  1 drivers
v0x1bcdf70_0 .net *"_ivl_14", 0 0, L_0x1bd0f90;  1 drivers
v0x1bce050_0 .net *"_ivl_18", 0 0, L_0x1bd11b0;  1 drivers
v0x1bce130_0 .net *"_ivl_2", 0 0, L_0x1b7ecc0;  1 drivers
v0x1bce210_0 .net *"_ivl_20", 0 0, L_0x1bd1280;  1 drivers
v0x1bce2f0_0 .net *"_ivl_22", 0 0, L_0x1bd12f0;  1 drivers
v0x1bce3d0_0 .net *"_ivl_26", 0 0, L_0x1bd1510;  1 drivers
v0x1bce4b0_0 .net *"_ivl_28", 0 0, L_0x1bd1360;  1 drivers
v0x1bce590_0 .net *"_ivl_32", 0 0, L_0x1bd1ad0;  1 drivers
v0x1bce780_0 .net *"_ivl_34", 0 0, L_0x1bd1b40;  1 drivers
v0x1bce860_0 .net *"_ivl_36", 0 0, L_0x1bd1cd0;  1 drivers
v0x1bce940_0 .net *"_ivl_4", 0 0, L_0x1b7f050;  1 drivers
v0x1bcea20_0 .net *"_ivl_40", 0 0, L_0x1bd1f30;  1 drivers
v0x1bceb00_0 .net *"_ivl_42", 0 0, L_0x1bd1fa0;  1 drivers
v0x1bcebe0_0 .net *"_ivl_46", 0 0, L_0x1bd21e0;  1 drivers
v0x1bcecc0_0 .net *"_ivl_48", 0 0, L_0x1bd2320;  1 drivers
v0x1bceda0_0 .net *"_ivl_52", 0 0, L_0x1bd25e0;  1 drivers
v0x1bcee80_0 .net *"_ivl_6", 0 0, L_0x1b7f3e0;  1 drivers
v0x1bcef60_0 .net "abc0", 0 0, L_0x1b99d30;  1 drivers
v0x1bcf020_0 .net "abc1", 0 0, L_0x1bd10f0;  1 drivers
v0x1bcf0e0_0 .net "abc2", 0 0, L_0x1bd13d0;  1 drivers
v0x1bcf1a0_0 .net "abc3", 0 0, L_0x1bd1870;  1 drivers
v0x1bcf260_0 .net "abc4", 0 0, L_0x1bd1d40;  1 drivers
v0x1bcf320_0 .net "abc5", 0 0, L_0x1bd2120;  1 drivers
v0x1bcf3e0_0 .net "abc6", 0 0, L_0x1bd23c0;  1 drivers
v0x1bcf6b0_0 .net "abc7", 0 0, L_0x1bd2650;  1 drivers
v0x1bcf770_0 .net "clk", 0 0, v0x1bd0550_0;  alias, 1 drivers
v0x1bcf810_0 .net "enable", 0 0, v0x1bcd0b0_0;  alias, 1 drivers
E_0x1bafdd0/0 .event anyedge, v0x1bcef60_0, v0x1bcd9a0_0, v0x1bcf020_0, v0x1bcf0e0_0;
E_0x1bafdd0/1 .event anyedge, v0x1bcf1a0_0, v0x1bcf260_0, v0x1bcf320_0, v0x1bcf3e0_0;
E_0x1bafdd0/2 .event anyedge, v0x1bcf6b0_0;
E_0x1bafdd0 .event/or E_0x1bafdd0/0, E_0x1bafdd0/1, E_0x1bafdd0/2;
S_0x1bcfa20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 146, 3 146 0, S_0x1b76d60;
 .timescale -12 -12;
E_0x1bafab0 .event anyedge, v0x1bd0770_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1bd0770_0;
    %nor/r;
    %assign/vec4 v0x1bd0770_0, 0;
    %wait E_0x1bafab0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1bcc600;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcd0b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1bcce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bccde0_0, 0;
    %assign/vec4 v0x1bccd40_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1bccf20_0, 0;
    %wait E_0x1b739f0;
    %wait E_0x1b8ff60;
    %wait E_0x1b8ff60;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bcd0b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1bccf20_0, 0;
    %wait E_0x1b8ff60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bccf20_0, 0;
    %wait E_0x1b8ff60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bccf20_0, 0;
    %wait E_0x1b8ff60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bccf20_0, 0;
    %wait E_0x1b8ff60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bccf20_0, 0;
    %wait E_0x1b8ff60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bccf20_0, 0;
    %wait E_0x1b8ff60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bccf20_0, 0;
    %wait E_0x1b8ff60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bccf20_0, 0;
    %wait E_0x1b8ff60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1bcd0b0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x1bccf20_0, 0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1bcce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bccde0_0, 0;
    %assign/vec4 v0x1bccd40_0, 0;
    %wait E_0x1b8ff60;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1bcce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bccde0_0, 0;
    %assign/vec4 v0x1bccd40_0, 0;
    %wait E_0x1b8ff60;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1bcce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bccde0_0, 0;
    %assign/vec4 v0x1bccd40_0, 0;
    %wait E_0x1b8ff60;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1bcce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bccde0_0, 0;
    %assign/vec4 v0x1bccd40_0, 0;
    %wait E_0x1b8ff60;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1bcce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bccde0_0, 0;
    %assign/vec4 v0x1bccd40_0, 0;
    %wait E_0x1b739f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1bccb40;
    %join;
    %pushi/vec4 500, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b8efb0;
    %vpi_func 3 70 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1bccf20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bcce80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1bccde0_0, 0;
    %assign/vec4 v0x1bccd40_0, 0;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x1bcd0b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b7b7c0;
T_4 ;
    %wait E_0x1b8ff60;
    %load/vec4 v0x1bcc380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x1bcc440_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1b7ea40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1bcc440_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1bcd390;
T_5 ;
    %wait E_0x1b8ff60;
    %load/vec4 v0x1bcf810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x1bcda40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1bcd9a0_0, 4, 5;
    %load/vec4 v0x1bcd9a0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1bcd9a0_0, 4, 5;
    %load/vec4 v0x1bcd9a0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1bcd9a0_0, 4, 5;
    %load/vec4 v0x1bcd9a0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1bcd9a0_0, 4, 5;
    %load/vec4 v0x1bcd9a0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1bcd9a0_0, 4, 5;
    %load/vec4 v0x1bcd9a0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1bcd9a0_0, 4, 5;
    %load/vec4 v0x1bcd9a0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1bcd9a0_0, 4, 5;
    %load/vec4 v0x1bcd9a0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1bcd9a0_0, 4, 5;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1bcd390;
T_6 ;
    %wait E_0x1bafdd0;
    %load/vec4 v0x1bcef60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1bcd9a0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x1bcdb80_0, 0;
T_6.0 ;
    %load/vec4 v0x1bcf020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1bcd9a0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x1bcdb80_0, 0;
T_6.2 ;
    %load/vec4 v0x1bcf0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x1bcd9a0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x1bcdb80_0, 0;
T_6.4 ;
    %load/vec4 v0x1bcf1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x1bcd9a0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x1bcdb80_0, 0;
T_6.6 ;
    %load/vec4 v0x1bcf260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x1bcd9a0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x1bcdb80_0, 0;
T_6.8 ;
    %load/vec4 v0x1bcf320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v0x1bcd9a0_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x1bcdb80_0, 0;
T_6.10 ;
    %load/vec4 v0x1bcf3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x1bcd9a0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x1bcdb80_0, 0;
T_6.12 ;
    %load/vec4 v0x1bcf6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x1bcd9a0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x1bcdb80_0, 0;
T_6.14 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1b76d60;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd0550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1bd0770_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1b76d60;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1bd0550_0;
    %inv;
    %store/vec4 v0x1bd0550_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1b76d60;
T_9 ;
    %vpi_call/w 3 110 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 111 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1bccfc0_0, v0x1bd08f0_0, v0x1bd0550_0, v0x1bd05f0_0, v0x1bcfe60_0, v0x1bcfc40_0, v0x1bcfd00_0, v0x1bcfdc0_0, v0x1bcfff0_0, v0x1bcff00_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1b76d60;
T_10 ;
    %load/vec4 v0x1bd0690_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1bd0690_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1bd0690_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 155 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 156 "$display", "Hint: Output '%s' has no mismatches.", "Z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1bd0690_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bd0690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 158 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 159 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1bd0690_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1bd0690_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 160 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1b76d60;
T_11 ;
    %wait E_0x1b8efb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bd0690_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd0690_0, 4, 32;
    %load/vec4 v0x1bd0830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1bd0690_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 171 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd0690_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1bd0690_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd0690_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1bcfff0_0;
    %load/vec4 v0x1bcfff0_0;
    %load/vec4 v0x1bcff00_0;
    %xor;
    %load/vec4 v0x1bcfff0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1bd0690_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 175 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd0690_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1bd0690_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1bd0690_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q12/ece241_2013_q12_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q12/iter0/response24/top_module.sv";
