<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Paparazzi UAS: sw/airborne/arch/lpc21/include/LPC21xx.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="penguin_icon.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Paparazzi UAS
   &#160;<span id="projectnumber">v4.9_devel-336-gfaa2a66</span>
   </div>
   <div id="projectbrief">Paparazzi is a free software Unmanned Aircraft System.</div>
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="dynsections.js"></script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('LPC21xx_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<div class="title">LPC21xx.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="lpcWD_8h_source.html">lpcWD.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="lpcTMR_8h_source.html">lpcTMR.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="lpcUART_8h_source.html">lpcUART.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="lpcI2C_8h_source.html">lpcI2C.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="lpcSPI_8h_source.html">lpcSPI.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="lpcRTC_8h_source.html">lpcRTC.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="lpcGPIO_8h_source.html">lpcGPIO.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="lpcPIN_8h_source.html">lpcPIN.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="lpcADC_8h_source.html">lpcADC.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="lpcSCB_8h_source.html">lpcSCB.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="lpcVIC_8h_source.html">lpcVIC.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="lpcCAN_8h_source.html">lpcCAN.h</a>&quot;</code><br/>
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for LPC21xx.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="LPC21xx_8h__incl.png" border="0" usemap="#sw_2airborne_2arch_2lpc21_2include_2LPC21xx_8h" alt=""/></div>
<map name="sw_2airborne_2arch_2lpc21_2include_2LPC21xx_8h" id="sw_2airborne_2arch_2lpc21_2include_2LPC21xx_8h">
<area shape="rect" id="node3" href="lpcWD_8h.html" title="lpcWD.h" alt="" coords="5,83,77,112"/><area shape="rect" id="node5" href="lpcTMR_8h.html" title="lpcTMR.h" alt="" coords="101,83,179,112"/><area shape="rect" id="node7" href="lpcUART_8h.html" title="lpcUART.h" alt="" coords="203,83,285,112"/><area shape="rect" id="node9" href="lpcI2C_8h.html" title="lpcI2C.h" alt="" coords="309,83,381,112"/><area shape="rect" id="node11" href="lpcSPI_8h.html" title="lpcSPI.h" alt="" coords="405,83,477,112"/><area shape="rect" id="node13" href="lpcRTC_8h.html" title="lpcRTC.h" alt="" coords="501,83,576,112"/><area shape="rect" id="node15" href="lpcGPIO_8h.html" title="lpcGPIO.h" alt="" coords="600,83,683,112"/><area shape="rect" id="node17" href="lpcPIN_8h.html" title="lpcPIN.h" alt="" coords="707,83,779,112"/><area shape="rect" id="node19" href="lpcADC_8h.html" title="lpcADC.h" alt="" coords="803,83,883,112"/><area shape="rect" id="node21" href="lpcSCB_8h.html" title="lpcSCB.h" alt="" coords="907,83,984,112"/><area shape="rect" id="node23" href="lpcVIC_8h.html" title="lpcVIC.h" alt="" coords="1008,83,1080,112"/><area shape="rect" id="node25" href="lpcCAN_8h.html" title="lpcCAN.h" alt="" coords="1104,83,1184,112"/></map>
</div>
</div><div class="textblock"><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> This graph shows which files directly or indirectly include this file:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="LPC21xx_8h__dep__incl.png" border="0" usemap="#sw_2airborne_2arch_2lpc21_2include_2LPC21xx_8hdep" alt=""/></div>
<map name="sw_2airborne_2arch_2lpc21_2include_2LPC21xx_8hdep" id="sw_2airborne_2arch_2lpc21_2include_2LPC21xx_8hdep">
<area shape="rect" id="node3" href="ADS8344_8c.html" title="sw/airborne/arch/lpc21/ADS8344.c" alt="" coords="5,83,245,112"/><area shape="rect" id="node5" href="lpc21_2gpio_8h.html" title="sw/airborne/arch/lpc21/gpio.h" alt="" coords="269,83,477,112"/><area shape="rect" id="node9" href="lpc21_2led__hw_8h.html" title="sw/airborne/arch/lpc21/led_hw.h" alt="" coords="501,83,723,112"/><area shape="rect" id="node11" href="lpc21_2mcu__arch_8c.html" title="lpc21 arch dependant microcontroller initialisation functions." alt="" coords="747,83,989,112"/><area shape="rect" id="node13" href="lpc21_2mcu__periph_2adc__arch_8c.html" title="Handling of ADC hardware for lpc21xx." alt="" coords="1013,83,1331,112"/><area shape="rect" id="node15" href="dac__arch_8h.html" title="Handling of DAC hardware for lpc21xx." alt="" coords="1355,83,1672,112"/><area shape="rect" id="node23" href="lpc21_2mcu__periph_2i2c__arch_8h.html" title="Handling of I2C hardware for LPC21xx." alt="" coords="1696,83,2008,112"/><area shape="rect" id="node25" href="pwm__input__arch_8c.html" title="handling of arm7 PWM input using a timer with capture." alt="" coords="1973,160,2336,189"/><area shape="rect" id="node27" href="pwm__input__arch_8h.html" title="handling of arm7 PWM input using a timer with capture." alt="" coords="2083,83,2445,112"/><area shape="rect" id="node30" href="lpc21_2mcu__periph_2spi__arch_8c.html" title="Handling of SPI hardware for lpc21xx." alt="" coords="2469,83,2781,112"/><area shape="rect" id="node32" href="lpc21_2mcu__periph_2spi__arch_8h.html" title="Handling of SPI hardware for lpc21xx." alt="" coords="2805,83,3117,112"/><area shape="rect" id="node34" href="spi__slave__hs__arch_8c.html" title="Highspeed SPI Slave Interface." alt="" coords="2653,160,3027,189"/><area shape="rect" id="node36" href="lpc21_2mcu__periph_2sys__time__arch_8h.html" title="LPC21xx timing functions." alt="" coords="3595,83,3947,112"/><area shape="rect" id="node38" href="lpc21_2mcu__periph_2uart__arch_8h.html" title="Handling of UART hardware for lpc21xx." alt="" coords="3971,83,4291,112"/><area shape="rect" id="node40" href="lpc21_2micromag__hw_8h.html" title="sw/airborne/arch/lpc21/micromag_hw.h" alt="" coords="3051,160,3320,189"/><area shape="rect" id="node42" href="ssp__hw_8h.html" title="sw/airborne/arch/lpc21/ssp_hw.h" alt="" coords="3243,83,3469,112"/><area shape="rect" id="node46" href="max11040__hw_8h.html" title="sw/airborne/arch/lpc21/modules/adcs/max11040_hw.h" alt="" coords="3344,160,3709,189"/><area shape="rect" id="node52" href="lpc21_2subsystems_2imu_2imu__crista__arch_8c.html" title="sw/airborne/arch/lpc21/subsystems/imu/imu_crista_arch.c" alt="" coords="3733,160,4123,189"/><area shape="rect" id="node55" href="lpc21_2modules_2core_2trigger__ext__hw_8c.html" title="sw/airborne/arch/lpc21/modules/core/trigger_ext_hw.c" alt="" coords="4315,83,4677,112"/><area shape="rect" id="node57" href="lcd__dogm__hw_8c.html" title="sw/airborne/arch/lpc21/modules/display/lcd_dogm_hw.c" alt="" coords="4701,83,5072,112"/><area shape="rect" id="node59" href="mag__micromag__fw__hw_8h.html" title="sw/airborne/arch/lpc21/modules/sensors/mag_micromag_fw_hw.h" alt="" coords="5096,83,5533,112"/><area shape="rect" id="node65" href="trig__ext__hw_8c.html" title="sw/airborne/arch/lpc21/modules/sensors/trig_ext_hw.c" alt="" coords="5557,83,5920,112"/><area shape="rect" id="node67" href="lpc21_2peripherals_2max1168__arch_8c.html" title="sw/airborne/arch/lpc21/peripherals/max1168_arch.c" alt="" coords="5944,83,6293,112"/><area shape="rect" id="node69" href="lpc21_2peripherals_2ms2100__arch_8c.html" title="sw/airborne/arch/lpc21/peripherals/ms2100_arch.c" alt="" coords="6317,83,6659,112"/><area shape="rect" id="node71" href="lpc21_2subsystems_2actuators_2actuators__pwm__arch_8h.html" title="sw/airborne/arch/lpc21/subsystems/actuators/actuators_pwm_arch.h" alt="" coords="6683,83,7141,112"/><area shape="rect" id="node73" href="servos__4015__hw_8h.html" title="sw/airborne/arch/lpc21/subsystems/actuators/servos_4015_hw.h" alt="" coords="7165,83,7595,112"/><area shape="rect" id="node75" href="lpc21_2subsystems_2actuators_2servos__4015__MAT__hw_8h.html" title="sw/airborne/arch/lpc21/subsystems/actuators/servos_4015_MAT_hw.h" alt="" coords="7619,83,8083,112"/><area shape="rect" id="node77" href="lpc21_2subsystems_2actuators_2servos__4017__hw_8h.html" title="sw/airborne/arch/lpc21/subsystems/actuators/servos_4017_hw.h" alt="" coords="8107,83,8536,112"/><area shape="rect" id="node79" href="lpc21_2subsystems_2actuators_2servos__ppm__hw_8h.html" title="Efficient driving of MAT0.1 (SERVO_CLOCK_PIN) using TIMER0 to produce PPM for a R/C receiver which ha..." alt="" coords="8560,83,8987,112"/><area shape="rect" id="node81" href="audio__telemetry__hw_8h.html" title="sw/airborne/arch/lpc21/subsystems/datalink/audio_telemetry_hw.h" alt="" coords="9011,83,9453,112"/><area shape="rect" id="node88" href="lpc21_2subsystems_2radio__control_2ppm__arch_8h.html" title="sw/airborne/arch/lpc21/subsystems/radio_control/ppm_arch.h" alt="" coords="9477,83,9891,112"/><area shape="rect" id="node90" href="lpc21_2subsystems_2settings__arch_8c.html" title="sw/airborne/arch/lpc21/subsystems/settings_arch.c" alt="" coords="9915,83,10261,112"/><area shape="rect" id="node92" href="tacho__mb_8c.html" title="sw/airborne/arch/lpc21/tacho_mb.c" alt="" coords="10285,83,10528,112"/><area shape="rect" id="node94" href="uart__tunnel_8c.html" title="sw/airborne/arch/lpc21/uart_tunnel.c" alt="" coords="10552,83,10805,112"/><area shape="rect" id="node96" href="usb__msc__hw_8c.html" title="sw/airborne/arch/lpc21/usb_msc_hw.c" alt="" coords="10829,83,11088,112"/><area shape="rect" id="node98" href="usb__ser__hw_8c.html" title="sw/airborne/arch/lpc21/usb_ser_hw.c" alt="" coords="11112,83,11365,112"/><area shape="rect" id="node100" href="max3100__hw_8c.html" title="sw/airborne/modules/max3100/max3100_hw.c" alt="" coords="11389,83,11704,112"/><area shape="rect" id="node102" href="humid__sht_8c.html" title="SHTxx sensor interface." alt="" coords="11728,83,12011,112"/><area shape="rect" id="node7" href="gpio_8c.html" title="sw/airborne/arch/lpc21/gpio.c" alt="" coords="271,160,476,189"/><area shape="rect" id="node17" href="dac_8h.html" title="sw/airborne/mcu_periph/dac.h" alt="" coords="1407,160,1620,189"/><area shape="rect" id="node19" href="dac__arch_8c.html" title="Handling of DAC hardware for lpc21xx." alt="" coords="1512,237,1829,267"/><area shape="rect" id="node21" href="booz_2baro__board_8h.html" title="sw/airborne/boards/booz/baro_board.h" alt="" coords="1221,237,1488,267"/><area shape="rect" id="node48" href="max11040__hw_8c.html" title="sw/airborne/arch/lpc21/modules/adcs/max11040_hw.c" alt="" coords="3515,237,3877,267"/><area shape="rect" id="node50" href="max11040_8c.html" title="Maxim MAX11040 ADC hw interface." alt="" coords="3221,237,3491,267"/><area shape="rect" id="node61" href="mag__micromag__fw__hw_8c.html" title="sw/airborne/arch/lpc21/modules/sensors/mag_micromag_fw_hw.c" alt="" coords="4889,160,5327,189"/><area shape="rect" id="node63" href="mag__micromag__fw_8c.html" title="sw/airborne/modules/sensors/mag_micromag_fw.c" alt="" coords="5351,160,5692,189"/><area shape="rect" id="node83" href="audio__telemetry_8h.html" title="sw/airborne/subsystems/datalink/audio_telemetry.h" alt="" coords="9059,160,9405,189"/><area shape="rect" id="node85" href="audio__telemetry__hw_8c.html" title="sw/airborne/arch/lpc21/subsystems/datalink/audio_telemetry_hw.c" alt="" coords="9011,237,9453,267"/></map>
</div>
</div>
<p><a href="LPC21xx_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2bd1cb3528279053b871c5e5410f5148">REG_8</a>&#160;&#160;&#160;volatile unsigned char</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>&#160;&#160;&#160;volatile unsigned short</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>&#160;&#160;&#160;volatile unsigned long</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>&#160;&#160;&#160;((<a class="el" href="structwdRegs__t.html">wdRegs_t</a> *)0xE0000000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a37c4add55fd2c30091f3e4d796feeca8">WDMOD</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;mod         /* Watchdog Mode Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3e307aaee495eda03358a2ee3bf88c94">WDTC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;tc          /* Watchdog Time Constant Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a02d688463660c741e72dc905582805e9">WDFEED</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;feed        /* Watchdog Feed Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab558486d90264fa951c0cb12f09e328a">WDTV</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;tv          /* Watchdog Time Value Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>&#160;&#160;&#160;((<a class="el" href="structpwmTmrRegs__t.html">pwmTmrRegs_t</a> *)0xE0004000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae669c80390f9475369f2c4f48f7630b3">T0IR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;ir        /* Interrupt Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0f7a4e745f989cba7121a2a089400243">T0TCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;tcr       /* Timer Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#acc99e4d315de652060365cb4a634d071">T0TC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;tc        /* Timer Counter */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af0820bf2601acb2528db5ca569a67baf">T0PR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;pr        /* Prescale Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5f5b19ff825c0d2d71a088a5189a0db1">T0PC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;pc        /* Prescale Counter Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a301ebbd28f97690cab064ef6ca985e01">T0MCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mcr       /* Match Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8bee2a36f8e241b9db3c9c7f87143a99">T0MR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr0       /* Match Register 0 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#afcda6dd57c1f5114f0574f9a8c668636">T0MR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr1       /* Match Register 1 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af37e7fe881f158029616b5fe699dcd0b">T0MR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr2       /* Match Register 2 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a91b36df698ef061e7a6a21226a4903f4">T0MR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr3       /* Match Register 3 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5a2498c5217384197c415a4f860d7b7d">T0CCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;ccr       /* Capture Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a30e040cd93a01687d0444ebe8528cc96">T0CR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr0       /* Capture Register 0 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2b8c430359234e8f74d0ff7270a73d31">T0CR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr1       /* Capture Register 1 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa76826c11cd21e377f06125859f81e24">T0CR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr2       /* Capture Register 2 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aeb9360d2d372c19653020c3b2bfc0cc0">T0CR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr3       /* Capture Register 3 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3f7bfa7a4ec72334b5628f6f0b2276fa">T0EMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;emr       /* External Match Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>&#160;&#160;&#160;((<a class="el" href="structpwmTmrRegs__t.html">pwmTmrRegs_t</a> *)0xE0008000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#adb98681e25a22c370f83fe86a093de94">T1IR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;ir        /* Interrupt Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a10ed50586274919ac0318a280d09ab30">T1TCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;tcr       /* Timer Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a17688b0757c26205ffffdd5549d9970f">T1TC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;tc        /* Timer Counter */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8f87cbff71173b0b6fc0494bc7e4a019">T1PR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;pr        /* Prescale Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a9f3a3649d53d672c4345687f87167760">T1PC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;pc        /* Prescale Counter Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a205889a7afd857ad3eb141308850f3f5">T1MCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mcr       /* Match Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af5ba753d0f5e3768bf5ffef897b9c409">T1MR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr0       /* Match Register 0 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7edccdd1ca49c9cf4bdd1b2992ce1583">T1MR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr1       /* Match Register 1 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8ea913f8ea4a5c82d24c9746ccb667bf">T1MR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr2       /* Match Register 2 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7fea7562f22aa7455803cf9b33ecce5a">T1MR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr3       /* Match Register 3 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a737ee7b9cfbee8d3bbb0abf66a34b9b5">T1CCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;ccr       /* Capture Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aada37f1a99a649cc0b1b7cba92119cec">T1CR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr0       /* Capture Register 0 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad8140e19bb354413b32f222d2d6ac6dd">T1CR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr1       /* Capture Register 1 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#addb430d719c637f754d70783953986a7">T1CR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr2       /* Capture Register 2 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af6fcbf287e379c69b205ce6278519b17">T1CR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr3       /* Capture Register 3 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae67acb233642e3c0cf37c6599af4969f">T1EMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;emr       /* External Match Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>&#160;&#160;&#160;((<a class="el" href="structpwmTmrRegs__t.html">pwmTmrRegs_t</a> *)0xE0014000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2b2175b1d001571946445be90075beb6">PWMIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;ir         /* Interrupt Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a29d2ceaf5a4a72e1e4901cb5cf8b96ee">PWMTCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;tcr        /* Timer Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0a0a663ddac7998e18432c4252e76d40">PWMTC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;tc         /* Timer Counter */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3d875dc26696961f677509cfb12e8c41">PWMPR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;pr         /* Prescale Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a6c5ff25d6b5600432c3826aa8d1dd130">PWMPC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;pc         /* Prescale Counter Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac722cd0df5a1233c90a709ccebf16972">PWMMCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mcr        /* Match Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad34cff834a0ab5903e41eb36b87ee4ab">PWMMR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr0        /* Match Register 0 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af8dc7bae66f83aeba5f3c4a8080fe890">PWMMR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr1        /* Match Register 1 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab6dbe736ce27ca80afeeef8ce175db05">PWMMR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr2        /* Match Register 2 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a513459ab8d12defa47469f6c6770369e">PWMMR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr3        /* Match Register 3 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af025b07dee36f998ce30fdbdcc5498e1">PWMMR4</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr4        /* Match Register 4 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1b16b31477760d90f2c6757af206d6e4">PWMMR5</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr5        /* Match Register 5 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae298a94f932f1c2340234403843323e7">PWMMR6</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr6        /* Match Register 6 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abd00815787f2ba39dfd648c6b5e81bfa">PWMPCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;pcr        /* Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abbdbfb41ac54a3b3b550127bd9d12bbb">PWMLER</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;ler        /* Latch Enable Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>&#160;&#160;&#160;((<a class="el" href="structuartRegs__t.html">uartRegs_t</a> *)0xE000C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af0bd75f427852595defc905beac76626">U0_PINSEL</a>&#160;&#160;&#160;(0x00000005)    /* PINSEL0 Value for UART0 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a410f6d3e8d84bad7213cf910855cbd2d">U0_PINMASK</a>&#160;&#160;&#160;(0x0000000F)    /* PINSEL0 Mask for UART0 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a57baee56be164597ab092d74e7f7a4c3">U0_PINSEL_RX</a>&#160;&#160;&#160;(0x00000004)    /* PINSEL0 Value for UART0 RX only */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#adb530dd7a2d0161c771a71d5f39dcca2">U0_PINMASK_RX</a>&#160;&#160;&#160;(0x0000000C)    /* PINSEL0 Mask for UART0 RX only */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2551368ffe3c25f7f7e902296e9c92c9">U0RBR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;rbr /* Receive Buffer Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa521905280aa0a96627769b804b8c51a">U0THR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;thr /* Transmit Holding Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad85c49db4d38e9a7a6ed2dc27ef57754">U0IER</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;ier /* Interrupt Enable Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a31ceeca933d9ad729ee9d2bbd511a15f">U0IIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;iir /* Interrupt ID Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a865a057f689e5260dd49f983f2e6554d">U0FCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;fcr /* FIFO Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac04af46e5aa3dc369e089dac159536d6">U0LCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;lcr /* <a class="el" href="structLine.html">Line</a> Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0c5b9c7227b17edfd6ed7a178bf2156d">U0LSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;lsr /* <a class="el" href="structLine.html">Line</a> Status Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7e11c4fdfcb713228362394ecdb4e79a">U0SCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;scr /* Scratch Pad Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2cbc2d5592327ef6365580a4e3add7f4">U0DLL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;dll /* Divisor Latch Register (LSB) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0c1e0ad22e8f1f03914b31d64a3fed7d">U0DLM</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;dlm /* Divisor Latch Register (MSB) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>&#160;&#160;&#160;((<a class="el" href="structuartRegs__t.html">uartRegs_t</a> *)0xE0010000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a95a74539a464b0618ea1ac4dab05ec35">U1_PINSEL</a>&#160;&#160;&#160;(0x00050000)    /* PINSEL0 Value for UART1 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a77c49df9e8fbca24ba07f456023426a5">U1_PINMASK</a>&#160;&#160;&#160;(0x000F0000)    /* PINSEL0 Mask for UART1 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a82bf5fabd0108f7f8dfd9593cf703d0d">U1_PINSEL_RX</a>&#160;&#160;&#160;(0x00040000)    /* PINSEL0 Value for UART1 RX only */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a50562072aa4b4e5f76b089aaf3955379">U1_PINMASK_RX</a>&#160;&#160;&#160;(0x000C0000)    /* PINSEL0 Mask for UART1 RX only */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a29687c0a6ff8551214281273c15171ca">U1RBR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;rbr /* Receive Buffer Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4a778151f5bc729297e22a04beaa2871">U1THR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;thr /* Transmit Holding Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa7aca02025c2f7989b49f00235a6f975">U1IER</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;ier /* Interrupt Enable Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0a289e01382049b15e762fec3acd92a9">U1IIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;iir /* Interrupt ID Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae00eb09874ca2de7c69d6e68a1c39b78">U1FCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;fcr /* FIFO Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ade2179d0137cbfe52c8195000c501b64">U1LCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;lcr /* <a class="el" href="structLine.html">Line</a> Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#acd62207fa924ac33cff783dc4795472f">U1MCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;mcr /* MODEM Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2e8279488652c2ee02996bce1707a317">U1LSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;lsr /* <a class="el" href="structLine.html">Line</a> Status Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a06b03163db31d7c0b561376d1ff2e0c1">U1MSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;msr /* MODEM Status Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aab43408d276c938324f4bf6ebefc83d2">U1SCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;scr /* Scratch Pad Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa17272c4fef5bc599e67cbff87278bb2">U1DLL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;dll /* Divisor Latch Register (LSB) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abe4a266871f6a8000cf8596527411bc4">U1DLM</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;dlm /* Divisor Latch Register (MSB) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>&#160;&#160;&#160;((<a class="el" href="structi2cRegs__t.html">i2cRegs_t</a> *)0xE001C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1aa69f36dc155292bfeaeb3f11ce8f58">I2C0CONSET</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;conset     /* Control Set Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a140ed7fe1bfdde5354339ddecd37adae">I2C0STAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;stat       /* Status Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a24d545fc7d57a71ccfd2562ba9197a65">I2C0DAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;dat        /* Data Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7ec66c520e6c3ce44c85e6a67cc43c70">I2C0ADR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;adr        /* Slave Address Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a9fe26c478b6771b1e16dc7617e267153">I2C0SCLH</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;sclh       /* SCL Duty Cycle Register (high half word) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac3bc7e8e9373be0508582185e192d3fd">I2C0SCLL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;scll       /* SCL Duty Cycle Register (low half word) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a606e9ceb8d8bb33e5d14c994ebf8349f">I2C0CONCLR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;conclr     /* Control Clear Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="structi2cRegs__t.html">i2cRegs_t</a> *)0xE005C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae8fde2c2c3ce4902515011a7cfde5bef">I2C1CONSET</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;conset     /* Control Set Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#adbba5de491b6cf3df5876cfd40c9feb1">I2C1STAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;stat       /* Status Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aeee122c8e994fcdac0043f0132017408">I2C1DAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;dat        /* Data Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8455faf4fa13411e951eab429358d1e9">I2C1ADR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;adr        /* Slave Address Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab0dbe2477f6a41d985fc028a6431865b">I2C1SCLH</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;sclh       /* SCL Duty Cycle Register (high half word) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3bc586426ccbc2edd96c50babaa62c36">I2C1SCLL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;scll       /* SCL Duty Cycle Register (low half word) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a449956d7f906cb61bdc0b3c5b6ae91ea">I2C1CONCLR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;conclr     /* Control Clear Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abdd3d71e494e2115f67ee5e8879f9017">AA</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa1be7844620ac7bffe73137a180aa044">SI</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac8ab1f93e383f229ff0cdcd3f4053e7c">STO</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a83e3fea5be2b0854b6351e79d4315b2a">STA</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a12447d932895a151d9f3a6494ef27f89">I2EN</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a026f3d8138408900caf991597fd0dfc8">AAC</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a82ff3c7f85bb94301b5fe3e211c36220">SIC</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4b6f07d6e517197009d29bedcb998b66">STAC</a>&#160;&#160;&#160;5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac2470abf16fb1ad8765491ac5357dc3c">I2ENC</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>&#160;&#160;&#160;((<a class="el" href="structspiRegs__t.html">spiRegs_t</a> *)0xE0020000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;cr        /* Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0b0d1de79372d1c997a49481b33eb142">S0SPSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;sr        /* Status Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;dr        /* Data Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a042490d4a2ce295d0bc8c31bd56ce4c6">S0SPCCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;ccr       /* Clock Counter Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab9db240a5132df781fd0aa8d2b7972ee">S0SPINT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;flag      /* Interrupt Flag Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4c5a8a6d70a612c4a426ac83ab38dbeb">SPI0IF</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="structsspRegs__t.html">sspRegs_t</a> *)0xE0068000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af2b7b6af62d365c289a16c6a1af032c1">SPI1IF</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#acecf2aa7ffdc423937224228dab60ca4">SSPCR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;cr0       /* Control Register 0               */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a9cc6afb932232eaeb7ec147020873a5e">SSPCR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;cr1       /* Control Register 1               */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a918b22d1e41ed7c1cf61a0dacd368c6c">SSPDR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;dr        /* Data register                    */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a815ae20e59e58791e84d82a00a9679cf">SSPSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;sr        /* Status register                  */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a62d59ff03aa17de24e1248a25c3b2c05">SSPCPSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;cpsr      /* Clock prescale register          */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae994ef601e12ec449026079051ca07b7">SSPIMSC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;imsc      /* Interrupt mask register          */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac43753c58d860ccade60a3e2611cfda8">SSPRIS</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;ris       /* Raw interrupt <a class="el" href="anemotaxis_8c.html#a015eb90e0de9f16e87bd149d4b9ce959">status</a> register    */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad9a293fd99657a0ce813707c357b93ae">SSPMIS</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;mis       /* Masked interrupt <a class="el" href="anemotaxis_8c.html#a015eb90e0de9f16e87bd149d4b9ce959">status</a> register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab55002829f13410a311e53e48dfde5c6">SSPICR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;icr       /* Interrupt clear register         */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a105a3cc9c4e2aebf77784cbaa7af4f4e">DSS</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a16bb5201c0534fcdf25f6a313efc67e5">FRF</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0eb64d85804990e6ee5259451c7f5a0d">CPOL</a>&#160;&#160;&#160;6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad8529d2df242f4448a2e66aab0eef9a3">CPHA</a>&#160;&#160;&#160;7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1d51b965f892c1c63477e98cf45d2ee1">SCR</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2662abeea36aa9da5e325a0310d4b3ca">DSS_VAL4</a>&#160;&#160;&#160;0x3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2810204f21cfe167bca6d8a3e5563be7">DSS_VAL5</a>&#160;&#160;&#160;0x4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#acca584e8e7f73307617dabe1cce7a59c">DSS_VAL6</a>&#160;&#160;&#160;0x5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a280213ebbad54a3765ce5106deadad25">DSS_VAL7</a>&#160;&#160;&#160;0x6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa2982f0469a9a515755731bd2d9c91d1">DSS_VAL8</a>&#160;&#160;&#160;0x7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5b723e544c4c0c5fcdd36346eb179d90">DSS_VAL9</a>&#160;&#160;&#160;0x8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0915bcc6196660277aa516700c1519e8">DSS_VAL10</a>&#160;&#160;&#160;0x9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a94a38d40416df75184b6affd53b8814a">DSS_VAL11</a>&#160;&#160;&#160;0xA</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa6b8b5910f03e6c6507cb3fba67f9160">DSS_VAL12</a>&#160;&#160;&#160;0xB</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a79cdf54077c23515062338e2ed32a82b">DSS_VAL13</a>&#160;&#160;&#160;0XC</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aeb10b5f5ba3c30285e1174a732a10dc3">DSS_VAL14</a>&#160;&#160;&#160;0xD</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3c20c36642dab9d3f654a1646cf8cba9">DSS_VAL15</a>&#160;&#160;&#160;0xE</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a86b492d55e162a067959c116eea6de9f">DSS_VAL16</a>&#160;&#160;&#160;0xF</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a6e30edeb4079960f7a3f0e18f8195011">LBM</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad518177eb0b052ffed6ce4d0d63e6ae4">SSE</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab9e061e05d689a5769936b213022102f">MS</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a56b9ca9d20a14e376b51a7fac7520a00">SOD</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a242bab099b1a5f1945083e40fa0702df">RORIM</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a76040dcab346c5eda42fd91531ed4422">RTIM</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8cfc909a7dfb3dedfd40f838d4425009">RXIM</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a310dd84ff39a737fa08520004419d6be">TXIM</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ade231e431cbc669603495a0f981f0677">TFE</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a90b58a2cd424d14cb405981ed6ded327">TNF</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a17c4fbbef09cdf2b491c0bb5ae7d01b9">RNE</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#afc2aa4b88f921be1b8d9575fc4ad8d95">RFF</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af9a90580df99520af90316de6949f41f">BSY</a>&#160;&#160;&#160;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a656bfbe85887cdecaf90c90d975448cd">RORMIS</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0c159869d07eba8ed54ecb01a4980165">RTMIS</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a373a1d7e0664d5db1827932f93229140">RXMIS</a>&#160;&#160;&#160;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af0b88b1ae424ae5a5485a69fb02d4af9">TXMIS</a>&#160;&#160;&#160;3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a639c456f84f618f899ca8ff1bf729319">RORIC</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a78638eb694337c02fd9cfed7f5cae35d">RTIC</a>&#160;&#160;&#160;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="structrtcRegs__t.html">rtcRegs_t</a> *)0xE0024000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad8fd67405c7aa35a657c8f9066f2b7ea">RTCILR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ilr        /* Interrupt Location Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab2b738c9dd77ee56ce1b8576c5b19723">RTCCTC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctc        /* Clock Tick Counter */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab61585ab54bfe35818dc1a2d873fe36e">RTCCCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ccr        /* Clock Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac6f66497256e4a2c5222cc2be8f3225e">RTCCIIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ciir       /* Counter Increment Interrupt Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad51cd2aa6d498e79b90baa3e45a5288a">RTCAMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;amr        /* Alarm Mask Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac9bf5fb37a7c72642b31a724473b4d81">RTCCTIME0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctime0     /* Consolidated Time Register 0 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a78c4e16082e2bc568b07166101e5288d">RTCCTIME1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctime1     /* Consolidated Time Register 1 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5008d740146b6217dae46570c444e612">RTCCTIME2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctime2     /* Consolidated Time Register 2 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af6bf21b5a694fa6902ff474b15092254">RTCSEC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;sec        /* Seconds Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0150d9e65ef842a5636b60239fbc936c">RTCMIN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;min        /* Minutes Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a9bada5c628434fc86acaf3e6bee945aa">RTCHOUR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;hour       /* Hours Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af531f393651d06aae20b37a85906dfb9">RTCDOM</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;dom        /* Day Of Month Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a88bb9d5598b88ec9306fddbf48b72692">RTCDOW</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;dow        /* Day Of Week Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a492088ca73e1f6132823ca9416c79bcc">RTCDOY</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;doy        /* Day Of Year Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1cbbd6e17a525b8cb2b6e67a2869cbfa">RTCMONTH</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;month      /* Months Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a86f74b7b45943cdfd7c4f7cb6c9f2e77">RTCYEAR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;year       /* Years Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae5cf87a50454c5f72365796c67ac026c">RTCALSEC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;alsec      /* Alarm Seconds Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af85693cfaaa4cc8efd5720cb8a4d11b5">RTCALMIN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;almin      /* Alarm Minutes Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abecac5303ea9becb6c77f90b3b9680aa">RTCALHOUR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;alhour     /* Alarm Hours Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac0d794f38fdde237f315a7345896289a">RTCALDOM</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;aldom      /* Alarm Day Of Month Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a6db7d89524be6bd3a8353efd2e99b3b9">RTCALDOW</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;aldow      /* Alarm Day Of Week Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab2a17b47a430bd906b167ba41ca108d0">RTCALDOY</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;aldoy      /* Alarm Day Of Year Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af9eb8533265c78963a4123ce7bc94fbd">RTCALMON</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;almon      /* Alarm Months Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a94ee03d3c4efdf80ef63e067f1af1ce3">RTCALYEAR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;alyear     /* Alarm Years Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac6d7c32c9738aff5583e09e055c07e29">RTCPREINT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;preint     /* Prescale Value Register (integer) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad8f22b0d8cf23d6ec1247826684a9e50">RTCPREFRAC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;prefrac    /* Prescale Value Register (fraction) */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>&#160;&#160;&#160;((<a class="el" href="structgpioRegs__t.html">gpioRegs_t</a> *)0xE0028000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae59e36a0559936fc523d1e789d73d867">IO0PIN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;in0       /* P0 Pin Value Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aef8b1a758e54e0994ae8f495dad1d592">IO0SET</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;set0      /* P0 Pin Output Set Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aacf5b0c18685afd32ed41af9c3934479">IO0DIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;dir0      /* P0 Pin Direction Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2aad809a96f91f42efabb2b75c23773a">IO0CLR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;clr0      /* P0 Pin Output Clear Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#adf8e57f2d80f6da1024636948d1f2438">IO1PIN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;in1       /* P1 Pin Value Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac128251b4ae8d958ce27236ad9dd2a0d">IO1SET</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;set1      /* P1 Pin Output Set Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac181571868f065174ab2d366611a6ce1">IO1DIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;dir1      /* P1 Pin Direction Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2ebbd9fce18e5ae73751ed93d0b2f70b">IO1CLR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;clr1      /* P1 Pin Output Clear Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">PINSEL</a>&#160;&#160;&#160;((<a class="el" href="structpinRegs__t.html">pinRegs_t</a> *)0xE002C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aff215b5e0d11d5a47354ecfad12a8902">PINSEL0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">PINSEL</a>-&gt;sel0    /* Pin Function Select Register 0 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a030997bacf62a695152879b6be44c84c">PINSEL1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">PINSEL</a>-&gt;sel1    /* Pin Function Select Register 1 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac43539e28c63bbab43998e0fde66a96f">PINSEL2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">PINSEL</a>-&gt;sel2    /* Pin Function Select Register 2 */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>&#160;&#160;&#160;((<a class="el" href="structadcRegs__t.html">adcRegs_t</a> *)0xE0034000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1d72c55d1ed959fe28600b4a521cefbd">AD0CR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;cr       /* Control Register          */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a614757380a519dbcbf297343f4868663">AD0GDR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;gdr      /* Global Data Register      */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5e9e434734cead93d787ddde85b731f6">ADGSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;gsr      /* ADC global start resister */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa0368cdd37b3e1eab9b03bcb1c4d632c">AD0INTEN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;inten    /* Interrupt Enable Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab6342538ad695dc28352682dbb7bdd98">AD0DR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr0      /* Channel 0 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a45a02f068ff994318718348fe595e38a">AD0DR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr1      /* Channel 1 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a81287109d3e46b7948070914506ae1ff">AD0DR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr2      /* Channel 2 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab3b6b3411fad87830caec8689ae890ba">AD0DR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr3      /* Channel 3 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2c3d9599d0d11579c7d4b02463757e61">AD0DR4</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr4      /* Channel 4 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac3ba1edf68765fb536e00f303e12a9a5">AD0DR5</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr5      /* Channel 5 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3509c30f0942504fe4c79c2bc8a4d3de">AD0DR6</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr6      /* Channel 6 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#afc45e343d5d496100a943d79d3a42249">AD0DR7</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr7      /* Channel 7 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a131707c7ef9f31c045d7bb9be431ae10">AD0STAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;stat     /* Status Register           */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="structadcRegs__t.html">adcRegs_t</a> *)0xE0060000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad02bbb673efff2bda24080a41d5bef1c">AD1CR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;cr       /* Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a00be34a57f25d73b330b778820830c3a">AD1GDR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;gdr      /* Data Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a106e865aaa217da66fa7328f5b4b1b1d">AD1INTEN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;inten    /* Interrupt Enable Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aaf42b5d34129374bf32ba9a76cca76f9">AD1DR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr0      /* Channel 0 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1815e219d286631d2ed7ef7b85f9569e">AD1DR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr1      /* Channel 1 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a61e9611efe146c1ff6a8bae54d1ad68e">AD1DR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr2      /* Channel 2 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac423dc550ba5cdac1635b393776b64bd">AD1DR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr3      /* Channel 3 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5258564698b4aa935573e79ddd7e0004">AD1DR4</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr4      /* Channel 4 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a47aafe0b7c2ffda96111fa45dfe9b11e">AD1DR5</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr5      /* Channel 5 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7b0d2af139bc99699be920f33f15c29e">AD1DR6</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr6      /* Channel 6 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5f2db5138021a6152585b9d41137b197">AD1DR7</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr7      /* Channel 7 Data Register   */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a546973607adcdfae18877a2cb4046c1e">AD1STAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;stat     /* Status Register           */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af8a4c578c83b8420c7ec010f84f3f0eb">DACR</a>&#160;&#160;&#160;(*(<a class="el" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>*) 0xE006C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>&#160;&#160;&#160;((<a class="el" href="structscbRegs__t.html">scbRegs_t</a> *)0xE01FC000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5f8241693e932c71cda127e11d38184f">MAMCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;mam.cr     /* Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac1227157e9ba57d2fe6d024b859bdae2">MAMTIM</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;mam.tim    /* Timing Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a1faec0e736c4b1230adfb1722e82706f">MEMMAP</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;memmap</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a82f48e2691d53458741663e593cf7e43">PLLCON</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.con    /* Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a86a96d4f7bbd5859efb50d95e843a453">PLLCFG</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.cfg    /* Configuration Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae729ecec265b8f3cc14218bf2811c725">PLLSTAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.stat   /* Status Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8df6957082139d54e86014261f88a76f">PLLFEED</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.feed   /* Feed Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abb1322d5f790b9bea8376c697a5c9ef0">PCON</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;p.con      /* Control Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aca7c245b2477a5abdec386b73bda1d15">PCONP</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;p.conp     /* Peripherals Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a88438a1bf4f6b60ce42a6385b172ca4d">VPBDIV</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;vpbdiv</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8cc44522d2f5b706b3af5b839c0ba3ff">EXTINT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ext.flag   /* Flag Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#afbd68c79c7bbdfacfc15b6e537a7a1ab">EXTWAKE</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ext.wake   /* Wakeup Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a6b7d1399a94b686e878b95b16b46ff4a">EXTMODE</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ext.mode   /* Mode Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac9d407f43c17d5499f0d9ccd9acbf256">EXTPOLAR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ext.polar  /* Polarity Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>&#160;&#160;&#160;((<a class="el" href="structvicRegs__t.html">vicRegs_t</a> *)0xFFFFF000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0b5f296231f7e211bddb891e7ee2d9d0">VICIRQStatus</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;irqStatus  /* IRQ Status Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aed6e6e2e1a790d696d8aed8960214271">VICFIQStatus</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;fiqStatus  /* FIQ Status Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a203c9a566caee3fb243e45e1dee0aee5">VICRawIntr</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;rawIntr    /* Raw Interrupt Status Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a87f793a1b9254ca2dec755c61184a715">VICIntSelect</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;intSelect  /* Interrupt Select Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a280555cbadcb52f8ba9cb51a19410fbc">VICIntEnable</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;intEnable  /* Interrupt Enable Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a75334e1776d0256993226c5a5430a58c">VICIntEnClear</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;intEnClear /* Interrupt Enable Clear Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af9c817ab549e08440ad18a4bf117a321">VICSoftInt</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;softInt    /* Software Interrupt Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3aeedfcf987d6d9394a1351b16ee335b">VICSoftIntClear</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;softIntClear /* Software Interrupt Clear Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a90c4ee6fd15e5853fcea07b093301531">VICProtection</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;protection /* Protection Enable Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa11babfb092f15d15765591e9d4c8df2">VICVectAddr</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr   /* Vector Address Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aac60a07cb637eb61cd92afab97c89ed2">VICDefVectAddr</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;defVectAddr /* Default Vector Address Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a85e25e831bb24ac9ce421e68abb6a6ed">VICVectAddr0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr0  /* Vector Address 0 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a91b399987809e91fa1a0d93dc8e2e680">VICVectAddr1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr1  /* Vector Address 1 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aef69ec5e987e5037ba5085f79f2c2b06">VICVectAddr2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr2  /* Vector Address 2 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a84e7299ab92f39cd939911e6c0bdd237">VICVectAddr3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr3  /* Vector Address 3 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aaed00aa5190e457cecf1dba76db581e5">VICVectAddr4</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr4  /* Vector Address 4 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac91b56fa64c1df1ee10d3f16f9759b03">VICVectAddr5</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr5  /* Vector Address 5 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4eb76fd8bd712b5a509de4b6346906e0">VICVectAddr6</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr6  /* Vector Address 6 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a54c71fa6073afd8e01c8284049ee1b30">VICVectAddr7</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr7  /* Vector Address 7 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a35dd7bc378e38d32531c13b659f2635c">VICVectAddr8</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr8  /* Vector Address 8 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a87a152c7325c92e2dfda4345a47df90f">VICVectAddr9</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr9  /* Vector Address 9 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abdb80dc27da98460a7ecd37f86bae79b">VICVectAddr10</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr10 /* Vector Address 10 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a248f13b37d0ff6933c5df70a7f4d97a5">VICVectAddr11</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr11 /* Vector Address 11 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8320e9fafd212820fa231355ef3560d7">VICVectAddr12</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr12 /* Vector Address 12 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a31c626ea441d4118c78ed6493a586d2a">VICVectAddr13</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr13 /* Vector Address 13 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a37bc90e0836e00ed1a3e0b4c543cfc0e">VICVectAddr14</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr14 /* Vector Address 14 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af638016eb18c545b198b4cfa387b16d8">VICVectAddr15</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr15 /* Vector Address 15 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae961eb169504c288c6dde700cb22ad9d">VICVectCntl0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl0  /* Vector Control 0 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af980f3940ea754ed55a5fc4c03ef0cfc">VICVectCntl1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl1  /* Vector Control 1 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a68559aeb6c616c21cf0a7ca2b45e6d86">VICVectCntl2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl2  /* Vector Control 2 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4648491c1ec088cce9ceea645e3d37e4">VICVectCntl3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl3  /* Vector Control 3 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad0adf6ad032d15c0037847ae75566ec0">VICVectCntl4</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl4  /* Vector Control 4 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a9f116183d40b4a9585cca57bd9d09840">VICVectCntl5</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl5  /* Vector Control 5 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aece37c162ea5f92ff264ef2196a52cec">VICVectCntl6</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl6  /* Vector Control 6 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a40a8f847b0850756329c300ce44bbaa8">VICVectCntl7</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl7  /* Vector Control 7 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a55088be1796d8867bccefa3bbc96cc19">VICVectCntl8</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl8  /* Vector Control 8 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a98376ab4397e2e74e3bfbba47c31fd09">VICVectCntl9</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl9  /* Vector Control 9 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a44df4b336fdff59ae4f295bc868ad772">VICVectCntl10</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl10 /* Vector Control 10 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a67335d6c6e9f14623c5a64affaae1f23">VICVectCntl11</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl11 /* Vector Control 11 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#afb76fc13097f1af464cf7331d65f47d1">VICVectCntl12</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl12 /* Vector Control 12 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a580f2266da12ca1dde894210d889aa9c">VICVectCntl13</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl13 /* Vector Control 13 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a60b77dd5c21c12eac25a4499c0e24a12">VICVectCntl14</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl14 /* Vector Control 14 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2a928833f763b758dd09edabc7982bc5">VICVectCntl15</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl15 /* Vector Control 15 Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">CAN_CENTRAL</a>&#160;&#160;&#160;((<a class="el" href="structcan__central__Regs__t.html">can_central_Regs_t</a> *)0xE0040000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8d834886403695ef36d8fb529a0432c2">CANTxSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">CAN_CENTRAL</a>-&gt;tx_sr /* CAN Central Transmit Status Register */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a505ff7bc2a83d655094aa3aff8b261ad">CANRxSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">CAN_CENTRAL</a>-&gt;rx_sr /* CAN Central Receive Status Register  */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a99e74dd1dd5f4be780b78777d9c4f0d1">CANMSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">CAN_CENTRAL</a>-&gt;m_sr  /* CAN Central Miscellanous Register    */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3fd766c549f965f565a748600a52fe3b">CAN_ACCEPT</a>&#160;&#160;&#160;((<a class="el" href="structcan__accept__Regs__t.html">can_accept_Regs_t</a> *)0xE003C000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#adef024a8d06f520ceaddca4cc9acad61">AFMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a3fd766c549f965f565a748600a52fe3b">CAN_ACCEPT</a>-&gt;afmr      /* Acceptance Filter Register           */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>&#160;&#160;&#160;((<a class="el" href="structcan__Regs__t.html">can_Regs_t</a> *)0xE0044000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a430f4bc50a31de5780f90ea817d33d77">C1MOD</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_mod      /* */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ade8305b80395df86443cecff130c92c7">C1CMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_cmr      /* */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a02b36147f61e6ba28f1050f9803715b6">C1GSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_gsr      /* */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac2b6d12ed38f2d5a40b40b72088f85e2">C1ICR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_icr</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0234c21412aa2c4e11c8c8fa3a58e359">C1IER</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_ier</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aea975464d07f30d01bbac7b7e88ea62e">C1BTR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_btr</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac2243e068d7ddf64bb4de9780e8c1564">C1EWL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_ewl</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a69bfa7e12ff9a316e3aeb958eab31113">C1SR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_sr</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a49775ae43654f9d29b193e15c74ac527">C1RFS</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rfs</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0ff1a473ebfd56e823b73e2b458f6161">C1RID</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rid</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a24f4474fa430cc5efe6100ede95bb06f">C1RDA</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rda</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a9eecc3f893c3d60b0412648edcc06c3d">C1RDB</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rdb</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#af4a37703c08b69b8257da0d2d1335ff9">C1TFI1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tfi1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4d7ce1cd543e6ff5e68fb8f92d0ebc57">C1TID1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tid1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac6067fd0a8cadb5307ed3d56b582fdef">C1TDA1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tda1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a787adca9dc34ecc5b34124a81a370cdb">C1TDB1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tdb1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab4dcb6edc3c3d4ba28f40f9d11aa6385">C1TFI2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tfi2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a080730487e76f8c7dc78bf5fccb76069">C1TID2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tid2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a65d0239d7ff9cf22fcd2eb65b72d6e7d">C1TDA2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tda2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a174e2c6c951246931d23bc7f855243c2">C1TDB2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tdb2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a38b7212b00988b053a9fce4fffd76fba">C1TFI3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tfi3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a72b5c99da450f6527427fefdb335b8d9">C1TID3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tid3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a8ebdccd465b2ab8a1cc2882030ca52d0">C1TDA3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tda3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a532f9ca3468d92c18501c80c24e2a57e">C1TDB3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tdb3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>&#160;&#160;&#160;((<a class="el" href="structcan__Regs__t.html">can_Regs_t</a> *)0xE0048000)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a512a49d517c157f5240390b9756b93ab">C2MOD</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_mod      /* */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ae21a6816d5444158694885f7f15413e2">C2CMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_cmr      /* */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a31fe656f45a055bb179c2468b159ee36">C2GSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_gsr      /* */</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a34780aa18195a7cb6d8b911793e608d7">C2ICR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_icr</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a6aa90cf640a8d646de0dc22feb9f8587">C2IER</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_ier</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ac44b9b6397ab3c9e4915fe6a6d1ace3b">C2BTR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_btr</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a17c3ee0f8189a6df05279b5e79cb0d56">C2EWL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_ewl</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad0bb96c7aede7c820fb84bd35d40c111">C2SR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_sr</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#afa6c63d7f7585ea581008e1bd4c9b66e">C2RFS</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rfs</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#abe4139a89f2ee829e5b1e78aa99fed2e">C2RID</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rid</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a5877057f77d7786cf63fe4666ec5ff81">C2RDA</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rda</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a9b6872aaf6bbbca3f3ee084563108857">C2RDB</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rdb</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a68d190b1e4f3776408b4c8f683e45c57">C2TFI1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tfi1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab9a482b22491b3039fc3f953908ed458">C2TID1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tid1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ad4db00d5b6455c1757ad61c6b8e60519">C2TDA1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tda1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a12588d4fba095bc74ca9934d47544abe">C2TDB1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tdb1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#aa57ad8de8fb5da7714350506b870757a">C2TFI2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tfi2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a3cd9a1e1fa4f8d5aa97c1e6d295568d8">C2TID2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tid2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a7f274aa6f8981d3481d829908395f57a">C2TDA2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tda2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#ab1a932d7755e25df9f22ef3d5963a7a3">C2TDB2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tdb2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a4ae1ab0877055894a2b3fb33ddab7bbe">C2TFI3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tfi3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a93ffdf84bc01aad5b4f3035581b0f111">C2TID3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tid3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a0633a689708971ed99ef78fe7b9a066f">C2TDA3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tda3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="LPC21xx_8h.html#a2397d0646868d18c722844d3691b5ec0">C2TDB3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tdb3</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="abdd3d71e494e2115f67ee5e8879f9017"></a><!-- doxytag: member="LPC21xx.h::AA" ref="abdd3d71e494e2115f67ee5e8879f9017" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#abdd3d71e494e2115f67ee5e8879f9017">AA</a>&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00179">179</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00082">I2cReceive()</a>, and <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00045">I2cSendAck()</a>.</p>

</div>
</div>
<a class="anchor" id="a026f3d8138408900caf991597fd0dfc8"></a><!-- doxytag: member="LPC21xx.h::AAC" ref="a026f3d8138408900caf991597fd0dfc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a026f3d8138408900caf991597fd0dfc8">AAC</a>&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00187">187</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00082">I2cReceive()</a>.</p>

</div>
</div>
<a class="anchor" id="a1d72c55d1ed959fe28600b4a521cefbd"></a><!-- doxytag: member="LPC21xx.h::AD0CR" ref="a1d72c55d1ed959fe28600b4a521cefbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a1d72c55d1ed959fe28600b4a521cefbd">AD0CR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;cr       /* Control Register          */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00356">356</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00194">adc_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ab6342538ad695dc28352682dbb7bdd98"></a><!-- doxytag: member="LPC21xx.h::AD0DR0" ref="ab6342538ad695dc28352682dbb7bdd98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ab6342538ad695dc28352682dbb7bdd98">AD0DR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr0      /* Channel 0 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00360">360</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a45a02f068ff994318718348fe595e38a"></a><!-- doxytag: member="LPC21xx.h::AD0DR1" ref="a45a02f068ff994318718348fe595e38a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a45a02f068ff994318718348fe595e38a">AD0DR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr1      /* Channel 1 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00361">361</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a81287109d3e46b7948070914506ae1ff"></a><!-- doxytag: member="LPC21xx.h::AD0DR2" ref="a81287109d3e46b7948070914506ae1ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a81287109d3e46b7948070914506ae1ff">AD0DR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr2      /* Channel 2 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00362">362</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab3b6b3411fad87830caec8689ae890ba"></a><!-- doxytag: member="LPC21xx.h::AD0DR3" ref="ab3b6b3411fad87830caec8689ae890ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ab3b6b3411fad87830caec8689ae890ba">AD0DR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr3      /* Channel 3 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00363">363</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2c3d9599d0d11579c7d4b02463757e61"></a><!-- doxytag: member="LPC21xx.h::AD0DR4" ref="a2c3d9599d0d11579c7d4b02463757e61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a2c3d9599d0d11579c7d4b02463757e61">AD0DR4</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr4      /* Channel 4 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00364">364</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3ba1edf68765fb536e00f303e12a9a5"></a><!-- doxytag: member="LPC21xx.h::AD0DR5" ref="ac3ba1edf68765fb536e00f303e12a9a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac3ba1edf68765fb536e00f303e12a9a5">AD0DR5</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr5      /* Channel 5 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00365">365</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3509c30f0942504fe4c79c2bc8a4d3de"></a><!-- doxytag: member="LPC21xx.h::AD0DR6" ref="a3509c30f0942504fe4c79c2bc8a4d3de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a3509c30f0942504fe4c79c2bc8a4d3de">AD0DR6</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr6      /* Channel 6 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00366">366</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc45e343d5d496100a943d79d3a42249"></a><!-- doxytag: member="LPC21xx.h::AD0DR7" ref="afc45e343d5d496100a943d79d3a42249" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#afc45e343d5d496100a943d79d3a42249">AD0DR7</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;dr7      /* Channel 7 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00367">367</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a614757380a519dbcbf297343f4868663"></a><!-- doxytag: member="LPC21xx.h::AD0GDR" ref="a614757380a519dbcbf297343f4868663" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a614757380a519dbcbf297343f4868663">AD0GDR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;gdr      /* Global Data Register      */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00357">357</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00233">adcISR0()</a>.</p>

</div>
</div>
<a class="anchor" id="aa0368cdd37b3e1eab9b03bcb1c4d632c"></a><!-- doxytag: member="LPC21xx.h::AD0INTEN" ref="aa0368cdd37b3e1eab9b03bcb1c4d632c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aa0368cdd37b3e1eab9b03bcb1c4d632c">AD0INTEN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;inten    /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00359">359</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a131707c7ef9f31c045d7bb9be431ae10"></a><!-- doxytag: member="LPC21xx.h::AD0STAT" ref="a131707c7ef9f31c045d7bb9be431ae10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a131707c7ef9f31c045d7bb9be431ae10">AD0STAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;stat     /* Status Register           */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00368">368</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad02bbb673efff2bda24080a41d5bef1c"></a><!-- doxytag: member="LPC21xx.h::AD1CR" ref="ad02bbb673efff2bda24080a41d5bef1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ad02bbb673efff2bda24080a41d5bef1c">AD1CR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;cr       /* Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00373">373</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00194">adc_init()</a>.</p>

</div>
</div>
<a class="anchor" id="aaf42b5d34129374bf32ba9a76cca76f9"></a><!-- doxytag: member="LPC21xx.h::AD1DR0" ref="aaf42b5d34129374bf32ba9a76cca76f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aaf42b5d34129374bf32ba9a76cca76f9">AD1DR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr0      /* Channel 0 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00376">376</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1815e219d286631d2ed7ef7b85f9569e"></a><!-- doxytag: member="LPC21xx.h::AD1DR1" ref="a1815e219d286631d2ed7ef7b85f9569e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a1815e219d286631d2ed7ef7b85f9569e">AD1DR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr1      /* Channel 1 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00377">377</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a61e9611efe146c1ff6a8bae54d1ad68e"></a><!-- doxytag: member="LPC21xx.h::AD1DR2" ref="a61e9611efe146c1ff6a8bae54d1ad68e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a61e9611efe146c1ff6a8bae54d1ad68e">AD1DR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr2      /* Channel 2 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00378">378</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac423dc550ba5cdac1635b393776b64bd"></a><!-- doxytag: member="LPC21xx.h::AD1DR3" ref="ac423dc550ba5cdac1635b393776b64bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac423dc550ba5cdac1635b393776b64bd">AD1DR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr3      /* Channel 3 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00379">379</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5258564698b4aa935573e79ddd7e0004"></a><!-- doxytag: member="LPC21xx.h::AD1DR4" ref="a5258564698b4aa935573e79ddd7e0004" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a5258564698b4aa935573e79ddd7e0004">AD1DR4</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr4      /* Channel 4 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00380">380</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a47aafe0b7c2ffda96111fa45dfe9b11e"></a><!-- doxytag: member="LPC21xx.h::AD1DR5" ref="a47aafe0b7c2ffda96111fa45dfe9b11e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a47aafe0b7c2ffda96111fa45dfe9b11e">AD1DR5</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr5      /* Channel 5 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00381">381</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7b0d2af139bc99699be920f33f15c29e"></a><!-- doxytag: member="LPC21xx.h::AD1DR6" ref="a7b0d2af139bc99699be920f33f15c29e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a7b0d2af139bc99699be920f33f15c29e">AD1DR6</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr6      /* Channel 6 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00382">382</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f2db5138021a6152585b9d41137b197"></a><!-- doxytag: member="LPC21xx.h::AD1DR7" ref="a5f2db5138021a6152585b9d41137b197" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a5f2db5138021a6152585b9d41137b197">AD1DR7</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;dr7      /* Channel 7 Data Register   */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00383">383</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a00be34a57f25d73b330b778820830c3a"></a><!-- doxytag: member="LPC21xx.h::AD1GDR" ref="a00be34a57f25d73b330b778820830c3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a00be34a57f25d73b330b778820830c3a">AD1GDR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;gdr      /* Data Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00374">374</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00254">adcISR1()</a>.</p>

</div>
</div>
<a class="anchor" id="a106e865aaa217da66fa7328f5b4b1b1d"></a><!-- doxytag: member="LPC21xx.h::AD1INTEN" ref="a106e865aaa217da66fa7328f5b4b1b1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a106e865aaa217da66fa7328f5b4b1b1d">AD1INTEN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;inten    /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00375">375</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a546973607adcdfae18877a2cb4046c1e"></a><!-- doxytag: member="LPC21xx.h::AD1STAT" ref="a546973607adcdfae18877a2cb4046c1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a546973607adcdfae18877a2cb4046c1e">AD1STAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>-&gt;stat     /* Status Register           */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00384">384</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d2ea0f4a8dd17bf08e69d05deacbcb5"></a><!-- doxytag: member="LPC21xx.h::ADC0" ref="a0d2ea0f4a8dd17bf08e69d05deacbcb5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>&#160;&#160;&#160;((<a class="el" href="structadcRegs__t.html">adcRegs_t</a> *)0xE0034000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00353">353</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90d2d5c526ce5c0a551f533eccbee71a"></a><!-- doxytag: member="LPC21xx.h::ADC1" ref="a90d2d5c526ce5c0a551f533eccbee71a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a90d2d5c526ce5c0a551f533eccbee71a">ADC1</a>&#160;&#160;&#160;((<a class="el" href="structadcRegs__t.html">adcRegs_t</a> *)0xE0060000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00370">370</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="stm32_2mcu__periph_2adc__arch_8c_source.html#l00500">adc1_2_isr()</a>, <a class="el" href="stm32_2mcu__periph_2adc__arch_8c_source.html#l00395">adc_init()</a>, and <a class="el" href="stm32_2mcu__periph_2adc__arch_8c_source.html#l00288">adc_init_single()</a>.</p>

</div>
</div>
<a class="anchor" id="a5e9e434734cead93d787ddde85b731f6"></a><!-- doxytag: member="LPC21xx.h::ADGSR" ref="a5e9e434734cead93d787ddde85b731f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a5e9e434734cead93d787ddde85b731f6">ADGSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a0d2ea0f4a8dd17bf08e69d05deacbcb5">ADC0</a>-&gt;gsr      /* ADC global start resister */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00358">358</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adef024a8d06f520ceaddca4cc9acad61"></a><!-- doxytag: member="LPC21xx.h::AFMR" ref="adef024a8d06f520ceaddca4cc9acad61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#adef024a8d06f520ceaddca4cc9acad61">AFMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a3fd766c549f965f565a748600a52fe3b">CAN_ACCEPT</a>-&gt;afmr      /* Acceptance Filter Register           */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00482">482</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af9a90580df99520af90316de6949f41f"></a><!-- doxytag: member="LPC21xx.h::BSY" ref="af9a90580df99520af90316de6949f41f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af9a90580df99520af90316de6949f41f">BSY</a>&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00281">281</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00288">SpiAutomaton()</a>.</p>

</div>
</div>
<a class="anchor" id="aea975464d07f30d01bbac7b7e88ea62e"></a><!-- doxytag: member="LPC21xx.h::C1BTR" ref="aea975464d07f30d01bbac7b7e88ea62e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aea975464d07f30d01bbac7b7e88ea62e">C1BTR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_btr</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00490">490</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade8305b80395df86443cecff130c92c7"></a><!-- doxytag: member="LPC21xx.h::C1CMR" ref="ade8305b80395df86443cecff130c92c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ade8305b80395df86443cecff130c92c7">C1CMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_cmr      /* */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00486">486</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2243e068d7ddf64bb4de9780e8c1564"></a><!-- doxytag: member="LPC21xx.h::C1EWL" ref="ac2243e068d7ddf64bb4de9780e8c1564" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac2243e068d7ddf64bb4de9780e8c1564">C1EWL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_ewl</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00491">491</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02b36147f61e6ba28f1050f9803715b6"></a><!-- doxytag: member="LPC21xx.h::C1GSR" ref="a02b36147f61e6ba28f1050f9803715b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a02b36147f61e6ba28f1050f9803715b6">C1GSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_gsr      /* */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00487">487</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2b6d12ed38f2d5a40b40b72088f85e2"></a><!-- doxytag: member="LPC21xx.h::C1ICR" ref="ac2b6d12ed38f2d5a40b40b72088f85e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac2b6d12ed38f2d5a40b40b72088f85e2">C1ICR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_icr</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00488">488</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0234c21412aa2c4e11c8c8fa3a58e359"></a><!-- doxytag: member="LPC21xx.h::C1IER" ref="a0234c21412aa2c4e11c8c8fa3a58e359" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a0234c21412aa2c4e11c8c8fa3a58e359">C1IER</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_ier</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00489">489</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a430f4bc50a31de5780f90ea817d33d77"></a><!-- doxytag: member="LPC21xx.h::C1MOD" ref="a430f4bc50a31de5780f90ea817d33d77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a430f4bc50a31de5780f90ea817d33d77">C1MOD</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_mod      /* */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00485">485</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a24f4474fa430cc5efe6100ede95bb06f"></a><!-- doxytag: member="LPC21xx.h::C1RDA" ref="a24f4474fa430cc5efe6100ede95bb06f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a24f4474fa430cc5efe6100ede95bb06f">C1RDA</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rda</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00495">495</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9eecc3f893c3d60b0412648edcc06c3d"></a><!-- doxytag: member="LPC21xx.h::C1RDB" ref="a9eecc3f893c3d60b0412648edcc06c3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a9eecc3f893c3d60b0412648edcc06c3d">C1RDB</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rdb</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00496">496</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a49775ae43654f9d29b193e15c74ac527"></a><!-- doxytag: member="LPC21xx.h::C1RFS" ref="a49775ae43654f9d29b193e15c74ac527" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a49775ae43654f9d29b193e15c74ac527">C1RFS</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rfs</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00493">493</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ff1a473ebfd56e823b73e2b458f6161"></a><!-- doxytag: member="LPC21xx.h::C1RID" ref="a0ff1a473ebfd56e823b73e2b458f6161" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a0ff1a473ebfd56e823b73e2b458f6161">C1RID</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_rid</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00494">494</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69bfa7e12ff9a316e3aeb958eab31113"></a><!-- doxytag: member="LPC21xx.h::C1SR" ref="a69bfa7e12ff9a316e3aeb958eab31113" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a69bfa7e12ff9a316e3aeb958eab31113">C1SR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_sr</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00492">492</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac6067fd0a8cadb5307ed3d56b582fdef"></a><!-- doxytag: member="LPC21xx.h::C1TDA1" ref="ac6067fd0a8cadb5307ed3d56b582fdef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac6067fd0a8cadb5307ed3d56b582fdef">C1TDA1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tda1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00499">499</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a65d0239d7ff9cf22fcd2eb65b72d6e7d"></a><!-- doxytag: member="LPC21xx.h::C1TDA2" ref="a65d0239d7ff9cf22fcd2eb65b72d6e7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a65d0239d7ff9cf22fcd2eb65b72d6e7d">C1TDA2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tda2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00503">503</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ebdccd465b2ab8a1cc2882030ca52d0"></a><!-- doxytag: member="LPC21xx.h::C1TDA3" ref="a8ebdccd465b2ab8a1cc2882030ca52d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a8ebdccd465b2ab8a1cc2882030ca52d0">C1TDA3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tda3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00507">507</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a787adca9dc34ecc5b34124a81a370cdb"></a><!-- doxytag: member="LPC21xx.h::C1TDB1" ref="a787adca9dc34ecc5b34124a81a370cdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a787adca9dc34ecc5b34124a81a370cdb">C1TDB1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tdb1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00500">500</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a174e2c6c951246931d23bc7f855243c2"></a><!-- doxytag: member="LPC21xx.h::C1TDB2" ref="a174e2c6c951246931d23bc7f855243c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a174e2c6c951246931d23bc7f855243c2">C1TDB2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tdb2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00504">504</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a532f9ca3468d92c18501c80c24e2a57e"></a><!-- doxytag: member="LPC21xx.h::C1TDB3" ref="a532f9ca3468d92c18501c80c24e2a57e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a532f9ca3468d92c18501c80c24e2a57e">C1TDB3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tdb3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00508">508</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af4a37703c08b69b8257da0d2d1335ff9"></a><!-- doxytag: member="LPC21xx.h::C1TFI1" ref="af4a37703c08b69b8257da0d2d1335ff9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af4a37703c08b69b8257da0d2d1335ff9">C1TFI1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tfi1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00497">497</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab4dcb6edc3c3d4ba28f40f9d11aa6385"></a><!-- doxytag: member="LPC21xx.h::C1TFI2" ref="ab4dcb6edc3c3d4ba28f40f9d11aa6385" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ab4dcb6edc3c3d4ba28f40f9d11aa6385">C1TFI2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tfi2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00501">501</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a38b7212b00988b053a9fce4fffd76fba"></a><!-- doxytag: member="LPC21xx.h::C1TFI3" ref="a38b7212b00988b053a9fce4fffd76fba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a38b7212b00988b053a9fce4fffd76fba">C1TFI3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tfi3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00505">505</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4d7ce1cd543e6ff5e68fb8f92d0ebc57"></a><!-- doxytag: member="LPC21xx.h::C1TID1" ref="a4d7ce1cd543e6ff5e68fb8f92d0ebc57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a4d7ce1cd543e6ff5e68fb8f92d0ebc57">C1TID1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tid1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00498">498</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a080730487e76f8c7dc78bf5fccb76069"></a><!-- doxytag: member="LPC21xx.h::C1TID2" ref="a080730487e76f8c7dc78bf5fccb76069" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a080730487e76f8c7dc78bf5fccb76069">C1TID2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tid2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00502">502</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a72b5c99da450f6527427fefdb335b8d9"></a><!-- doxytag: member="LPC21xx.h::C1TID3" ref="a72b5c99da450f6527427fefdb335b8d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a72b5c99da450f6527427fefdb335b8d9">C1TID3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>-&gt;can_tid3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00506">506</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac44b9b6397ab3c9e4915fe6a6d1ace3b"></a><!-- doxytag: member="LPC21xx.h::C2BTR" ref="ac44b9b6397ab3c9e4915fe6a6d1ace3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac44b9b6397ab3c9e4915fe6a6d1ace3b">C2BTR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_btr</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00516">516</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae21a6816d5444158694885f7f15413e2"></a><!-- doxytag: member="LPC21xx.h::C2CMR" ref="ae21a6816d5444158694885f7f15413e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ae21a6816d5444158694885f7f15413e2">C2CMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_cmr      /* */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00512">512</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a17c3ee0f8189a6df05279b5e79cb0d56"></a><!-- doxytag: member="LPC21xx.h::C2EWL" ref="a17c3ee0f8189a6df05279b5e79cb0d56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a17c3ee0f8189a6df05279b5e79cb0d56">C2EWL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_ewl</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00517">517</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a31fe656f45a055bb179c2468b159ee36"></a><!-- doxytag: member="LPC21xx.h::C2GSR" ref="a31fe656f45a055bb179c2468b159ee36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a31fe656f45a055bb179c2468b159ee36">C2GSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_gsr      /* */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00513">513</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a34780aa18195a7cb6d8b911793e608d7"></a><!-- doxytag: member="LPC21xx.h::C2ICR" ref="a34780aa18195a7cb6d8b911793e608d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a34780aa18195a7cb6d8b911793e608d7">C2ICR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_icr</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00514">514</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6aa90cf640a8d646de0dc22feb9f8587"></a><!-- doxytag: member="LPC21xx.h::C2IER" ref="a6aa90cf640a8d646de0dc22feb9f8587" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a6aa90cf640a8d646de0dc22feb9f8587">C2IER</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_ier</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00515">515</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a512a49d517c157f5240390b9756b93ab"></a><!-- doxytag: member="LPC21xx.h::C2MOD" ref="a512a49d517c157f5240390b9756b93ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a512a49d517c157f5240390b9756b93ab">C2MOD</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_mod      /* */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00511">511</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5877057f77d7786cf63fe4666ec5ff81"></a><!-- doxytag: member="LPC21xx.h::C2RDA" ref="a5877057f77d7786cf63fe4666ec5ff81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a5877057f77d7786cf63fe4666ec5ff81">C2RDA</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rda</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00521">521</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b6872aaf6bbbca3f3ee084563108857"></a><!-- doxytag: member="LPC21xx.h::C2RDB" ref="a9b6872aaf6bbbca3f3ee084563108857" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a9b6872aaf6bbbca3f3ee084563108857">C2RDB</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rdb</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00522">522</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afa6c63d7f7585ea581008e1bd4c9b66e"></a><!-- doxytag: member="LPC21xx.h::C2RFS" ref="afa6c63d7f7585ea581008e1bd4c9b66e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#afa6c63d7f7585ea581008e1bd4c9b66e">C2RFS</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rfs</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00519">519</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe4139a89f2ee829e5b1e78aa99fed2e"></a><!-- doxytag: member="LPC21xx.h::C2RID" ref="abe4139a89f2ee829e5b1e78aa99fed2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#abe4139a89f2ee829e5b1e78aa99fed2e">C2RID</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_rid</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00520">520</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad0bb96c7aede7c820fb84bd35d40c111"></a><!-- doxytag: member="LPC21xx.h::C2SR" ref="ad0bb96c7aede7c820fb84bd35d40c111" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ad0bb96c7aede7c820fb84bd35d40c111">C2SR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_sr</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00518">518</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad4db00d5b6455c1757ad61c6b8e60519"></a><!-- doxytag: member="LPC21xx.h::C2TDA1" ref="ad4db00d5b6455c1757ad61c6b8e60519" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ad4db00d5b6455c1757ad61c6b8e60519">C2TDA1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tda1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00525">525</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7f274aa6f8981d3481d829908395f57a"></a><!-- doxytag: member="LPC21xx.h::C2TDA2" ref="a7f274aa6f8981d3481d829908395f57a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a7f274aa6f8981d3481d829908395f57a">C2TDA2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tda2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00529">529</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0633a689708971ed99ef78fe7b9a066f"></a><!-- doxytag: member="LPC21xx.h::C2TDA3" ref="a0633a689708971ed99ef78fe7b9a066f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a0633a689708971ed99ef78fe7b9a066f">C2TDA3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tda3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00533">533</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a12588d4fba095bc74ca9934d47544abe"></a><!-- doxytag: member="LPC21xx.h::C2TDB1" ref="a12588d4fba095bc74ca9934d47544abe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a12588d4fba095bc74ca9934d47544abe">C2TDB1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tdb1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00526">526</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab1a932d7755e25df9f22ef3d5963a7a3"></a><!-- doxytag: member="LPC21xx.h::C2TDB2" ref="ab1a932d7755e25df9f22ef3d5963a7a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ab1a932d7755e25df9f22ef3d5963a7a3">C2TDB2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tdb2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00530">530</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2397d0646868d18c722844d3691b5ec0"></a><!-- doxytag: member="LPC21xx.h::C2TDB3" ref="a2397d0646868d18c722844d3691b5ec0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a2397d0646868d18c722844d3691b5ec0">C2TDB3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tdb3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00534">534</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a68d190b1e4f3776408b4c8f683e45c57"></a><!-- doxytag: member="LPC21xx.h::C2TFI1" ref="a68d190b1e4f3776408b4c8f683e45c57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a68d190b1e4f3776408b4c8f683e45c57">C2TFI1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tfi1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00523">523</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa57ad8de8fb5da7714350506b870757a"></a><!-- doxytag: member="LPC21xx.h::C2TFI2" ref="aa57ad8de8fb5da7714350506b870757a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aa57ad8de8fb5da7714350506b870757a">C2TFI2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tfi2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00527">527</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4ae1ab0877055894a2b3fb33ddab7bbe"></a><!-- doxytag: member="LPC21xx.h::C2TFI3" ref="a4ae1ab0877055894a2b3fb33ddab7bbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a4ae1ab0877055894a2b3fb33ddab7bbe">C2TFI3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tfi3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00531">531</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab9a482b22491b3039fc3f953908ed458"></a><!-- doxytag: member="LPC21xx.h::C2TID1" ref="ab9a482b22491b3039fc3f953908ed458" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ab9a482b22491b3039fc3f953908ed458">C2TID1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tid1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00524">524</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3cd9a1e1fa4f8d5aa97c1e6d295568d8"></a><!-- doxytag: member="LPC21xx.h::C2TID2" ref="a3cd9a1e1fa4f8d5aa97c1e6d295568d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a3cd9a1e1fa4f8d5aa97c1e6d295568d8">C2TID2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tid2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00528">528</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a93ffdf84bc01aad5b4f3035581b0f111"></a><!-- doxytag: member="LPC21xx.h::C2TID3" ref="a93ffdf84bc01aad5b4f3035581b0f111" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a93ffdf84bc01aad5b4f3035581b0f111">C2TID3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>-&gt;can_tid3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00532">532</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4964ecb6a5c689aaf8ee2832b8093aac"></a><!-- doxytag: member="LPC21xx.h::CAN1" ref="a4964ecb6a5c689aaf8ee2832b8093aac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a4964ecb6a5c689aaf8ee2832b8093aac">CAN1</a>&#160;&#160;&#160;((<a class="el" href="structcan__Regs__t.html">can_Regs_t</a> *)0xE0044000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00484">484</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="can__arch_8c_source.html#l00047">can_hw_init()</a>, <a class="el" href="can__arch_8c_source.html#l00137">can_hw_transmit()</a>, <a class="el" href="test__csc__servo_8c_source.html#l00068">main_periodic_task()</a>, and <a class="el" href="can__arch_8c_source.html#l00165">usb_lp_can_rx0_isr()</a>.</p>

</div>
</div>
<a class="anchor" id="ac5e4c86ed487dc91418b156e24808033"></a><!-- doxytag: member="LPC21xx.h::CAN2" ref="ac5e4c86ed487dc91418b156e24808033" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac5e4c86ed487dc91418b156e24808033">CAN2</a>&#160;&#160;&#160;((<a class="el" href="structcan__Regs__t.html">can_Regs_t</a> *)0xE0048000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00510">510</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3fd766c549f965f565a748600a52fe3b"></a><!-- doxytag: member="LPC21xx.h::CAN_ACCEPT" ref="a3fd766c549f965f565a748600a52fe3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a3fd766c549f965f565a748600a52fe3b">CAN_ACCEPT</a>&#160;&#160;&#160;((<a class="el" href="structcan__accept__Regs__t.html">can_accept_Regs_t</a> *)0xE003C000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00481">481</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae354b5db123dee681d99b30894bd499"></a><!-- doxytag: member="LPC21xx.h::CAN_CENTRAL" ref="aae354b5db123dee681d99b30894bd499" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">CAN_CENTRAL</a>&#160;&#160;&#160;((<a class="el" href="structcan__central__Regs__t.html">can_central_Regs_t</a> *)0xE0040000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00476">476</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a99e74dd1dd5f4be780b78777d9c4f0d1"></a><!-- doxytag: member="LPC21xx.h::CANMSR" ref="a99e74dd1dd5f4be780b78777d9c4f0d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a99e74dd1dd5f4be780b78777d9c4f0d1">CANMSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">CAN_CENTRAL</a>-&gt;m_sr  /* CAN Central Miscellanous Register    */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00479">479</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a505ff7bc2a83d655094aa3aff8b261ad"></a><!-- doxytag: member="LPC21xx.h::CANRxSR" ref="a505ff7bc2a83d655094aa3aff8b261ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a505ff7bc2a83d655094aa3aff8b261ad">CANRxSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">CAN_CENTRAL</a>-&gt;rx_sr /* CAN Central Receive Status Register  */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00478">478</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d834886403695ef36d8fb529a0432c2"></a><!-- doxytag: member="LPC21xx.h::CANTxSR" ref="a8d834886403695ef36d8fb529a0432c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a8d834886403695ef36d8fb529a0432c2">CANTxSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aae354b5db123dee681d99b30894bd499">CAN_CENTRAL</a>-&gt;tx_sr /* CAN Central Transmit Status Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00477">477</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8529d2df242f4448a2e66aab0eef9a3"></a><!-- doxytag: member="LPC21xx.h::CPHA" ref="ad8529d2df242f4448a2e66aab0eef9a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ad8529d2df242f4448a2e66aab0eef9a3">CPHA</a>&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00246">246</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00107">SpiClearCPHA()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00103">SpiSetCPHA()</a>.</p>

</div>
</div>
<a class="anchor" id="a0eb64d85804990e6ee5259451c7f5a0d"></a><!-- doxytag: member="LPC21xx.h::CPOL" ref="a0eb64d85804990e6ee5259451c7f5a0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a0eb64d85804990e6ee5259451c7f5a0d">CPOL</a>&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00245">245</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00099">SpiClearCPOL()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00095">SpiSetCPOL()</a>.</p>

</div>
</div>
<a class="anchor" id="af8a4c578c83b8420c7ec010f84f3f0eb"></a><!-- doxytag: member="LPC21xx.h::DACR" ref="af8a4c578c83b8420c7ec010f84f3f0eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af8a4c578c83b8420c7ec010f84f3f0eb">DACR</a>&#160;&#160;&#160;(*(<a class="el" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>*) 0xE006C000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00389">389</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="dac__arch_8h_source.html#l00036">DACSet()</a>, and <a class="el" href="audio__telemetry__hw_8c_source.html#l00062">TIMER1_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="a105a3cc9c4e2aebf77784cbaa7af4f4e"></a><!-- doxytag: member="LPC21xx.h::DSS" ref="a105a3cc9c4e2aebf77784cbaa7af4f4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a105a3cc9c4e2aebf77784cbaa7af4f4e">DSS</a>&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00243">243</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00118">SpiSetDataSize()</a>.</p>

</div>
</div>
<a class="anchor" id="a0915bcc6196660277aa516700c1519e8"></a><!-- doxytag: member="LPC21xx.h::DSS_VAL10" ref="a0915bcc6196660277aa516700c1519e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a0915bcc6196660277aa516700c1519e8">DSS_VAL10</a>&#160;&#160;&#160;0x9</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00256">256</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94a38d40416df75184b6affd53b8814a"></a><!-- doxytag: member="LPC21xx.h::DSS_VAL11" ref="a94a38d40416df75184b6affd53b8814a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a94a38d40416df75184b6affd53b8814a">DSS_VAL11</a>&#160;&#160;&#160;0xA</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00257">257</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa6b8b5910f03e6c6507cb3fba67f9160"></a><!-- doxytag: member="LPC21xx.h::DSS_VAL12" ref="aa6b8b5910f03e6c6507cb3fba67f9160" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aa6b8b5910f03e6c6507cb3fba67f9160">DSS_VAL12</a>&#160;&#160;&#160;0xB</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00258">258</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a79cdf54077c23515062338e2ed32a82b"></a><!-- doxytag: member="LPC21xx.h::DSS_VAL13" ref="a79cdf54077c23515062338e2ed32a82b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a79cdf54077c23515062338e2ed32a82b">DSS_VAL13</a>&#160;&#160;&#160;0XC</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00259">259</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeb10b5f5ba3c30285e1174a732a10dc3"></a><!-- doxytag: member="LPC21xx.h::DSS_VAL14" ref="aeb10b5f5ba3c30285e1174a732a10dc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aeb10b5f5ba3c30285e1174a732a10dc3">DSS_VAL14</a>&#160;&#160;&#160;0xD</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00260">260</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3c20c36642dab9d3f654a1646cf8cba9"></a><!-- doxytag: member="LPC21xx.h::DSS_VAL15" ref="a3c20c36642dab9d3f654a1646cf8cba9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a3c20c36642dab9d3f654a1646cf8cba9">DSS_VAL15</a>&#160;&#160;&#160;0xE</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00261">261</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86b492d55e162a067959c116eea6de9f"></a><!-- doxytag: member="LPC21xx.h::DSS_VAL16" ref="a86b492d55e162a067959c116eea6de9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a86b492d55e162a067959c116eea6de9f">DSS_VAL16</a>&#160;&#160;&#160;0xF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00262">262</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00118">SpiSetDataSize()</a>.</p>

</div>
</div>
<a class="anchor" id="a2662abeea36aa9da5e325a0310d4b3ca"></a><!-- doxytag: member="LPC21xx.h::DSS_VAL4" ref="a2662abeea36aa9da5e325a0310d4b3ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a2662abeea36aa9da5e325a0310d4b3ca">DSS_VAL4</a>&#160;&#160;&#160;0x3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00250">250</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2810204f21cfe167bca6d8a3e5563be7"></a><!-- doxytag: member="LPC21xx.h::DSS_VAL5" ref="a2810204f21cfe167bca6d8a3e5563be7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a2810204f21cfe167bca6d8a3e5563be7">DSS_VAL5</a>&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00251">251</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="acca584e8e7f73307617dabe1cce7a59c"></a><!-- doxytag: member="LPC21xx.h::DSS_VAL6" ref="acca584e8e7f73307617dabe1cce7a59c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#acca584e8e7f73307617dabe1cce7a59c">DSS_VAL6</a>&#160;&#160;&#160;0x5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00252">252</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a280213ebbad54a3765ce5106deadad25"></a><!-- doxytag: member="LPC21xx.h::DSS_VAL7" ref="a280213ebbad54a3765ce5106deadad25" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a280213ebbad54a3765ce5106deadad25">DSS_VAL7</a>&#160;&#160;&#160;0x6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00253">253</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa2982f0469a9a515755731bd2d9c91d1"></a><!-- doxytag: member="LPC21xx.h::DSS_VAL8" ref="aa2982f0469a9a515755731bd2d9c91d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aa2982f0469a9a515755731bd2d9c91d1">DSS_VAL8</a>&#160;&#160;&#160;0x7</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00254">254</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00118">SpiSetDataSize()</a>.</p>

</div>
</div>
<a class="anchor" id="a5b723e544c4c0c5fcdd36346eb179d90"></a><!-- doxytag: member="LPC21xx.h::DSS_VAL9" ref="a5b723e544c4c0c5fcdd36346eb179d90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a5b723e544c4c0c5fcdd36346eb179d90">DSS_VAL9</a>&#160;&#160;&#160;0x8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00255">255</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8cc44522d2f5b706b3af5b839c0ba3ff"></a><!-- doxytag: member="LPC21xx.h::EXTINT" ref="a8cc44522d2f5b706b3af5b839c0ba3ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a8cc44522d2f5b706b3af5b839c0ba3ff">EXTINT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ext.flag   /* Flag Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00417">417</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="baro__scp_8c_source.html#l00067">baro_scp_init()</a>, <a class="el" href="lpc21_2peripherals_2max1168__arch_8c_source.html#l00050">EXTINT0_ISR()</a>, <a class="el" href="lpc21_2micromag__hw_8c_source.html#l00054">EXTINT_ISR()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="lpc21_2peripherals_2max1168__arch_8c_source.html#l00031">max1168_arch_init()</a>, <a class="el" href="max3100__hw_8c_source.html#l00072">max3100_init()</a>, <a class="el" href="lpc21_2micromag__hw_8c_source.html#l00029">micromag_hw_init()</a>, and <a class="el" href="lpc21_2peripherals_2ms2100__arch_8c_source.html#l00035">ms2100_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a6b7d1399a94b686e878b95b16b46ff4a"></a><!-- doxytag: member="LPC21xx.h::EXTMODE" ref="a6b7d1399a94b686e878b95b16b46ff4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a6b7d1399a94b686e878b95b16b46ff4a">EXTMODE</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ext.mode   /* Mode Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00419">419</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="baro__scp_8c_source.html#l00067">baro_scp_init()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="lpc21_2peripherals_2max1168__arch_8c_source.html#l00031">max1168_arch_init()</a>, <a class="el" href="max3100__hw_8c_source.html#l00072">max3100_init()</a>, <a class="el" href="lpc21_2micromag__hw_8c_source.html#l00029">micromag_hw_init()</a>, and <a class="el" href="lpc21_2peripherals_2ms2100__arch_8c_source.html#l00035">ms2100_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ac9d407f43c17d5499f0d9ccd9acbf256"></a><!-- doxytag: member="LPC21xx.h::EXTPOLAR" ref="ac9d407f43c17d5499f0d9ccd9acbf256" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac9d407f43c17d5499f0d9ccd9acbf256">EXTPOLAR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ext.polar  /* Polarity Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00420">420</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="baro__scp_8c_source.html#l00067">baro_scp_init()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="lpc21_2peripherals_2max1168__arch_8c_source.html#l00031">max1168_arch_init()</a>, <a class="el" href="max3100__hw_8c_source.html#l00072">max3100_init()</a>, <a class="el" href="lpc21_2micromag__hw_8c_source.html#l00029">micromag_hw_init()</a>, and <a class="el" href="lpc21_2peripherals_2ms2100__arch_8c_source.html#l00035">ms2100_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="afbd68c79c7bbdfacfc15b6e537a7a1ab"></a><!-- doxytag: member="LPC21xx.h::EXTWAKE" ref="afbd68c79c7bbdfacfc15b6e537a7a1ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#afbd68c79c7bbdfacfc15b6e537a7a1ab">EXTWAKE</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;ext.wake   /* Wakeup Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00418">418</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a16bb5201c0534fcdf25f6a313efc67e5"></a><!-- doxytag: member="LPC21xx.h::FRF" ref="a16bb5201c0534fcdf25f6a313efc67e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a16bb5201c0534fcdf25f6a313efc67e5">FRF</a>&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00244">244</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1037b18e2d226fe7d327d4a6f17a21c1"></a><!-- doxytag: member="LPC21xx.h::GPIO" ref="a1037b18e2d226fe7d327d4a6f17a21c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>&#160;&#160;&#160;((<a class="el" href="structgpioRegs__t.html">gpioRegs_t</a> *)0xE0028000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00330">330</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86abb2e8858d177c04e60c41e9242045"></a><!-- doxytag: member="LPC21xx.h::I2C0" ref="a86abb2e8858d177c04e60c41e9242045" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>&#160;&#160;&#160;((<a class="el" href="structi2cRegs__t.html">i2cRegs_t</a> *)0xE001C000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00154">154</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7ec66c520e6c3ce44c85e6a67cc43c70"></a><!-- doxytag: member="LPC21xx.h::I2C0ADR" ref="a7ec66c520e6c3ce44c85e6a67cc43c70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a7ec66c520e6c3ce44c85e6a67cc43c70">I2C0ADR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;adr        /* Slave Address Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00160">160</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a606e9ceb8d8bb33e5d14c994ebf8349f"></a><!-- doxytag: member="LPC21xx.h::I2C0CONCLR" ref="a606e9ceb8d8bb33e5d14c994ebf8349f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a606e9ceb8d8bb33e5d14c994ebf8349f">I2C0CONCLR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;conclr     /* Control Clear Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00163">163</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1aa69f36dc155292bfeaeb3f11ce8f58"></a><!-- doxytag: member="LPC21xx.h::I2C0CONSET" ref="a1aa69f36dc155292bfeaeb3f11ce8f58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a1aa69f36dc155292bfeaeb3f11ce8f58">I2C0CONSET</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;conset     /* Control Set Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00157">157</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a24d545fc7d57a71ccfd2562ba9197a65"></a><!-- doxytag: member="LPC21xx.h::I2C0DAT" ref="a24d545fc7d57a71ccfd2562ba9197a65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a24d545fc7d57a71ccfd2562ba9197a65">I2C0DAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;dat        /* Data Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00159">159</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9fe26c478b6771b1e16dc7617e267153"></a><!-- doxytag: member="LPC21xx.h::I2C0SCLH" ref="a9fe26c478b6771b1e16dc7617e267153" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a9fe26c478b6771b1e16dc7617e267153">I2C0SCLH</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;sclh       /* SCL Duty Cycle Register (high half word) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00161">161</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac3bc7e8e9373be0508582185e192d3fd"></a><!-- doxytag: member="LPC21xx.h::I2C0SCLL" ref="ac3bc7e8e9373be0508582185e192d3fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac3bc7e8e9373be0508582185e192d3fd">I2C0SCLL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;scll       /* SCL Duty Cycle Register (low half word) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00162">162</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a140ed7fe1bfdde5354339ddecd37adae"></a><!-- doxytag: member="LPC21xx.h::I2C0STAT" ref="a140ed7fe1bfdde5354339ddecd37adae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a140ed7fe1bfdde5354339ddecd37adae">I2C0STAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a86abb2e8858d177c04e60c41e9242045">I2C0</a>-&gt;stat       /* Status Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00158">158</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab45d257574da6fe1f091cc45b7eda6cc"></a><!-- doxytag: member="LPC21xx.h::I2C1" ref="ab45d257574da6fe1f091cc45b7eda6cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>&#160;&#160;&#160;((<a class="el" href="structi2cRegs__t.html">i2cRegs_t</a> *)0xE005C000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00166">166</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="test__mc_8c_source.html#l00091">main_i2c_init()</a>, and <a class="el" href="test__mc_8c_source.html#l00125">main_test_send()</a>.</p>

</div>
</div>
<a class="anchor" id="a8455faf4fa13411e951eab429358d1e9"></a><!-- doxytag: member="LPC21xx.h::I2C1ADR" ref="a8455faf4fa13411e951eab429358d1e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a8455faf4fa13411e951eab429358d1e9">I2C1ADR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;adr        /* Slave Address Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00171">171</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a449956d7f906cb61bdc0b3c5b6ae91ea"></a><!-- doxytag: member="LPC21xx.h::I2C1CONCLR" ref="a449956d7f906cb61bdc0b3c5b6ae91ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a449956d7f906cb61bdc0b3c5b6ae91ea">I2C1CONCLR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;conclr     /* Control Clear Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00174">174</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae8fde2c2c3ce4902515011a7cfde5bef"></a><!-- doxytag: member="LPC21xx.h::I2C1CONSET" ref="ae8fde2c2c3ce4902515011a7cfde5bef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ae8fde2c2c3ce4902515011a7cfde5bef">I2C1CONSET</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;conset     /* Control Set Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00168">168</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeee122c8e994fcdac0043f0132017408"></a><!-- doxytag: member="LPC21xx.h::I2C1DAT" ref="aeee122c8e994fcdac0043f0132017408" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aeee122c8e994fcdac0043f0132017408">I2C1DAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;dat        /* Data Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00170">170</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab0dbe2477f6a41d985fc028a6431865b"></a><!-- doxytag: member="LPC21xx.h::I2C1SCLH" ref="ab0dbe2477f6a41d985fc028a6431865b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ab0dbe2477f6a41d985fc028a6431865b">I2C1SCLH</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;sclh       /* SCL Duty Cycle Register (high half word) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00172">172</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3bc586426ccbc2edd96c50babaa62c36"></a><!-- doxytag: member="LPC21xx.h::I2C1SCLL" ref="a3bc586426ccbc2edd96c50babaa62c36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a3bc586426ccbc2edd96c50babaa62c36">I2C1SCLL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;scll       /* SCL Duty Cycle Register (low half word) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00173">173</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adbba5de491b6cf3df5876cfd40c9feb1"></a><!-- doxytag: member="LPC21xx.h::I2C1STAT" ref="adbba5de491b6cf3df5876cfd40c9feb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#adbba5de491b6cf3df5876cfd40c9feb1">I2C1STAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ab45d257574da6fe1f091cc45b7eda6cc">I2C1</a>-&gt;stat       /* Status Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00169">169</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a12447d932895a151d9f3a6494ef27f89"></a><!-- doxytag: member="LPC21xx.h::I2EN" ref="a12447d932895a151d9f3a6494ef27f89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a12447d932895a151d9f3a6494ef27f89">I2EN</a>&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00183">183</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac2470abf16fb1ad8765491ac5357dc3c"></a><!-- doxytag: member="LPC21xx.h::I2ENC" ref="ac2470abf16fb1ad8765491ac5357dc3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac2470abf16fb1ad8765491ac5357dc3c">I2ENC</a>&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00190">190</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2aad809a96f91f42efabb2b75c23773a"></a><!-- doxytag: member="LPC21xx.h::IO0CLR" ref="a2aad809a96f91f42efabb2b75c23773a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a2aad809a96f91f42efabb2b75c23773a">IO0CLR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;clr0      /* P0 Pin Output Clear Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00336">336</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="humid__sht_8c_source.html#l00238">humid_sht_init()</a>, and <a class="el" href="uart__tunnel_8c_source.html#l00014">main()</a>.</p>

</div>
</div>
<a class="anchor" id="aacf5b0c18685afd32ed41af9c3934479"></a><!-- doxytag: member="LPC21xx.h::IO0DIR" ref="aacf5b0c18685afd32ed41af9c3934479" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aacf5b0c18685afd32ed41af9c3934479">IO0DIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;dir0      /* P0 Pin Direction Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00335">335</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00043">actuators_4015_init()</a>, <a class="el" href="servos__4017__hw_8c_source.html#l00031">actuators_4017_init()</a>, <a class="el" href="max11040__hw_8c_source.html#l00232">EXTINT_ISR()</a>, <a class="el" href="humid__sht_8c_source.html#l00238">humid_sht_init()</a>, <a class="el" href="main__ap_8c_source.html#l00130">init_ap()</a>, and <a class="el" href="uart__tunnel_8c_source.html#l00014">main()</a>.</p>

</div>
</div>
<a class="anchor" id="ae59e36a0559936fc523d1e789d73d867"></a><!-- doxytag: member="LPC21xx.h::IO0PIN" ref="ae59e36a0559936fc523d1e789d73d867" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ae59e36a0559936fc523d1e789d73d867">IO0PIN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;in0       /* P0 Pin Value Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00333">333</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="uart__tunnel_8c_source.html#l00014">main()</a>.</p>

</div>
</div>
<a class="anchor" id="aef8b1a758e54e0994ae8f495dad1d592"></a><!-- doxytag: member="LPC21xx.h::IO0SET" ref="aef8b1a758e54e0994ae8f495dad1d592" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aef8b1a758e54e0994ae8f495dad1d592">IO0SET</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;set0      /* P0 Pin Output Set Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00334">334</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="main__ap_8c_source.html#l00130">init_ap()</a>, and <a class="el" href="uart__tunnel_8c_source.html#l00014">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ebbd9fce18e5ae73751ed93d0b2f70b"></a><!-- doxytag: member="LPC21xx.h::IO1CLR" ref="a2ebbd9fce18e5ae73751ed93d0b2f70b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a2ebbd9fce18e5ae73751ed93d0b2f70b">IO1CLR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;clr1      /* P1 Pin Output Clear Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00340">340</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00099">PWM_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="ac181571868f065174ab2d366611a6ce1"></a><!-- doxytag: member="LPC21xx.h::IO1DIR" ref="ac181571868f065174ab2d366611a6ce1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac181571868f065174ab2d366611a6ce1">IO1DIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;dir1      /* P1 Pin Direction Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00339">339</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00043">actuators_4015_init()</a>, and <a class="el" href="servos__4017__hw_8c_source.html#l00031">actuators_4017_init()</a>.</p>

</div>
</div>
<a class="anchor" id="adf8e57f2d80f6da1024636948d1f2438"></a><!-- doxytag: member="LPC21xx.h::IO1PIN" ref="adf8e57f2d80f6da1024636948d1f2438" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#adf8e57f2d80f6da1024636948d1f2438">IO1PIN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;in1       /* P1 Pin Value Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00337">337</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac128251b4ae8d958ce27236ad9dd2a0d"></a><!-- doxytag: member="LPC21xx.h::IO1SET" ref="ac128251b4ae8d958ce27236ad9dd2a0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac128251b4ae8d958ce27236ad9dd2a0d">IO1SET</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>-&gt;set1      /* P1 Pin Output Set Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00338">338</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__MAT__hw_8c_source.html#l00037">actuators_4015_init()</a>, <a class="el" href="servos__4017__hw_8c_source.html#l00031">actuators_4017_init()</a>, and <a class="el" href="servos__4015__hw_8c_source.html#l00099">PWM_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="a6e30edeb4079960f7a3f0e18f8195011"></a><!-- doxytag: member="LPC21xx.h::LBM" ref="a6e30edeb4079960f7a3f0e18f8195011" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a6e30edeb4079960f7a3f0e18f8195011">LBM</a>&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00265">265</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f8241693e932c71cda127e11d38184f"></a><!-- doxytag: member="LPC21xx.h::MAMCR" ref="a5f8241693e932c71cda127e11d38184f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a5f8241693e932c71cda127e11d38184f">MAMCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;mam.cr     /* Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00397">397</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ac1227157e9ba57d2fe6d024b859bdae2"></a><!-- doxytag: member="LPC21xx.h::MAMTIM" ref="ac1227157e9ba57d2fe6d024b859bdae2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac1227157e9ba57d2fe6d024b859bdae2">MAMTIM</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;mam.tim    /* Timing Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00398">398</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a1faec0e736c4b1230adfb1722e82706f"></a><!-- doxytag: member="LPC21xx.h::MEMMAP" ref="a1faec0e736c4b1230adfb1722e82706f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a1faec0e736c4b1230adfb1722e82706f">MEMMAP</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;memmap</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00401">401</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ab9e061e05d689a5769936b213022102f"></a><!-- doxytag: member="LPC21xx.h::MS" ref="ab9e061e05d689a5769936b213022102f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ab9e061e05d689a5769936b213022102f">MS</a>&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00267">267</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abb1322d5f790b9bea8376c697a5c9ef0"></a><!-- doxytag: member="LPC21xx.h::PCON" ref="abb1322d5f790b9bea8376c697a5c9ef0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#abb1322d5f790b9bea8376c697a5c9ef0">PCON</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;p.con      /* Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00410">410</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aca7c245b2477a5abdec386b73bda1d15"></a><!-- doxytag: member="LPC21xx.h::PCONP" ref="aca7c245b2477a5abdec386b73bda1d15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aca7c245b2477a5abdec386b73bda1d15">PCONP</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;p.conp     /* Peripherals Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00411">411</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adcf85a8a6da60e211f5dd37abc27b999"></a><!-- doxytag: member="LPC21xx.h::PINSEL" ref="adcf85a8a6da60e211f5dd37abc27b999" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">PINSEL</a>&#160;&#160;&#160;((<a class="el" href="structpinRegs__t.html">pinRegs_t</a> *)0xE002C000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00344">344</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aff215b5e0d11d5a47354ecfad12a8902"></a><!-- doxytag: member="LPC21xx.h::PINSEL0" ref="aff215b5e0d11d5a47354ecfad12a8902" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aff215b5e0d11d5a47354ecfad12a8902">PINSEL0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">PINSEL</a>-&gt;sel0    /* Pin Function Select Register 0 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00347">347</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00194">adc_init()</a>, <a class="el" href="baro__MS5534A_8c_source.html#l00116">baro_MS5534A_init()</a>, and <a class="el" href="humid__sht_8c_source.html#l00238">humid_sht_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a030997bacf62a695152879b6be44c84c"></a><!-- doxytag: member="LPC21xx.h::PINSEL1" ref="a030997bacf62a695152879b6be44c84c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a030997bacf62a695152879b6be44c84c">PINSEL1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">PINSEL</a>-&gt;sel1    /* Pin Function Select Register 1 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00348">348</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00194">adc_init()</a>, <a class="el" href="ADS8344_8c_source.html#l00082">ADS8344_init()</a>, <a class="el" href="audio__telemetry__hw_8h_source.html#l00031">audio_telemetry_init()</a>, <a class="el" href="baro__scp_8c_source.html#l00067">baro_scp_init()</a>, <a class="el" href="dac__arch_8c_source.html#l00033">dac_init()</a>, <a class="el" href="max11040__hw_8c_source.html#l00232">EXTINT_ISR()</a>, <a class="el" href="humid__sht_8c_source.html#l00238">humid_sht_init()</a>, <a class="el" href="lpc21_2subsystems_2imu_2imu__crista__arch_8c_source.html#l00056">imu_crista_arch_init()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00059">lcd_dogm_init_hw()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="max3100__hw_8c_source.html#l00072">max3100_init()</a>, <a class="el" href="mag__micromag__fw__hw_8c_source.html#l00041">micromag_hw_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00444">spi1_arch_init()</a>, and <a class="el" href="spi__slave__hs__arch_8c_source.html#l00102">spi_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ac43539e28c63bbab43998e0fde66a96f"></a><!-- doxytag: member="LPC21xx.h::PINSEL2" ref="ac43539e28c63bbab43998e0fde66a96f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac43539e28c63bbab43998e0fde66a96f">PINSEL2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#adcf85a8a6da60e211f5dd37abc27b999">PINSEL</a>-&gt;sel2    /* Pin Function Select Register 2 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00349">349</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__MAT__hw_8c_source.html#l00037">actuators_4015_init()</a>, and <a class="el" href="servos__4017__hw_8c_source.html#l00031">actuators_4017_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a86a96d4f7bbd5859efb50d95e843a453"></a><!-- doxytag: member="LPC21xx.h::PLLCFG" ref="a86a96d4f7bbd5859efb50d95e843a453" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a86a96d4f7bbd5859efb50d95e843a453">PLLCFG</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.cfg    /* Configuration Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00405">405</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a82f48e2691d53458741663e593cf7e43"></a><!-- doxytag: member="LPC21xx.h::PLLCON" ref="a82f48e2691d53458741663e593cf7e43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a82f48e2691d53458741663e593cf7e43">PLLCON</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.con    /* Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00404">404</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a8df6957082139d54e86014261f88a76f"></a><!-- doxytag: member="LPC21xx.h::PLLFEED" ref="a8df6957082139d54e86014261f88a76f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a8df6957082139d54e86014261f88a76f">PLLFEED</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.feed   /* Feed Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00407">407</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ae729ecec265b8f3cc14218bf2811c725"></a><!-- doxytag: member="LPC21xx.h::PLLSTAT" ref="ae729ecec265b8f3cc14218bf2811c725" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ae729ecec265b8f3cc14218bf2811c725">PLLSTAT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;pll.stat   /* Status Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00406">406</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a538e3ec60828cfabae7e3011d73d2093"></a><!-- doxytag: member="LPC21xx.h::PWM" ref="a538e3ec60828cfabae7e3011d73d2093" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>&#160;&#160;&#160;((<a class="el" href="structpwmTmrRegs__t.html">pwmTmrRegs_t</a> *)0xE0014000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00091">91</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b2175b1d001571946445be90075beb6"></a><!-- doxytag: member="LPC21xx.h::PWMIR" ref="a2b2175b1d001571946445be90075beb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a2b2175b1d001571946445be90075beb6">PWMIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;ir         /* Interrupt Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00094">94</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00099">PWM_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="abbdbfb41ac54a3b3b550127bd9d12bbb"></a><!-- doxytag: member="LPC21xx.h::PWMLER" ref="abbdbfb41ac54a3b3b550127bd9d12bbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#abbdbfb41ac54a3b3b550127bd9d12bbb">PWMLER</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;ler        /* Latch Enable Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00108">108</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00043">actuators_4015_init()</a>, <a class="el" href="lpc21_2subsystems_2actuators_2actuators__pwm__arch_8c_source.html#l00054">actuators_pwm_arch_init()</a>, <a class="el" href="baro__MS5534A_8c_source.html#l00116">baro_MS5534A_init()</a>, and <a class="el" href="servos__4015__hw_8c_source.html#l00099">PWM_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="ac722cd0df5a1233c90a709ccebf16972"></a><!-- doxytag: member="LPC21xx.h::PWMMCR" ref="ac722cd0df5a1233c90a709ccebf16972" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac722cd0df5a1233c90a709ccebf16972">PWMMCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mcr        /* Match Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00099">99</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00043">actuators_4015_init()</a>, and <a class="el" href="servos__4015__hw__new_8c_source.html#l00095">PWM_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="ad34cff834a0ab5903e41eb36b87ee4ab"></a><!-- doxytag: member="LPC21xx.h::PWMMR0" ref="ad34cff834a0ab5903e41eb36b87ee4ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ad34cff834a0ab5903e41eb36b87ee4ab">PWMMR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr0        /* Match Register 0 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00100">100</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00043">actuators_4015_init()</a>, <a class="el" href="lpc21_2subsystems_2actuators_2actuators__pwm__arch_8c_source.html#l00054">actuators_pwm_arch_init()</a>, <a class="el" href="baro__MS5534A_8c_source.html#l00116">baro_MS5534A_init()</a>, and <a class="el" href="servos__4015__hw_8c_source.html#l00099">PWM_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="af8dc7bae66f83aeba5f3c4a8080fe890"></a><!-- doxytag: member="LPC21xx.h::PWMMR1" ref="af8dc7bae66f83aeba5f3c4a8080fe890" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af8dc7bae66f83aeba5f3c4a8080fe890">PWMMR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr1        /* Match Register 1 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00101">101</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab6dbe736ce27ca80afeeef8ce175db05"></a><!-- doxytag: member="LPC21xx.h::PWMMR2" ref="ab6dbe736ce27ca80afeeef8ce175db05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ab6dbe736ce27ca80afeeef8ce175db05">PWMMR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr2        /* Match Register 2 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00102">102</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="baro__MS5534A_8c_source.html#l00116">baro_MS5534A_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a513459ab8d12defa47469f6c6770369e"></a><!-- doxytag: member="LPC21xx.h::PWMMR3" ref="a513459ab8d12defa47469f6c6770369e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a513459ab8d12defa47469f6c6770369e">PWMMR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr3        /* Match Register 3 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00103">103</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af025b07dee36f998ce30fdbdcc5498e1"></a><!-- doxytag: member="LPC21xx.h::PWMMR4" ref="af025b07dee36f998ce30fdbdcc5498e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af025b07dee36f998ce30fdbdcc5498e1">PWMMR4</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr4        /* Match Register 4 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00104">104</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1b16b31477760d90f2c6757af206d6e4"></a><!-- doxytag: member="LPC21xx.h::PWMMR5" ref="a1b16b31477760d90f2c6757af206d6e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a1b16b31477760d90f2c6757af206d6e4">PWMMR5</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr5        /* Match Register 5 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00105">105</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae298a94f932f1c2340234403843323e7"></a><!-- doxytag: member="LPC21xx.h::PWMMR6" ref="ae298a94f932f1c2340234403843323e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ae298a94f932f1c2340234403843323e7">PWMMR6</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;mr6        /* Match Register 6 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00106">106</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6c5ff25d6b5600432c3826aa8d1dd130"></a><!-- doxytag: member="LPC21xx.h::PWMPC" ref="a6c5ff25d6b5600432c3826aa8d1dd130" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a6c5ff25d6b5600432c3826aa8d1dd130">PWMPC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;pc         /* Prescale Counter Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00098">98</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd00815787f2ba39dfd648c6b5e81bfa"></a><!-- doxytag: member="LPC21xx.h::PWMPCR" ref="abd00815787f2ba39dfd648c6b5e81bfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#abd00815787f2ba39dfd648c6b5e81bfa">PWMPCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;pcr        /* Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00107">107</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00043">actuators_4015_init()</a>, <a class="el" href="lpc21_2subsystems_2actuators_2actuators__pwm__arch_8c_source.html#l00054">actuators_pwm_arch_init()</a>, and <a class="el" href="baro__MS5534A_8c_source.html#l00116">baro_MS5534A_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a3d875dc26696961f677509cfb12e8c41"></a><!-- doxytag: member="LPC21xx.h::PWMPR" ref="a3d875dc26696961f677509cfb12e8c41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a3d875dc26696961f677509cfb12e8c41">PWMPR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;pr         /* Prescale Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00097">97</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00043">actuators_4015_init()</a>, <a class="el" href="lpc21_2subsystems_2actuators_2actuators__pwm__arch_8c_source.html#l00054">actuators_pwm_arch_init()</a>, and <a class="el" href="baro__MS5534A_8c_source.html#l00116">baro_MS5534A_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a0a0a663ddac7998e18432c4252e76d40"></a><!-- doxytag: member="LPC21xx.h::PWMTC" ref="a0a0a663ddac7998e18432c4252e76d40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a0a0a663ddac7998e18432c4252e76d40">PWMTC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;tc         /* Timer Counter */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00096">96</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a29d2ceaf5a4a72e1e4901cb5cf8b96ee"></a><!-- doxytag: member="LPC21xx.h::PWMTCR" ref="a29d2ceaf5a4a72e1e4901cb5cf8b96ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a29d2ceaf5a4a72e1e4901cb5cf8b96ee">PWMTCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a538e3ec60828cfabae7e3011d73d2093">PWM</a>-&gt;tcr        /* Timer Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00095">95</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00043">actuators_4015_init()</a>, <a class="el" href="lpc21_2subsystems_2actuators_2actuators__pwm__arch_8c_source.html#l00054">actuators_pwm_arch_init()</a>, and <a class="el" href="baro__MS5534A_8c_source.html#l00116">baro_MS5534A_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a7f2f605c029c5c96fb06ecca2933dc67"></a><!-- doxytag: member="LPC21xx.h::REG16" ref="a7f2f605c029c5c96fb06ecca2933dc67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a7f2f605c029c5c96fb06ecca2933dc67">REG16</a>&#160;&#160;&#160;volatile unsigned short</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00019">19</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4f017ef6e922d8496886a2533ed0b908"></a><!-- doxytag: member="LPC21xx.h::REG32" ref="a4f017ef6e922d8496886a2533ed0b908" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a4f017ef6e922d8496886a2533ed0b908">REG32</a>&#160;&#160;&#160;volatile unsigned long</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00020">20</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2bd1cb3528279053b871c5e5410f5148"></a><!-- doxytag: member="LPC21xx.h::REG_8" ref="a2bd1cb3528279053b871c5e5410f5148" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a2bd1cb3528279053b871c5e5410f5148">REG_8</a>&#160;&#160;&#160;volatile unsigned char</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00018">18</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc2aa4b88f921be1b8d9575fc4ad8d95"></a><!-- doxytag: member="LPC21xx.h::RFF" ref="afc2aa4b88f921be1b8d9575fc4ad8d95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#afc2aa4b88f921be1b8d9575fc4ad8d95">RFF</a>&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00280">280</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a17c4fbbef09cdf2b491c0bb5ae7d01b9"></a><!-- doxytag: member="LPC21xx.h::RNE" ref="a17c4fbbef09cdf2b491c0bb5ae7d01b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a17c4fbbef09cdf2b491c0bb5ae7d01b9">RNE</a>&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00279">279</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lcd__dogm__hw_8c_source.html#l00081">SPI1_ISR()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00205">SpiReceive()</a>.</p>

</div>
</div>
<a class="anchor" id="a639c456f84f618f899ca8ff1bf729319"></a><!-- doxytag: member="LPC21xx.h::RORIC" ref="a639c456f84f618f899ca8ff1bf729319" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a639c456f84f618f899ca8ff1bf729319">RORIC</a>&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00290">290</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a242bab099b1a5f1945083e40fa0702df"></a><!-- doxytag: member="LPC21xx.h::RORIM" ref="a242bab099b1a5f1945083e40fa0702df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a242bab099b1a5f1945083e40fa0702df">RORIM</a>&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00271">271</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a656bfbe85887cdecaf90c90d975448cd"></a><!-- doxytag: member="LPC21xx.h::RORMIS" ref="a656bfbe85887cdecaf90c90d975448cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a656bfbe85887cdecaf90c90d975448cd">RORMIS</a>&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00284">284</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5359a088f5d8b20ce74d920e46059304"></a><!-- doxytag: member="LPC21xx.h::RTC" ref="a5359a088f5d8b20ce74d920e46059304" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>&#160;&#160;&#160;((<a class="el" href="structrtcRegs__t.html">rtcRegs_t</a> *)0xE0024000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00298">298</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac0d794f38fdde237f315a7345896289a"></a><!-- doxytag: member="LPC21xx.h::RTCALDOM" ref="ac0d794f38fdde237f315a7345896289a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac0d794f38fdde237f315a7345896289a">RTCALDOM</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;aldom      /* Alarm Day Of Month Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00320">320</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6db7d89524be6bd3a8353efd2e99b3b9"></a><!-- doxytag: member="LPC21xx.h::RTCALDOW" ref="a6db7d89524be6bd3a8353efd2e99b3b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a6db7d89524be6bd3a8353efd2e99b3b9">RTCALDOW</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;aldow      /* Alarm Day Of Week Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00321">321</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab2a17b47a430bd906b167ba41ca108d0"></a><!-- doxytag: member="LPC21xx.h::RTCALDOY" ref="ab2a17b47a430bd906b167ba41ca108d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ab2a17b47a430bd906b167ba41ca108d0">RTCALDOY</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;aldoy      /* Alarm Day Of Year Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00322">322</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abecac5303ea9becb6c77f90b3b9680aa"></a><!-- doxytag: member="LPC21xx.h::RTCALHOUR" ref="abecac5303ea9becb6c77f90b3b9680aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#abecac5303ea9becb6c77f90b3b9680aa">RTCALHOUR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;alhour     /* Alarm Hours Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00319">319</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af85693cfaaa4cc8efd5720cb8a4d11b5"></a><!-- doxytag: member="LPC21xx.h::RTCALMIN" ref="af85693cfaaa4cc8efd5720cb8a4d11b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af85693cfaaa4cc8efd5720cb8a4d11b5">RTCALMIN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;almin      /* Alarm Minutes Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00318">318</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af9eb8533265c78963a4123ce7bc94fbd"></a><!-- doxytag: member="LPC21xx.h::RTCALMON" ref="af9eb8533265c78963a4123ce7bc94fbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af9eb8533265c78963a4123ce7bc94fbd">RTCALMON</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;almon      /* Alarm Months Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00323">323</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae5cf87a50454c5f72365796c67ac026c"></a><!-- doxytag: member="LPC21xx.h::RTCALSEC" ref="ae5cf87a50454c5f72365796c67ac026c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ae5cf87a50454c5f72365796c67ac026c">RTCALSEC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;alsec      /* Alarm Seconds Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00317">317</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94ee03d3c4efdf80ef63e067f1af1ce3"></a><!-- doxytag: member="LPC21xx.h::RTCALYEAR" ref="a94ee03d3c4efdf80ef63e067f1af1ce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a94ee03d3c4efdf80ef63e067f1af1ce3">RTCALYEAR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;alyear     /* Alarm Years Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00324">324</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad51cd2aa6d498e79b90baa3e45a5288a"></a><!-- doxytag: member="LPC21xx.h::RTCAMR" ref="ad51cd2aa6d498e79b90baa3e45a5288a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ad51cd2aa6d498e79b90baa3e45a5288a">RTCAMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;amr        /* Alarm Mask Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00305">305</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab61585ab54bfe35818dc1a2d873fe36e"></a><!-- doxytag: member="LPC21xx.h::RTCCCR" ref="ab61585ab54bfe35818dc1a2d873fe36e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ab61585ab54bfe35818dc1a2d873fe36e">RTCCCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ccr        /* Clock Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00303">303</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac6f66497256e4a2c5222cc2be8f3225e"></a><!-- doxytag: member="LPC21xx.h::RTCCIIR" ref="ac6f66497256e4a2c5222cc2be8f3225e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac6f66497256e4a2c5222cc2be8f3225e">RTCCIIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ciir       /* Counter Increment Interrupt Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00304">304</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab2b738c9dd77ee56ce1b8576c5b19723"></a><!-- doxytag: member="LPC21xx.h::RTCCTC" ref="ab2b738c9dd77ee56ce1b8576c5b19723" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ab2b738c9dd77ee56ce1b8576c5b19723">RTCCTC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctc        /* Clock Tick Counter */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00302">302</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac9bf5fb37a7c72642b31a724473b4d81"></a><!-- doxytag: member="LPC21xx.h::RTCCTIME0" ref="ac9bf5fb37a7c72642b31a724473b4d81" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac9bf5fb37a7c72642b31a724473b4d81">RTCCTIME0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctime0     /* Consolidated Time Register 0 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00306">306</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a78c4e16082e2bc568b07166101e5288d"></a><!-- doxytag: member="LPC21xx.h::RTCCTIME1" ref="a78c4e16082e2bc568b07166101e5288d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a78c4e16082e2bc568b07166101e5288d">RTCCTIME1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctime1     /* Consolidated Time Register 1 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00307">307</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5008d740146b6217dae46570c444e612"></a><!-- doxytag: member="LPC21xx.h::RTCCTIME2" ref="a5008d740146b6217dae46570c444e612" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a5008d740146b6217dae46570c444e612">RTCCTIME2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ctime2     /* Consolidated Time Register 2 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00308">308</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af531f393651d06aae20b37a85906dfb9"></a><!-- doxytag: member="LPC21xx.h::RTCDOM" ref="af531f393651d06aae20b37a85906dfb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af531f393651d06aae20b37a85906dfb9">RTCDOM</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;dom        /* Day Of Month Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00312">312</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a88bb9d5598b88ec9306fddbf48b72692"></a><!-- doxytag: member="LPC21xx.h::RTCDOW" ref="a88bb9d5598b88ec9306fddbf48b72692" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a88bb9d5598b88ec9306fddbf48b72692">RTCDOW</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;dow        /* Day Of Week Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00313">313</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a492088ca73e1f6132823ca9416c79bcc"></a><!-- doxytag: member="LPC21xx.h::RTCDOY" ref="a492088ca73e1f6132823ca9416c79bcc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a492088ca73e1f6132823ca9416c79bcc">RTCDOY</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;doy        /* Day Of Year Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00314">314</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9bada5c628434fc86acaf3e6bee945aa"></a><!-- doxytag: member="LPC21xx.h::RTCHOUR" ref="a9bada5c628434fc86acaf3e6bee945aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a9bada5c628434fc86acaf3e6bee945aa">RTCHOUR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;hour       /* Hours Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00311">311</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8fd67405c7aa35a657c8f9066f2b7ea"></a><!-- doxytag: member="LPC21xx.h::RTCILR" ref="ad8fd67405c7aa35a657c8f9066f2b7ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ad8fd67405c7aa35a657c8f9066f2b7ea">RTCILR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;ilr        /* Interrupt Location Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00301">301</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0150d9e65ef842a5636b60239fbc936c"></a><!-- doxytag: member="LPC21xx.h::RTCMIN" ref="a0150d9e65ef842a5636b60239fbc936c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a0150d9e65ef842a5636b60239fbc936c">RTCMIN</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;min        /* Minutes Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00310">310</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1cbbd6e17a525b8cb2b6e67a2869cbfa"></a><!-- doxytag: member="LPC21xx.h::RTCMONTH" ref="a1cbbd6e17a525b8cb2b6e67a2869cbfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a1cbbd6e17a525b8cb2b6e67a2869cbfa">RTCMONTH</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;month      /* Months Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00315">315</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8f22b0d8cf23d6ec1247826684a9e50"></a><!-- doxytag: member="LPC21xx.h::RTCPREFRAC" ref="ad8f22b0d8cf23d6ec1247826684a9e50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ad8f22b0d8cf23d6ec1247826684a9e50">RTCPREFRAC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;prefrac    /* Prescale Value Register (fraction) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00326">326</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac6d7c32c9738aff5583e09e055c07e29"></a><!-- doxytag: member="LPC21xx.h::RTCPREINT" ref="ac6d7c32c9738aff5583e09e055c07e29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac6d7c32c9738aff5583e09e055c07e29">RTCPREINT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;preint     /* Prescale Value Register (integer) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00325">325</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af6bf21b5a694fa6902ff474b15092254"></a><!-- doxytag: member="LPC21xx.h::RTCSEC" ref="af6bf21b5a694fa6902ff474b15092254" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af6bf21b5a694fa6902ff474b15092254">RTCSEC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;sec        /* Seconds Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00309">309</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a86f74b7b45943cdfd7c4f7cb6c9f2e77"></a><!-- doxytag: member="LPC21xx.h::RTCYEAR" ref="a86f74b7b45943cdfd7c4f7cb6c9f2e77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a86f74b7b45943cdfd7c4f7cb6c9f2e77">RTCYEAR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a5359a088f5d8b20ce74d920e46059304">RTC</a>-&gt;year       /* Years Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00316">316</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a78638eb694337c02fd9cfed7f5cae35d"></a><!-- doxytag: member="LPC21xx.h::RTIC" ref="a78638eb694337c02fd9cfed7f5cae35d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a78638eb694337c02fd9cfed7f5cae35d">RTIC</a>&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00291">291</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00151">SpiClearRti()</a>.</p>

</div>
</div>
<a class="anchor" id="a76040dcab346c5eda42fd91531ed4422"></a><!-- doxytag: member="LPC21xx.h::RTIM" ref="a76040dcab346c5eda42fd91531ed4422" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a76040dcab346c5eda42fd91531ed4422">RTIM</a>&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00272">272</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00147">SpiDisableRti()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00143">SpiEnableRti()</a>.</p>

</div>
</div>
<a class="anchor" id="a0c159869d07eba8ed54ecb01a4980165"></a><!-- doxytag: member="LPC21xx.h::RTMIS" ref="a0c159869d07eba8ed54ecb01a4980165" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a0c159869d07eba8ed54ecb01a4980165">RTMIS</a>&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00285">285</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00288">SpiAutomaton()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00331">SpiSlaveAutomaton()</a>.</p>

</div>
</div>
<a class="anchor" id="a8cfc909a7dfb3dedfd40f838d4425009"></a><!-- doxytag: member="LPC21xx.h::RXIM" ref="a8cfc909a7dfb3dedfd40f838d4425009" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a8cfc909a7dfb3dedfd40f838d4425009">RXIM</a>&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00273">273</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="spi__slave__hs__arch_8c_source.html#l00102">spi_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00167">SpiDisableRxi()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00163">SpiEnableRxi()</a>.</p>

</div>
</div>
<a class="anchor" id="a373a1d7e0664d5db1827932f93229140"></a><!-- doxytag: member="LPC21xx.h::RXMIS" ref="a373a1d7e0664d5db1827932f93229140" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a373a1d7e0664d5db1827932f93229140">RXMIS</a>&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00286">286</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a042490d4a2ce295d0bc8c31bd56ce4c6"></a><!-- doxytag: member="LPC21xx.h::S0SPCCR" ref="a042490d4a2ce295d0bc8c31bd56ce4c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a042490d4a2ce295d0bc8c31bd56ce4c6">S0SPCCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;ccr       /* Clock Counter Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00201">201</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3ddecf939b21cd44d3ac4da904babd74"></a><!-- doxytag: member="LPC21xx.h::S0SPCR" ref="a3ddecf939b21cd44d3ac4da904babd74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;cr        /* Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00198">198</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1dcfdef505b8a51bfe8897d5f7cfea2"></a><!-- doxytag: member="LPC21xx.h::S0SPDR" ref="ac1dcfdef505b8a51bfe8897d5f7cfea2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;dr        /* Data Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00200">200</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab9db240a5132df781fd0aa8d2b7972ee"></a><!-- doxytag: member="LPC21xx.h::S0SPINT" ref="ab9db240a5132df781fd0aa8d2b7972ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ab9db240a5132df781fd0aa8d2b7972ee">S0SPINT</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;flag      /* Interrupt Flag Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00202">202</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0b0d1de79372d1c997a49481b33eb142"></a><!-- doxytag: member="LPC21xx.h::S0SPSR" ref="a0b0d1de79372d1c997a49481b33eb142" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a0b0d1de79372d1c997a49481b33eb142">S0SPSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>-&gt;sr        /* Status Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00199">199</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aaaf6477c2bde2f00f99e3c2fd1060b01"></a><!-- doxytag: member="LPC21xx.h::SCB" ref="aaaf6477c2bde2f00f99e3c2fd1060b01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>&#160;&#160;&#160;((<a class="el" href="structscbRegs__t.html">scbRegs_t</a> *)0xE01FC000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00394">394</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1d51b965f892c1c63477e98cf45d2ee1"></a><!-- doxytag: member="LPC21xx.h::SCR" ref="a1d51b965f892c1c63477e98cf45d2ee1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a1d51b965f892c1c63477e98cf45d2ee1">SCR</a>&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00247">247</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa1be7844620ac7bffe73137a180aa044"></a><!-- doxytag: member="LPC21xx.h::SI" ref="aa1be7844620ac7bffe73137a180aa044" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aa1be7844620ac7bffe73137a180aa044">SI</a>&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00180">180</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a82ff3c7f85bb94301b5fe3e211c36220"></a><!-- doxytag: member="LPC21xx.h::SIC" ref="a82ff3c7f85bb94301b5fe3e211c36220" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a82ff3c7f85bb94301b5fe3e211c36220">SIC</a>&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00188">188</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00091">I2cClearIT()</a>.</p>

</div>
</div>
<a class="anchor" id="a56b9ca9d20a14e376b51a7fac7520a00"></a><!-- doxytag: member="LPC21xx.h::SOD" ref="a56b9ca9d20a14e376b51a7fac7520a00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a56b9ca9d20a14e376b51a7fac7520a00">SOD</a>&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00268">268</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af26e39c91b262cc480085abcc450d3d5"></a><!-- doxytag: member="LPC21xx.h::SPI0" ref="af26e39c91b262cc480085abcc450d3d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af26e39c91b262cc480085abcc450d3d5">SPI0</a>&#160;&#160;&#160;((<a class="el" href="structspiRegs__t.html">spiRegs_t</a> *)0xE0020000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00195">195</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00396">spi0_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a4c5a8a6d70a612c4a426ac83ab38dbeb"></a><!-- doxytag: member="LPC21xx.h::SPI0IF" ref="a4c5a8a6d70a612c4a426ac83ab38dbeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a4c5a8a6d70a612c4a426ac83ab38dbeb">SPI0IF</a>&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00205">205</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad483be344a28ac800be8f03654a9612f"></a><!-- doxytag: member="LPC21xx.h::SPI1" ref="ad483be344a28ac800be8f03654a9612f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>&#160;&#160;&#160;((<a class="el" href="structsspRegs__t.html">sspRegs_t</a> *)0xE0068000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00210">210</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="test__spi__slave2_8c_source.html#l00161">main_enable_dma()</a>, <a class="el" href="test__spi__slave_8c_source.html#l00076">main_spi_slave_init()</a>, <a class="el" href="lisa__overo__link__arch_8c_source.html#l00012">overo_link_arch_init()</a>, <a class="el" href="lisa__overo__link__arch_8c_source.html#l00057">overo_link_arch_prepare_next_transfert()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00444">spi1_arch_init()</a>, and <a class="el" href="test__spi__slave_8c_source.html#l00125">spi1_irq_handler()</a>.</p>

</div>
</div>
<a class="anchor" id="af2b7b6af62d365c289a16c6a1af032c1"></a><!-- doxytag: member="LPC21xx.h::SPI1IF" ref="af2b7b6af62d365c289a16c6a1af032c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af2b7b6af62d365c289a16c6a1af032c1">SPI1IF</a>&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00220">220</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad518177eb0b052ffed6ce4d0d63e6ae4"></a><!-- doxytag: member="LPC21xx.h::SSE" ref="ad518177eb0b052ffed6ce4d0d63e6ae4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ad518177eb0b052ffed6ce4d0d63e6ae4">SSE</a>&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00266">266</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="spi__slave__hs__arch_8c_source.html#l00102">spi_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00139">SpiDisable()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00135">SpiEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="a62d59ff03aa17de24e1248a25c3b2c05"></a><!-- doxytag: member="LPC21xx.h::SSPCPSR" ref="a62d59ff03aa17de24e1248a25c3b2c05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a62d59ff03aa17de24e1248a25c3b2c05">SSPCPSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;cpsr      /* Clock prescale register          */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00226">226</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="ADS8344_8c_source.html#l00082">ADS8344_init()</a>, <a class="el" href="baro__scp_8c_source.html#l00067">baro_scp_init()</a>, <a class="el" href="lpc21_2subsystems_2imu_2imu__crista__arch_8c_source.html#l00056">imu_crista_arch_init()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00059">lcd_dogm_init_hw()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="max3100__hw_8c_source.html#l00072">max3100_init()</a>, <a class="el" href="mag__micromag__fw__hw_8c_source.html#l00041">micromag_hw_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00444">spi1_arch_init()</a>, and <a class="el" href="spi__slave__hs__arch_8c_source.html#l00102">spi_init()</a>.</p>

</div>
</div>
<a class="anchor" id="acecf2aa7ffdc423937224228dab60ca4"></a><!-- doxytag: member="LPC21xx.h::SSPCR0" ref="acecf2aa7ffdc423937224228dab60ca4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#acecf2aa7ffdc423937224228dab60ca4">SSPCR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;cr0       /* Control Register 0               */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00222">222</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="ADS8344_8c_source.html#l00082">ADS8344_init()</a>, <a class="el" href="baro__scp_8c_source.html#l00067">baro_scp_init()</a>, <a class="el" href="lpc21_2subsystems_2imu_2imu__crista__arch_8c_source.html#l00056">imu_crista_arch_init()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00059">lcd_dogm_init_hw()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="max3100__hw_8c_source.html#l00072">max3100_init()</a>, <a class="el" href="mag__micromag__fw__hw_8c_source.html#l00041">micromag_hw_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00444">spi1_arch_init()</a>, and <a class="el" href="spi__slave__hs__arch_8c_source.html#l00102">spi_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a9cc6afb932232eaeb7ec147020873a5e"></a><!-- doxytag: member="LPC21xx.h::SSPCR1" ref="a9cc6afb932232eaeb7ec147020873a5e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a9cc6afb932232eaeb7ec147020873a5e">SSPCR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;cr1       /* Control Register 1               */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00223">223</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="ADS8344_8c_source.html#l00082">ADS8344_init()</a>, <a class="el" href="baro__scp_8c_source.html#l00067">baro_scp_init()</a>, <a class="el" href="lpc21_2subsystems_2imu_2imu__crista__arch_8c_source.html#l00056">imu_crista_arch_init()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00059">lcd_dogm_init_hw()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="max3100__hw_8c_source.html#l00072">max3100_init()</a>, <a class="el" href="mag__micromag__fw__hw_8c_source.html#l00041">micromag_hw_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00444">spi1_arch_init()</a>, and <a class="el" href="spi__slave__hs__arch_8c_source.html#l00102">spi_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a918b22d1e41ed7c1cf61a0dacd368c6c"></a><!-- doxytag: member="LPC21xx.h::SSPDR" ref="a918b22d1e41ed7c1cf61a0dacd368c6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a918b22d1e41ed7c1cf61a0dacd368c6c">SSPDR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;dr        /* Data register                    */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00224">224</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="baro__scp_8c_source.html#l00163">baro_scp_read()</a>, <a class="el" href="baro__scp_8c_source.html#l00152">baro_scp_start_high_res_measurement()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00052">lcd_spi_tx()</a>, <a class="el" href="max3100__hw_8h_source.html#l00104">max3100_transmit()</a>, <a class="el" href="ADS8344_8c_source.html#l00106">read_values()</a>, <a class="el" href="ADS8344_8c_source.html#l00114">send_request()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00081">SPI1_ISR()</a>, and <a class="el" href="max11040__hw_8c_source.html#l00044">SSP_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="ab55002829f13410a311e53e48dfde5c6"></a><!-- doxytag: member="LPC21xx.h::SSPICR" ref="ab55002829f13410a311e53e48dfde5c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ab55002829f13410a311e53e48dfde5c6">SSPICR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;icr       /* Interrupt clear register         */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00230">230</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae994ef601e12ec449026079051ca07b7"></a><!-- doxytag: member="LPC21xx.h::SSPIMSC" ref="ae994ef601e12ec449026079051ca07b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ae994ef601e12ec449026079051ca07b7">SSPIMSC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;imsc      /* Interrupt mask register          */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00227">227</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="spi__slave__hs__arch_8c_source.html#l00102">spi_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ad9a293fd99657a0ce813707c357b93ae"></a><!-- doxytag: member="LPC21xx.h::SSPMIS" ref="ad9a293fd99657a0ce813707c357b93ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ad9a293fd99657a0ce813707c357b93ae">SSPMIS</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;mis       /* Masked interrupt <a class="el" href="anemotaxis_8c.html#a015eb90e0de9f16e87bd149d4b9ce959">status</a> register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00229">229</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac43753c58d860ccade60a3e2611cfda8"></a><!-- doxytag: member="LPC21xx.h::SSPRIS" ref="ac43753c58d860ccade60a3e2611cfda8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac43753c58d860ccade60a3e2611cfda8">SSPRIS</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;ris       /* Raw interrupt <a class="el" href="anemotaxis_8c.html#a015eb90e0de9f16e87bd149d4b9ce959">status</a> register    */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00228">228</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a815ae20e59e58791e84d82a00a9679cf"></a><!-- doxytag: member="LPC21xx.h::SSPSR" ref="a815ae20e59e58791e84d82a00a9679cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a815ae20e59e58791e84d82a00a9679cf">SSPSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ad483be344a28ac800be8f03654a9612f">SPI1</a>-&gt;sr        /* Status register                  */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00225">225</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lcd__dogm__hw_8c_source.html#l00081">SPI1_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="a83e3fea5be2b0854b6351e79d4315b2a"></a><!-- doxytag: member="LPC21xx.h::STA" ref="a83e3fea5be2b0854b6351e79d4315b2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a83e3fea5be2b0854b6351e79d4315b2a">STA</a>&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00182">182</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00040">I2cSendStart()</a>.</p>

</div>
</div>
<a class="anchor" id="a4b6f07d6e517197009d29bedcb998b66"></a><!-- doxytag: member="LPC21xx.h::STAC" ref="a4b6f07d6e517197009d29bedcb998b66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a4b6f07d6e517197009d29bedcb998b66">STAC</a>&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00189">189</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00087">I2cClearStart()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8ab1f93e383f229ff0cdcd3f4053e7c"></a><!-- doxytag: member="LPC21xx.h::STO" ref="ac8ab1f93e383f229ff0cdcd3f4053e7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac8ab1f93e383f229ff0cdcd3f4053e7c">STO</a>&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00181">181</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00070">I2cFail()</a>, and <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00063">I2cSendStop()</a>.</p>

</div>
</div>
<a class="anchor" id="a5a2498c5217384197c415a4f860d7b7d"></a><!-- doxytag: member="LPC21xx.h::T0CCR" ref="a5a2498c5217384197c415a4f860d7b7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a5a2498c5217384197c415a4f860d7b7d">T0CCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;ccr       /* Capture Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00060">60</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="icp__scale_8h_source.html#l00013">icp_scale_init()</a>, <a class="el" href="lpc21_2subsystems_2radio__control_2ppm__arch_8c_source.html#l00029">ppm_arch_init()</a>, <a class="el" href="pwm__input__arch_8c_source.html#l00052">pwm_input_init()</a>, <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>, <a class="el" href="tacho__mb_8c_source.html#l00012">tacho_mb_init()</a>, <a class="el" href="trig__ext__hw_8c_source.html#l00025">trig_ext_init()</a>, and <a class="el" href="lpc21_2modules_2core_2trigger__ext__hw_8c_source.html#l00042">trigger_ext_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a30e040cd93a01687d0444ebe8528cc96"></a><!-- doxytag: member="LPC21xx.h::T0CR0" ref="a30e040cd93a01687d0444ebe8528cc96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a30e040cd93a01687d0444ebe8528cc96">T0CR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr0       /* Capture Register 0 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00061">61</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2b8c430359234e8f74d0ff7270a73d31"></a><!-- doxytag: member="LPC21xx.h::T0CR1" ref="a2b8c430359234e8f74d0ff7270a73d31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a2b8c430359234e8f74d0ff7270a73d31">T0CR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr1       /* Capture Register 1 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00062">62</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa76826c11cd21e377f06125859f81e24"></a><!-- doxytag: member="LPC21xx.h::T0CR2" ref="aa76826c11cd21e377f06125859f81e24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aa76826c11cd21e377f06125859f81e24">T0CR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr2       /* Capture Register 2 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00063">63</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aeb9360d2d372c19653020c3b2bfc0cc0"></a><!-- doxytag: member="LPC21xx.h::T0CR3" ref="aeb9360d2d372c19653020c3b2bfc0cc0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aeb9360d2d372c19653020c3b2bfc0cc0">T0CR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;cr3       /* Capture Register 3 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00064">64</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f7bfa7a4ec72334b5628f6f0b2276fa"></a><!-- doxytag: member="LPC21xx.h::T0EMR" ref="a3f7bfa7a4ec72334b5628f6f0b2276fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a3f7bfa7a4ec72334b5628f6f0b2276fa">T0EMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;emr       /* External Match Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00065">65</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__MAT__hw_8c_source.html#l00037">actuators_4015_init()</a>, <a class="el" href="servos__4017__hw_8c_source.html#l00031">actuators_4017_init()</a>, <a class="el" href="servos__ppm__hw_8c_source.html#l00041">actuators_ppm_init()</a>, and <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ae669c80390f9475369f2c4f48f7630b3"></a><!-- doxytag: member="LPC21xx.h::T0IR" ref="ae669c80390f9475369f2c4f48f7630b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ae669c80390f9475369f2c4f48f7630b3">T0IR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;ir        /* Interrupt Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00050">50</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00163">TIMER0_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="a301ebbd28f97690cab064ef6ca985e01"></a><!-- doxytag: member="LPC21xx.h::T0MCR" ref="a301ebbd28f97690cab064ef6ca985e01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a301ebbd28f97690cab064ef6ca985e01">T0MCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mcr       /* Match Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00055">55</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__MAT__hw_8c_source.html#l00037">actuators_4015_init()</a>, <a class="el" href="servos__4017__hw_8c_source.html#l00031">actuators_4017_init()</a>, <a class="el" href="servos__ppm__hw_8c_source.html#l00041">actuators_ppm_init()</a>, and <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a8bee2a36f8e241b9db3c9c7f87143a99"></a><!-- doxytag: member="LPC21xx.h::T0MR0" ref="a8bee2a36f8e241b9db3c9c7f87143a99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a8bee2a36f8e241b9db3c9c7f87143a99">T0MR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr0       /* Match Register 0 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00056">56</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00140">sys_tick_irq_handler()</a>, and <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="afcda6dd57c1f5114f0574f9a8c668636"></a><!-- doxytag: member="LPC21xx.h::T0MR1" ref="afcda6dd57c1f5114f0574f9a8c668636" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#afcda6dd57c1f5114f0574f9a8c668636">T0MR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr1       /* Match Register 1 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00057">57</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__MAT__hw_8c_source.html#l00037">actuators_4015_init()</a>, <a class="el" href="servos__4017__hw_8c_source.html#l00031">actuators_4017_init()</a>, and <a class="el" href="servos__ppm__hw_8c_source.html#l00041">actuators_ppm_init()</a>.</p>

</div>
</div>
<a class="anchor" id="af37e7fe881f158029616b5fe699dcd0b"></a><!-- doxytag: member="LPC21xx.h::T0MR2" ref="af37e7fe881f158029616b5fe699dcd0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af37e7fe881f158029616b5fe699dcd0b">T0MR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr2       /* Match Register 2 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00058">58</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a91b36df698ef061e7a6a21226a4903f4"></a><!-- doxytag: member="LPC21xx.h::T0MR3" ref="a91b36df698ef061e7a6a21226a4903f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a91b36df698ef061e7a6a21226a4903f4">T0MR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;mr3       /* Match Register 3 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00059">59</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f5b19ff825c0d2d71a088a5189a0db1"></a><!-- doxytag: member="LPC21xx.h::T0PC" ref="a5f5b19ff825c0d2d71a088a5189a0db1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a5f5b19ff825c0d2d71a088a5189a0db1">T0PC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;pc        /* Prescale Counter Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00054">54</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af0820bf2601acb2528db5ca569a67baf"></a><!-- doxytag: member="LPC21xx.h::T0PR" ref="af0820bf2601acb2528db5ca569a67baf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af0820bf2601acb2528db5ca569a67baf">T0PR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;pr        /* Prescale Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00053">53</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="acc99e4d315de652060365cb4a634d071"></a><!-- doxytag: member="LPC21xx.h::T0TC" ref="acc99e4d315de652060365cb4a634d071" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#acc99e4d315de652060365cb4a634d071">T0TC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;tc        /* Timer Counter */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00052">52</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="usb__tunnel_8c_source.html#l00041">main()</a>, <a class="el" href="lpc21_2peripherals_2ms2100__arch_8c_source.html#l00066">ms2100_reset_cb()</a>, and <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8h_source.html#l00080">sys_time_usleep()</a>.</p>

</div>
</div>
<a class="anchor" id="a0f7a4e745f989cba7121a2a089400243"></a><!-- doxytag: member="LPC21xx.h::T0TCR" ref="a0f7a4e745f989cba7121a2a089400243" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a0f7a4e745f989cba7121a2a089400243">T0TCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>-&gt;tcr       /* Timer Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00051">51</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a737ee7b9cfbee8d3bbb0abf66a34b9b5"></a><!-- doxytag: member="LPC21xx.h::T1CCR" ref="a737ee7b9cfbee8d3bbb0abf66a34b9b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a737ee7b9cfbee8d3bbb0abf66a34b9b5">T1CCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;ccr       /* Capture Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00082">82</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aada37f1a99a649cc0b1b7cba92119cec"></a><!-- doxytag: member="LPC21xx.h::T1CR0" ref="aada37f1a99a649cc0b1b7cba92119cec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aada37f1a99a649cc0b1b7cba92119cec">T1CR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr0       /* Capture Register 0 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00083">83</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad8140e19bb354413b32f222d2d6ac6dd"></a><!-- doxytag: member="LPC21xx.h::T1CR1" ref="ad8140e19bb354413b32f222d2d6ac6dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ad8140e19bb354413b32f222d2d6ac6dd">T1CR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr1       /* Capture Register 1 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00084">84</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="addb430d719c637f754d70783953986a7"></a><!-- doxytag: member="LPC21xx.h::T1CR2" ref="addb430d719c637f754d70783953986a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#addb430d719c637f754d70783953986a7">T1CR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr2       /* Capture Register 2 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00085">85</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af6fcbf287e379c69b205ce6278519b17"></a><!-- doxytag: member="LPC21xx.h::T1CR3" ref="af6fcbf287e379c69b205ce6278519b17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af6fcbf287e379c69b205ce6278519b17">T1CR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;cr3       /* Capture Register 3 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00086">86</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae67acb233642e3c0cf37c6599af4969f"></a><!-- doxytag: member="LPC21xx.h::T1EMR" ref="ae67acb233642e3c0cf37c6599af4969f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ae67acb233642e3c0cf37c6599af4969f">T1EMR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;emr       /* External Match Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00087">87</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb98681e25a22c370f83fe86a093de94"></a><!-- doxytag: member="LPC21xx.h::T1IR" ref="adb98681e25a22c370f83fe86a093de94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#adb98681e25a22c370f83fe86a093de94">T1IR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;ir        /* Interrupt Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00072">72</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="audio__telemetry__hw_8c_source.html#l00062">TIMER1_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="a205889a7afd857ad3eb141308850f3f5"></a><!-- doxytag: member="LPC21xx.h::T1MCR" ref="a205889a7afd857ad3eb141308850f3f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a205889a7afd857ad3eb141308850f3f5">T1MCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mcr       /* Match Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00077">77</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="audio__telemetry__hw_8h_source.html#l00031">audio_telemetry_init()</a>.</p>

</div>
</div>
<a class="anchor" id="af5ba753d0f5e3768bf5ffef897b9c409"></a><!-- doxytag: member="LPC21xx.h::T1MR0" ref="af5ba753d0f5e3768bf5ffef897b9c409" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af5ba753d0f5e3768bf5ffef897b9c409">T1MR0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr0       /* Match Register 0 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00078">78</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="audio__telemetry__hw_8h_source.html#l00031">audio_telemetry_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a7edccdd1ca49c9cf4bdd1b2992ce1583"></a><!-- doxytag: member="LPC21xx.h::T1MR1" ref="a7edccdd1ca49c9cf4bdd1b2992ce1583" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a7edccdd1ca49c9cf4bdd1b2992ce1583">T1MR1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr1       /* Match Register 1 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00079">79</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ea913f8ea4a5c82d24c9746ccb667bf"></a><!-- doxytag: member="LPC21xx.h::T1MR2" ref="a8ea913f8ea4a5c82d24c9746ccb667bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a8ea913f8ea4a5c82d24c9746ccb667bf">T1MR2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr2       /* Match Register 2 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00080">80</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7fea7562f22aa7455803cf9b33ecce5a"></a><!-- doxytag: member="LPC21xx.h::T1MR3" ref="a7fea7562f22aa7455803cf9b33ecce5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a7fea7562f22aa7455803cf9b33ecce5a">T1MR3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;mr3       /* Match Register 3 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00081">81</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f3a3649d53d672c4345687f87167760"></a><!-- doxytag: member="LPC21xx.h::T1PC" ref="a9f3a3649d53d672c4345687f87167760" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a9f3a3649d53d672c4345687f87167760">T1PC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;pc        /* Prescale Counter Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00076">76</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8f87cbff71173b0b6fc0494bc7e4a019"></a><!-- doxytag: member="LPC21xx.h::T1PR" ref="a8f87cbff71173b0b6fc0494bc7e4a019" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a8f87cbff71173b0b6fc0494bc7e4a019">T1PR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;pr        /* Prescale Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00075">75</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="audio__telemetry__hw_8h_source.html#l00031">audio_telemetry_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a17688b0757c26205ffffdd5549d9970f"></a><!-- doxytag: member="LPC21xx.h::T1TC" ref="a17688b0757c26205ffffdd5549d9970f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a17688b0757c26205ffffdd5549d9970f">T1TC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;tc        /* Timer Counter */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00074">74</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a10ed50586274919ac0318a280d09ab30"></a><!-- doxytag: member="LPC21xx.h::T1TCR" ref="a10ed50586274919ac0318a280d09ab30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a10ed50586274919ac0318a280d09ab30">T1TCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>-&gt;tcr       /* Timer Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00073">73</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="audio__telemetry__hw_8h_source.html#l00031">audio_telemetry_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ade231e431cbc669603495a0f981f0677"></a><!-- doxytag: member="LPC21xx.h::TFE" ref="ade231e431cbc669603495a0f981f0677" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ade231e431cbc669603495a0f981f0677">TFE</a>&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00277">277</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1044f49d37cbcbae3e519031b026996"></a><!-- doxytag: member="LPC21xx.h::TMR0" ref="ac1044f49d37cbcbae3e519031b026996" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac1044f49d37cbcbae3e519031b026996">TMR0</a>&#160;&#160;&#160;((<a class="el" href="structpwmTmrRegs__t.html">pwmTmrRegs_t</a> *)0xE0004000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00047">47</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4dedcb5ae32698839ce5e62aa2c3cd3b"></a><!-- doxytag: member="LPC21xx.h::TMR1" ref="a4dedcb5ae32698839ce5e62aa2c3cd3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a4dedcb5ae32698839ce5e62aa2c3cd3b">TMR1</a>&#160;&#160;&#160;((<a class="el" href="structpwmTmrRegs__t.html">pwmTmrRegs_t</a> *)0xE0008000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00069">69</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90b58a2cd424d14cb405981ed6ded327"></a><!-- doxytag: member="LPC21xx.h::TNF" ref="a90b58a2cd424d14cb405981ed6ded327" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a90b58a2cd424d14cb405981ed6ded327">TNF</a>&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00278">278</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00180">SpiTransmit()</a>.</p>

</div>
</div>
<a class="anchor" id="a310dd84ff39a737fa08520004419d6be"></a><!-- doxytag: member="LPC21xx.h::TXIM" ref="a310dd84ff39a737fa08520004419d6be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a310dd84ff39a737fa08520004419d6be">TXIM</a>&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00274">274</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00159">SpiDisableTxi()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00155">SpiEnableTxi()</a>.</p>

</div>
</div>
<a class="anchor" id="af0b88b1ae424ae5a5485a69fb02d4af9"></a><!-- doxytag: member="LPC21xx.h::TXMIS" ref="af0b88b1ae424ae5a5485a69fb02d4af9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af0b88b1ae424ae5a5485a69fb02d4af9">TXMIS</a>&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00287">287</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00288">SpiAutomaton()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00331">SpiSlaveAutomaton()</a>.</p>

</div>
</div>
<a class="anchor" id="a410f6d3e8d84bad7213cf910855cbd2d"></a><!-- doxytag: member="LPC21xx.h::U0_PINMASK" ref="a410f6d3e8d84bad7213cf910855cbd2d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a410f6d3e8d84bad7213cf910855cbd2d">U0_PINMASK</a>&#160;&#160;&#160;(0x0000000F)    /* PINSEL0 Mask for UART0 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00114">114</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb530dd7a2d0161c771a71d5f39dcca2"></a><!-- doxytag: member="LPC21xx.h::U0_PINMASK_RX" ref="adb530dd7a2d0161c771a71d5f39dcca2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#adb530dd7a2d0161c771a71d5f39dcca2">U0_PINMASK_RX</a>&#160;&#160;&#160;(0x0000000C)    /* PINSEL0 Mask for UART0 RX only */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00116">116</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af0bd75f427852595defc905beac76626"></a><!-- doxytag: member="LPC21xx.h::U0_PINSEL" ref="af0bd75f427852595defc905beac76626" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af0bd75f427852595defc905beac76626">U0_PINSEL</a>&#160;&#160;&#160;(0x00000005)    /* PINSEL0 Value for UART0 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00113">113</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a57baee56be164597ab092d74e7f7a4c3"></a><!-- doxytag: member="LPC21xx.h::U0_PINSEL_RX" ref="a57baee56be164597ab092d74e7f7a4c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a57baee56be164597ab092d74e7f7a4c3">U0_PINSEL_RX</a>&#160;&#160;&#160;(0x00000004)    /* PINSEL0 Value for UART0 RX only */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00115">115</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2cbc2d5592327ef6365580a4e3add7f4"></a><!-- doxytag: member="LPC21xx.h::U0DLL" ref="a2cbc2d5592327ef6365580a4e3add7f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a2cbc2d5592327ef6365580a4e3add7f4">U0DLL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;dll /* Divisor Latch Register (LSB) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00127">127</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0c1e0ad22e8f1f03914b31d64a3fed7d"></a><!-- doxytag: member="LPC21xx.h::U0DLM" ref="a0c1e0ad22e8f1f03914b31d64a3fed7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a0c1e0ad22e8f1f03914b31d64a3fed7d">U0DLM</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;dlm /* Divisor Latch Register (MSB) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00128">128</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a865a057f689e5260dd49f983f2e6554d"></a><!-- doxytag: member="LPC21xx.h::U0FCR" ref="a865a057f689e5260dd49f983f2e6554d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a865a057f689e5260dd49f983f2e6554d">U0FCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;fcr /* FIFO Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00123">123</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad85c49db4d38e9a7a6ed2dc27ef57754"></a><!-- doxytag: member="LPC21xx.h::U0IER" ref="ad85c49db4d38e9a7a6ed2dc27ef57754" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ad85c49db4d38e9a7a6ed2dc27ef57754">U0IER</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;ier /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00121">121</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a31ceeca933d9ad729ee9d2bbd511a15f"></a><!-- doxytag: member="LPC21xx.h::U0IIR" ref="a31ceeca933d9ad729ee9d2bbd511a15f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a31ceeca933d9ad729ee9d2bbd511a15f">U0IIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;iir /* Interrupt ID Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00122">122</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac04af46e5aa3dc369e089dac159536d6"></a><!-- doxytag: member="LPC21xx.h::U0LCR" ref="ac04af46e5aa3dc369e089dac159536d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac04af46e5aa3dc369e089dac159536d6">U0LCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;lcr /* <a class="el" href="structLine.html">Line</a> Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00124">124</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0c5b9c7227b17edfd6ed7a178bf2156d"></a><!-- doxytag: member="LPC21xx.h::U0LSR" ref="a0c5b9c7227b17edfd6ed7a178bf2156d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a0c5b9c7227b17edfd6ed7a178bf2156d">U0LSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;lsr /* <a class="el" href="structLine.html">Line</a> Status Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00125">125</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2551368ffe3c25f7f7e902296e9c92c9"></a><!-- doxytag: member="LPC21xx.h::U0RBR" ref="a2551368ffe3c25f7f7e902296e9c92c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a2551368ffe3c25f7f7e902296e9c92c9">U0RBR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;rbr /* Receive Buffer Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00119">119</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7e11c4fdfcb713228362394ecdb4e79a"></a><!-- doxytag: member="LPC21xx.h::U0SCR" ref="a7e11c4fdfcb713228362394ecdb4e79a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a7e11c4fdfcb713228362394ecdb4e79a">U0SCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;scr /* Scratch Pad Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00126">126</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa521905280aa0a96627769b804b8c51a"></a><!-- doxytag: member="LPC21xx.h::U0THR" ref="aa521905280aa0a96627769b804b8c51a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aa521905280aa0a96627769b804b8c51a">U0THR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>-&gt;thr /* Transmit Holding Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00120">120</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a77c49df9e8fbca24ba07f456023426a5"></a><!-- doxytag: member="LPC21xx.h::U1_PINMASK" ref="a77c49df9e8fbca24ba07f456023426a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a77c49df9e8fbca24ba07f456023426a5">U1_PINMASK</a>&#160;&#160;&#160;(0x000F0000)    /* PINSEL0 Mask for UART1 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00134">134</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a50562072aa4b4e5f76b089aaf3955379"></a><!-- doxytag: member="LPC21xx.h::U1_PINMASK_RX" ref="a50562072aa4b4e5f76b089aaf3955379" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a50562072aa4b4e5f76b089aaf3955379">U1_PINMASK_RX</a>&#160;&#160;&#160;(0x000C0000)    /* PINSEL0 Mask for UART1 RX only */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00136">136</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95a74539a464b0618ea1ac4dab05ec35"></a><!-- doxytag: member="LPC21xx.h::U1_PINSEL" ref="a95a74539a464b0618ea1ac4dab05ec35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a95a74539a464b0618ea1ac4dab05ec35">U1_PINSEL</a>&#160;&#160;&#160;(0x00050000)    /* PINSEL0 Value for UART1 */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00133">133</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a82bf5fabd0108f7f8dfd9593cf703d0d"></a><!-- doxytag: member="LPC21xx.h::U1_PINSEL_RX" ref="a82bf5fabd0108f7f8dfd9593cf703d0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a82bf5fabd0108f7f8dfd9593cf703d0d">U1_PINSEL_RX</a>&#160;&#160;&#160;(0x00040000)    /* PINSEL0 Value for UART1 RX only */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00135">135</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa17272c4fef5bc599e67cbff87278bb2"></a><!-- doxytag: member="LPC21xx.h::U1DLL" ref="aa17272c4fef5bc599e67cbff87278bb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aa17272c4fef5bc599e67cbff87278bb2">U1DLL</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;dll /* Divisor Latch Register (LSB) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00149">149</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="abe4a266871f6a8000cf8596527411bc4"></a><!-- doxytag: member="LPC21xx.h::U1DLM" ref="abe4a266871f6a8000cf8596527411bc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#abe4a266871f6a8000cf8596527411bc4">U1DLM</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;dlm /* Divisor Latch Register (MSB) */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00150">150</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae00eb09874ca2de7c69d6e68a1c39b78"></a><!-- doxytag: member="LPC21xx.h::U1FCR" ref="ae00eb09874ca2de7c69d6e68a1c39b78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ae00eb09874ca2de7c69d6e68a1c39b78">U1FCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;fcr /* FIFO Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00143">143</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa7aca02025c2f7989b49f00235a6f975"></a><!-- doxytag: member="LPC21xx.h::U1IER" ref="aa7aca02025c2f7989b49f00235a6f975" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aa7aca02025c2f7989b49f00235a6f975">U1IER</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;ier /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00141">141</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a289e01382049b15e762fec3acd92a9"></a><!-- doxytag: member="LPC21xx.h::U1IIR" ref="a0a289e01382049b15e762fec3acd92a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a0a289e01382049b15e762fec3acd92a9">U1IIR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;iir /* Interrupt ID Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00142">142</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade2179d0137cbfe52c8195000c501b64"></a><!-- doxytag: member="LPC21xx.h::U1LCR" ref="ade2179d0137cbfe52c8195000c501b64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ade2179d0137cbfe52c8195000c501b64">U1LCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;lcr /* <a class="el" href="structLine.html">Line</a> Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00144">144</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2e8279488652c2ee02996bce1707a317"></a><!-- doxytag: member="LPC21xx.h::U1LSR" ref="a2e8279488652c2ee02996bce1707a317" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a2e8279488652c2ee02996bce1707a317">U1LSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;lsr /* <a class="el" href="structLine.html">Line</a> Status Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00146">146</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="acd62207fa924ac33cff783dc4795472f"></a><!-- doxytag: member="LPC21xx.h::U1MCR" ref="acd62207fa924ac33cff783dc4795472f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#acd62207fa924ac33cff783dc4795472f">U1MCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;mcr /* MODEM Control Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00145">145</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a06b03163db31d7c0b561376d1ff2e0c1"></a><!-- doxytag: member="LPC21xx.h::U1MSR" ref="a06b03163db31d7c0b561376d1ff2e0c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a06b03163db31d7c0b561376d1ff2e0c1">U1MSR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;msr /* MODEM Status Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00147">147</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a29687c0a6ff8551214281273c15171ca"></a><!-- doxytag: member="LPC21xx.h::U1RBR" ref="a29687c0a6ff8551214281273c15171ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a29687c0a6ff8551214281273c15171ca">U1RBR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;rbr /* Receive Buffer Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00139">139</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aab43408d276c938324f4bf6ebefc83d2"></a><!-- doxytag: member="LPC21xx.h::U1SCR" ref="aab43408d276c938324f4bf6ebefc83d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aab43408d276c938324f4bf6ebefc83d2">U1SCR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;scr /* Scratch Pad Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00148">148</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4a778151f5bc729297e22a04beaa2871"></a><!-- doxytag: member="LPC21xx.h::U1THR" ref="a4a778151f5bc729297e22a04beaa2871" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a4a778151f5bc729297e22a04beaa2871">U1THR</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>-&gt;thr /* Transmit Holding Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00140">140</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7a07348b4332ff6b88abf6092347deba"></a><!-- doxytag: member="LPC21xx.h::UART0_BASE" ref="a7a07348b4332ff6b88abf6092347deba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a7a07348b4332ff6b88abf6092347deba">UART0_BASE</a>&#160;&#160;&#160;((<a class="el" href="structuartRegs__t.html">uartRegs_t</a> *)0xE000C000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00112">112</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a383bf0c4670c3a7fa72df80f66331a46"></a><!-- doxytag: member="LPC21xx.h::UART1_BASE" ref="a383bf0c4670c3a7fa72df80f66331a46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a383bf0c4670c3a7fa72df80f66331a46">UART1_BASE</a>&#160;&#160;&#160;((<a class="el" href="structuartRegs__t.html">uartRegs_t</a> *)0xE0010000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00132">132</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="acaee9656c3ca46e30a0d71051917122a"></a><!-- doxytag: member="LPC21xx.h::VIC" ref="acaee9656c3ca46e30a0d71051917122a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>&#160;&#160;&#160;((<a class="el" href="structvicRegs__t.html">vicRegs_t</a> *)0xFFFFF000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00424">424</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aac60a07cb637eb61cd92afab97c89ed2"></a><!-- doxytag: member="LPC21xx.h::VICDefVectAddr" ref="aac60a07cb637eb61cd92afab97c89ed2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aac60a07cb637eb61cd92afab97c89ed2">VICDefVectAddr</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;defVectAddr /* Default Vector Address Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00437">437</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="aed6e6e2e1a790d696d8aed8960214271"></a><!-- doxytag: member="LPC21xx.h::VICFIQStatus" ref="aed6e6e2e1a790d696d8aed8960214271" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aed6e6e2e1a790d696d8aed8960214271">VICFIQStatus</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;fiqStatus  /* FIQ Status Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00428">428</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a280555cbadcb52f8ba9cb51a19410fbc"></a><!-- doxytag: member="LPC21xx.h::VICIntEnable" ref="a280555cbadcb52f8ba9cb51a19410fbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a280555cbadcb52f8ba9cb51a19410fbc">VICIntEnable</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;intEnable  /* Interrupt Enable Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00431">431</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00043">actuators_4015_init()</a>, <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00194">adc_init()</a>, <a class="el" href="ADS8344_8c_source.html#l00082">ADS8344_init()</a>, <a class="el" href="audio__telemetry__hw_8h_source.html#l00031">audio_telemetry_init()</a>, <a class="el" href="baro__scp_8c_source.html#l00067">baro_scp_init()</a>, <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00333">i2c_submit()</a>, <a class="el" href="lpc21_2subsystems_2imu_2imu__crista__arch_8c_source.html#l00056">imu_crista_arch_init()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00059">lcd_dogm_init_hw()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="lpc21_2peripherals_2max1168__arch_8c_source.html#l00031">max1168_arch_init()</a>, <a class="el" href="max3100__hw_8c_source.html#l00072">max3100_init()</a>, <a class="el" href="lpc21_2micromag__hw_8c_source.html#l00029">micromag_hw_init()</a>, <a class="el" href="lpc21_2peripherals_2ms2100__arch_8c_source.html#l00035">ms2100_arch_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00444">spi1_arch_init()</a>, <a class="el" href="spi__slave__hs__arch_8c_source.html#l00102">spi_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00533">spi_lock()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00545">spi_resume()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00469">spi_submit()</a>, and <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a75334e1776d0256993226c5a5430a58c"></a><!-- doxytag: member="LPC21xx.h::VICIntEnClear" ref="a75334e1776d0256993226c5a5430a58c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a75334e1776d0256993226c5a5430a58c">VICIntEnClear</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;intEnClear /* Interrupt Enable Clear Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00432">432</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2i2c__arch_8c_source.html#l00333">i2c_submit()</a>, <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00533">spi_lock()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00545">spi_resume()</a>, and <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00469">spi_submit()</a>.</p>

</div>
</div>
<a class="anchor" id="a87f793a1b9254ca2dec755c61184a715"></a><!-- doxytag: member="LPC21xx.h::VICIntSelect" ref="a87f793a1b9254ca2dec755c61184a715" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a87f793a1b9254ca2dec755c61184a715">VICIntSelect</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;intSelect  /* Interrupt Select Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00430">430</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00043">actuators_4015_init()</a>, <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00194">adc_init()</a>, <a class="el" href="ADS8344_8c_source.html#l00082">ADS8344_init()</a>, <a class="el" href="audio__telemetry__hw_8h_source.html#l00031">audio_telemetry_init()</a>, <a class="el" href="baro__scp_8c_source.html#l00067">baro_scp_init()</a>, <a class="el" href="lpc21_2subsystems_2imu_2imu__crista__arch_8c_source.html#l00056">imu_crista_arch_init()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00059">lcd_dogm_init_hw()</a>, <a class="el" href="max11040__hw_8c_source.html#l00271">max11040_hw_init()</a>, <a class="el" href="lpc21_2peripherals_2max1168__arch_8c_source.html#l00031">max1168_arch_init()</a>, <a class="el" href="max3100__hw_8c_source.html#l00072">max3100_init()</a>, <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>, <a class="el" href="lpc21_2micromag__hw_8c_source.html#l00029">micromag_hw_init()</a>, <a class="el" href="lpc21_2peripherals_2ms2100__arch_8c_source.html#l00035">ms2100_arch_init()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00444">spi1_arch_init()</a>, <a class="el" href="spi__slave__hs__arch_8c_source.html#l00102">spi_init()</a>, and <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00105">sys_time_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a0b5f296231f7e211bddb891e7ee2d9d0"></a><!-- doxytag: member="LPC21xx.h::VICIRQStatus" ref="a0b5f296231f7e211bddb891e7ee2d9d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a0b5f296231f7e211bddb891e7ee2d9d0">VICIRQStatus</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;irqStatus  /* IRQ Status Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00427">427</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a90c4ee6fd15e5853fcea07b093301531"></a><!-- doxytag: member="LPC21xx.h::VICProtection" ref="a90c4ee6fd15e5853fcea07b093301531" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a90c4ee6fd15e5853fcea07b093301531">VICProtection</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;protection /* Protection Enable Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00435">435</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a203c9a566caee3fb243e45e1dee0aee5"></a><!-- doxytag: member="LPC21xx.h::VICRawIntr" ref="a203c9a566caee3fb243e45e1dee0aee5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a203c9a566caee3fb243e45e1dee0aee5">VICRawIntr</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;rawIntr    /* Raw Interrupt Status Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00429">429</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af9c817ab549e08440ad18a4bf117a321"></a><!-- doxytag: member="LPC21xx.h::VICSoftInt" ref="af9c817ab549e08440ad18a4bf117a321" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af9c817ab549e08440ad18a4bf117a321">VICSoftInt</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;softInt    /* Software Interrupt Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00433">433</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3aeedfcf987d6d9394a1351b16ee335b"></a><!-- doxytag: member="LPC21xx.h::VICSoftIntClear" ref="a3aeedfcf987d6d9394a1351b16ee335b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a3aeedfcf987d6d9394a1351b16ee335b">VICSoftIntClear</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;softIntClear /* Software Interrupt Clear Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00434">434</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa11babfb092f15d15765591e9d4c8df2"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr" ref="aa11babfb092f15d15765591e9d4c8df2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aa11babfb092f15d15765591e9d4c8df2">VICVectAddr</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr   /* Vector Address Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00436">436</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00233">adcISR0()</a>, <a class="el" href="lpc21_2mcu__periph_2adc__arch_8c_source.html#l00254">adcISR1()</a>, <a class="el" href="lpc21_2peripherals_2max1168__arch_8c_source.html#l00050">EXTINT0_ISR()</a>, <a class="el" href="lpc21_2micromag__hw_8c_source.html#l00054">EXTINT_ISR()</a>, <a class="el" href="servos__4015__hw_8c_source.html#l00099">PWM_ISR()</a>, <a class="el" href="ADS8344_8c_source.html#l00131">SPI1_ISR()</a>, <a class="el" href="lpc21_2mcu__periph_2spi__arch_8c_source.html#l00433">spi1_ISR()</a>, <a class="el" href="spi__slave__hs__arch_8c_source.html#l00140">SSP_ISR()</a>, <a class="el" href="lpc21_2mcu__periph_2sys__time__arch_8c_source.html#l00163">TIMER0_ISR()</a>, and <a class="el" href="audio__telemetry__hw_8c_source.html#l00062">TIMER1_ISR()</a>.</p>

</div>
</div>
<a class="anchor" id="a85e25e831bb24ac9ce421e68abb6a6ed"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr0" ref="a85e25e831bb24ac9ce421e68abb6a6ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a85e25e831bb24ac9ce421e68abb6a6ed">VICVectAddr0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr0  /* Vector Address 0 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00438">438</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a91b399987809e91fa1a0d93dc8e2e680"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr1" ref="a91b399987809e91fa1a0d93dc8e2e680" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a91b399987809e91fa1a0d93dc8e2e680">VICVectAddr1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr1  /* Vector Address 1 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00439">439</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="audio__telemetry__hw_8h_source.html#l00031">audio_telemetry_init()</a>.</p>

</div>
</div>
<a class="anchor" id="abdb80dc27da98460a7ecd37f86bae79b"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr10" ref="abdb80dc27da98460a7ecd37f86bae79b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#abdb80dc27da98460a7ecd37f86bae79b">VICVectAddr10</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr10 /* Vector Address 10 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00448">448</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a248f13b37d0ff6933c5df70a7f4d97a5"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr11" ref="a248f13b37d0ff6933c5df70a7f4d97a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a248f13b37d0ff6933c5df70a7f4d97a5">VICVectAddr11</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr11 /* Vector Address 11 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00449">449</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="baro__scp_8c_source.html#l00067">baro_scp_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a8320e9fafd212820fa231355ef3560d7"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr12" ref="a8320e9fafd212820fa231355ef3560d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a8320e9fafd212820fa231355ef3560d7">VICVectAddr12</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr12 /* Vector Address 12 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00450">450</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a31c626ea441d4118c78ed6493a586d2a"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr13" ref="a31c626ea441d4118c78ed6493a586d2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a31c626ea441d4118c78ed6493a586d2a">VICVectAddr13</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr13 /* Vector Address 13 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00451">451</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a37bc90e0836e00ed1a3e0b4c543cfc0e"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr14" ref="a37bc90e0836e00ed1a3e0b4c543cfc0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a37bc90e0836e00ed1a3e0b4c543cfc0e">VICVectAddr14</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr14 /* Vector Address 14 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00452">452</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af638016eb18c545b198b4cfa387b16d8"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr15" ref="af638016eb18c545b198b4cfa387b16d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af638016eb18c545b198b4cfa387b16d8">VICVectAddr15</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr15 /* Vector Address 15 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00453">453</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aef69ec5e987e5037ba5085f79f2c2b06"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr2" ref="aef69ec5e987e5037ba5085f79f2c2b06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aef69ec5e987e5037ba5085f79f2c2b06">VICVectAddr2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr2  /* Vector Address 2 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00440">440</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a84e7299ab92f39cd939911e6c0bdd237"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr3" ref="a84e7299ab92f39cd939911e6c0bdd237" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a84e7299ab92f39cd939911e6c0bdd237">VICVectAddr3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr3  /* Vector Address 3 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00441">441</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00043">actuators_4015_init()</a>.</p>

</div>
</div>
<a class="anchor" id="aaed00aa5190e457cecf1dba76db581e5"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr4" ref="aaed00aa5190e457cecf1dba76db581e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aaed00aa5190e457cecf1dba76db581e5">VICVectAddr4</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr4  /* Vector Address 4 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00442">442</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac91b56fa64c1df1ee10d3f16f9759b03"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr5" ref="ac91b56fa64c1df1ee10d3f16f9759b03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ac91b56fa64c1df1ee10d3f16f9759b03">VICVectAddr5</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr5  /* Vector Address 5 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00443">443</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4eb76fd8bd712b5a509de4b6346906e0"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr6" ref="a4eb76fd8bd712b5a509de4b6346906e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a4eb76fd8bd712b5a509de4b6346906e0">VICVectAddr6</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr6  /* Vector Address 6 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00444">444</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a54c71fa6073afd8e01c8284049ee1b30"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr7" ref="a54c71fa6073afd8e01c8284049ee1b30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a54c71fa6073afd8e01c8284049ee1b30">VICVectAddr7</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr7  /* Vector Address 7 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00445">445</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="ADS8344_8c_source.html#l00082">ADS8344_init()</a>, <a class="el" href="baro__scp_8c_source.html#l00067">baro_scp_init()</a>, <a class="el" href="lpc21_2subsystems_2imu_2imu__crista__arch_8c_source.html#l00056">imu_crista_arch_init()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00059">lcd_dogm_init_hw()</a>, and <a class="el" href="max3100__hw_8c_source.html#l00072">max3100_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a35dd7bc378e38d32531c13b659f2635c"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr8" ref="a35dd7bc378e38d32531c13b659f2635c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a35dd7bc378e38d32531c13b659f2635c">VICVectAddr8</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr8  /* Vector Address 8 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00446">446</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="max3100__hw_8c_source.html#l00072">max3100_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a87a152c7325c92e2dfda4345a47df90f"></a><!-- doxytag: member="LPC21xx.h::VICVectAddr9" ref="a87a152c7325c92e2dfda4345a47df90f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a87a152c7325c92e2dfda4345a47df90f">VICVectAddr9</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectAddr9  /* Vector Address 9 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00447">447</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae961eb169504c288c6dde700cb22ad9d"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl0" ref="ae961eb169504c288c6dde700cb22ad9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ae961eb169504c288c6dde700cb22ad9d">VICVectCntl0</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl0  /* Vector Control 0 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00454">454</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="af980f3940ea754ed55a5fc4c03ef0cfc"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl1" ref="af980f3940ea754ed55a5fc4c03ef0cfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#af980f3940ea754ed55a5fc4c03ef0cfc">VICVectCntl1</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl1  /* Vector Control 1 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00455">455</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="audio__telemetry__hw_8h_source.html#l00031">audio_telemetry_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a44df4b336fdff59ae4f295bc868ad772"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl10" ref="a44df4b336fdff59ae4f295bc868ad772" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a44df4b336fdff59ae4f295bc868ad772">VICVectCntl10</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl10 /* Vector Control 10 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00464">464</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67335d6c6e9f14623c5a64affaae1f23"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl11" ref="a67335d6c6e9f14623c5a64affaae1f23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a67335d6c6e9f14623c5a64affaae1f23">VICVectCntl11</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl11 /* Vector Control 11 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00465">465</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="baro__scp_8c_source.html#l00067">baro_scp_init()</a>.</p>

</div>
</div>
<a class="anchor" id="afb76fc13097f1af464cf7331d65f47d1"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl12" ref="afb76fc13097f1af464cf7331d65f47d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#afb76fc13097f1af464cf7331d65f47d1">VICVectCntl12</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl12 /* Vector Control 12 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00466">466</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a580f2266da12ca1dde894210d889aa9c"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl13" ref="a580f2266da12ca1dde894210d889aa9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a580f2266da12ca1dde894210d889aa9c">VICVectCntl13</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl13 /* Vector Control 13 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00467">467</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a60b77dd5c21c12eac25a4499c0e24a12"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl14" ref="a60b77dd5c21c12eac25a4499c0e24a12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a60b77dd5c21c12eac25a4499c0e24a12">VICVectCntl14</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl14 /* Vector Control 14 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00468">468</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2a928833f763b758dd09edabc7982bc5"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl15" ref="a2a928833f763b758dd09edabc7982bc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a2a928833f763b758dd09edabc7982bc5">VICVectCntl15</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl15 /* Vector Control 15 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00469">469</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a68559aeb6c616c21cf0a7ca2b45e6d86"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl2" ref="a68559aeb6c616c21cf0a7ca2b45e6d86" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a68559aeb6c616c21cf0a7ca2b45e6d86">VICVectCntl2</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl2  /* Vector Control 2 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00456">456</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4648491c1ec088cce9ceea645e3d37e4"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl3" ref="a4648491c1ec088cce9ceea645e3d37e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a4648491c1ec088cce9ceea645e3d37e4">VICVectCntl3</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl3  /* Vector Control 3 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00457">457</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="servos__4015__hw_8c_source.html#l00043">actuators_4015_init()</a>.</p>

</div>
</div>
<a class="anchor" id="ad0adf6ad032d15c0037847ae75566ec0"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl4" ref="ad0adf6ad032d15c0037847ae75566ec0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ad0adf6ad032d15c0037847ae75566ec0">VICVectCntl4</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl4  /* Vector Control 4 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00458">458</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f116183d40b4a9585cca57bd9d09840"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl5" ref="a9f116183d40b4a9585cca57bd9d09840" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a9f116183d40b4a9585cca57bd9d09840">VICVectCntl5</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl5  /* Vector Control 5 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00459">459</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="aece37c162ea5f92ff264ef2196a52cec"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl6" ref="aece37c162ea5f92ff264ef2196a52cec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#aece37c162ea5f92ff264ef2196a52cec">VICVectCntl6</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl6  /* Vector Control 6 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00460">460</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a40a8f847b0850756329c300ce44bbaa8"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl7" ref="a40a8f847b0850756329c300ce44bbaa8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a40a8f847b0850756329c300ce44bbaa8">VICVectCntl7</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl7  /* Vector Control 7 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00461">461</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="ADS8344_8c_source.html#l00082">ADS8344_init()</a>, <a class="el" href="baro__scp_8c_source.html#l00067">baro_scp_init()</a>, <a class="el" href="lpc21_2subsystems_2imu_2imu__crista__arch_8c_source.html#l00056">imu_crista_arch_init()</a>, <a class="el" href="lcd__dogm__hw_8c_source.html#l00059">lcd_dogm_init_hw()</a>, and <a class="el" href="max3100__hw_8c_source.html#l00072">max3100_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a55088be1796d8867bccefa3bbc96cc19"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl8" ref="a55088be1796d8867bccefa3bbc96cc19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a55088be1796d8867bccefa3bbc96cc19">VICVectCntl8</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl8  /* Vector Control 8 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00462">462</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="max3100__hw_8c_source.html#l00072">max3100_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a98376ab4397e2e74e3bfbba47c31fd09"></a><!-- doxytag: member="LPC21xx.h::VICVectCntl9" ref="a98376ab4397e2e74e3bfbba47c31fd09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a98376ab4397e2e74e3bfbba47c31fd09">VICVectCntl9</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#acaee9656c3ca46e30a0d71051917122a">VIC</a>-&gt;vectCntl9  /* Vector Control 9 Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00463">463</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a88438a1bf4f6b60ce42a6385b172ca4d"></a><!-- doxytag: member="LPC21xx.h::VPBDIV" ref="a88438a1bf4f6b60ce42a6385b172ca4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a88438a1bf4f6b60ce42a6385b172ca4d">VPBDIV</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#aaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;vpbdiv</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00414">414</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

<p>Referenced by <a class="el" href="lpc21_2mcu__arch_8c_source.html#l00040">mcu_arch_init()</a>.</p>

</div>
</div>
<a class="anchor" id="a869cae70716c35be29d1cee0cda40de4"></a><!-- doxytag: member="LPC21xx.h::WD" ref="a869cae70716c35be29d1cee0cda40de4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>&#160;&#160;&#160;((<a class="el" href="structwdRegs__t.html">wdRegs_t</a> *)0xE0000000)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00037">37</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a02d688463660c741e72dc905582805e9"></a><!-- doxytag: member="LPC21xx.h::WDFEED" ref="a02d688463660c741e72dc905582805e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a02d688463660c741e72dc905582805e9">WDFEED</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;feed        /* Watchdog Feed Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00042">42</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a37c4add55fd2c30091f3e4d796feeca8"></a><!-- doxytag: member="LPC21xx.h::WDMOD" ref="a37c4add55fd2c30091f3e4d796feeca8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a37c4add55fd2c30091f3e4d796feeca8">WDMOD</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;mod         /* Watchdog Mode Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00040">40</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3e307aaee495eda03358a2ee3bf88c94"></a><!-- doxytag: member="LPC21xx.h::WDTC" ref="a3e307aaee495eda03358a2ee3bf88c94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#a3e307aaee495eda03358a2ee3bf88c94">WDTC</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;tc          /* Watchdog Time Constant Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00041">41</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab558486d90264fa951c0cb12f09e328a"></a><!-- doxytag: member="LPC21xx.h::WDTV" ref="ab558486d90264fa951c0cb12f09e328a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="LPC21xx_8h.html#ab558486d90264fa951c0cb12f09e328a">WDTV</a>&#160;&#160;&#160;<a class="el" href="LPC21xx_8h.html#a869cae70716c35be29d1cee0cda40de4">WD</a>-&gt;tv          /* Watchdog Time Value Register */</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="LPC21xx_8h_source.html#l00043">43</a> of file <a class="el" href="LPC21xx_8h_source.html">LPC21xx.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="LPC21xx_8h.html">LPC21xx.h</a>      </li>

    <li class="footer">Generated on Sun Dec 16 2012 16:59:12 for Paparazzi UAS by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
