Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb 14 09:40:50 2018
| Host         : XBEDEFOSSEZ31 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AdcToplevel_Toplevel_control_sets_placed.rpt
| Design       : AdcToplevel_Toplevel
| Device       : xc7k325t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    29 |
| Unused register locations in slices containing registers |   134 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              26 |           15 |
| No           | Yes                   | No                     |               4 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             205 |           43 |
| Yes          | Yes                   | No                     |              20 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                 Clock Signal                                |                                     Enable Signal                                     |                                             Set/Reset Signal                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut |                                                                                       | AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/Flags[0]            |                1 |              1 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut |                                                                                       | AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/Flags[0]            |                1 |              1 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut |                                                                                       | AdcIntrfcRst                                                                                            |                1 |              1 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmSlipCntTc_d           | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/CLR                                           |                1 |              1 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/IntEna                                             | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/AR[0] |                1 |              1 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcIntrfcEna                                                                          | AdcToplevel_Toplevel_I_AdcToplevel/IntRst                                                               |                1 |              1 |
|  AdcMemClk                                                                  |                                                                                       | AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/Flags[3]            |                1 |              1 |
|  AdcMemClk                                                                  |                                                                                       | AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcMem/AdcMem_I_WrAddrCnt/Flags[3]            |                1 |              1 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut |                                                                                       | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/AR[0] |                1 |              2 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut |                                                                                       | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmMsbAllZero_d                            |                1 |              3 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut |                                                                                       | AdcToplevel_Toplevel_I_AdcToplevel/IntRst                                                               |                2 |              3 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/CE                          | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/AR[0] |                1 |              3 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntStepCnt                  | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/RST                                           |                1 |              4 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntNumIncDecIdly[3]_i_1_n_0 | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/RST                                           |                2 |              4 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntProceedCnt0              | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/RST                                           |                1 |              4 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/IntTimeOutCnt               | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/RST                                           |                1 |              4 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/State[3]_i_1_n_0            | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/RST                                           |                1 |              4 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmSlipCntTc_d           | AdcToplevel_Toplevel_I_AdcToplevel/IntRst                                                               |                1 |              4 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmEvntCntTc_d           | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/AR[0] |                1 |              4 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/FrmClkLsbRegEna             | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/AR[0] |                1 |              8 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/IntEna                                             | AdcToplevel_Toplevel_I_AdcToplevel/IntRst                                                               |                4 |             10 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/IntFrmBitSlip[0]_i_1_n_0    | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/AR[0] |                2 |             11 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/CE1                         | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/AR[0] |                3 |             16 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut |                                                                                       | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/RST                                           |               10 |             17 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[0].AdcToplevel_I_AdcData/CE                  | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/AR[0] |                6 |             32 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/Gen_2[1].AdcToplevel_I_AdcData/CE                  | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/AR[0] |                7 |             32 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/FrmClkMsbRegEna             | AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcFrame/AdcFrame_I_GenPulse_1/GenPulse_I_Fdcr_1/AR[0] |                6 |             40 |
|  AdcMemClk                                                                  | AdcMemEna                                                                             | AdcMemRst                                                                                               |               10 |             42 |
|  AdcToplevel_Toplevel_I_AdcToplevel/AdcToplevel_I_AdcClock/BitClk_RefClkOut |                                                                                       |                                                                                                         |               10 |             67 |
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 2      |                     1 |
| 3      |                     3 |
| 4      |                     7 |
| 8      |                     1 |
| 10     |                     1 |
| 11     |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


