-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    wt_i_V_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    wt_i_V_ce0 : OUT STD_LOGIC;
    wt_i_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    kh_i_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    kh_i_V_ce0 : OUT STD_LOGIC;
    kh_i_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dmem_i_V_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    dmem_i_V_ce0 : OUT STD_LOGIC;
    dmem_i_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    dmem_o_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    dmem_o_V_ce0 : OUT STD_LOGIC;
    dmem_o_V_we0 : OUT STD_LOGIC;
    dmem_o_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    n_inputs_V : IN STD_LOGIC_VECTOR (15 downto 0);
    n_outputs_V : IN STD_LOGIC_VECTOR (15 downto 0);
    input_words_V : IN STD_LOGIC_VECTOR (15 downto 0);
    output_words_V : IN STD_LOGIC_VECTOR (15 downto 0);
    layer_mode_V : IN STD_LOGIC_VECTOR (2 downto 0);
    dmem_mode_V : IN STD_LOGIC_VECTOR (0 downto 0);
    width_mode_V : IN STD_LOGIC_VECTOR (1 downto 0);
    norm_mode_V : IN STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "top,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k325tffg900-2,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.950000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=114,HLS_SYN_DSP=4,HLS_SYN_FF=20313,HLS_SYN_LUT=54344}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv13_124A : STD_LOGIC_VECTOR (12 downto 0) := "1001001001010";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal kh_index_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal o_index_V : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal kh_mem_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal kh_mem_V_ce0 : STD_LOGIC;
    signal kh_mem_V_we0 : STD_LOGIC;
    signal kh_mem_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal wt_mem_V_0_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal wt_mem_V_0_ce0 : STD_LOGIC;
    signal wt_mem_V_0_we0 : STD_LOGIC;
    signal wt_mem_V_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal wt_mem_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal wt_mem_V_1_ce0 : STD_LOGIC;
    signal wt_mem_V_1_we0 : STD_LOGIC;
    signal wt_mem_V_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_0_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmem_V_0_0_ce0 : STD_LOGIC;
    signal dmem_V_0_0_we0 : STD_LOGIC;
    signal dmem_V_0_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_0_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_0_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmem_V_0_1_ce0 : STD_LOGIC;
    signal dmem_V_0_1_we0 : STD_LOGIC;
    signal dmem_V_0_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_0_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_1_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmem_V_1_0_ce0 : STD_LOGIC;
    signal dmem_V_1_0_we0 : STD_LOGIC;
    signal dmem_V_1_0_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_1_0_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_1_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dmem_V_1_1_ce0 : STD_LOGIC;
    signal dmem_V_1_1_we0 : STD_LOGIC;
    signal dmem_V_1_1_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dmem_V_1_1_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_1_reg_536 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_2_reg_547 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_4_reg_558 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_5_reg_569 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_6_reg_580 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_0583_2_reg_602 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_0579_2_reg_613 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_8_reg_625 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp3_iter1_p_8_reg_625 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_pipeline_reg_pp3_iter2_p_8_reg_625 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp3_iter3_p_8_reg_625 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_737 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_3_reg_1547 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1556 : STD_LOGIC_VECTOR (0 downto 0);
    signal dmem_mode_V_read_read_fu_190_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal layer_type_V_fu_743_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal layer_type_V_reg_1519 : STD_LOGIC_VECTOR (1 downto 0);
    signal d_o_idx_V_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal d_o_idx_V_reg_1527 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_cast1_fu_798_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_cast1_reg_1536 : STD_LOGIC_VECTOR (15 downto 0);
    signal words_per_image_V_fu_806_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal words_per_image_V_reg_1541 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_3_fu_812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_cast_fu_818_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_4_cast_reg_1551 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_5_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond1_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal i_V_2_fu_833_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal r_V_10_fu_839_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_10_reg_1569 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_6_reg_1574 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_38_fu_858_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_reg_1584 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_1593 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_3_fu_902_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_3_reg_1597 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_35_fu_913_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_reg_1607 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_fu_938_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_s_42_fu_946_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_fu_975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal i_V_fu_981_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal r_V_reg_1630 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_36_fu_1002_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_1640 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_1011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_1644 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal i_V_1_fu_1017_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal tmp_16_fu_1023_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_reg_1653 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_fu_1032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_bin_dense_fu_691_ap_done : STD_LOGIC;
    signal grp_fp_conv_fu_667_ap_done : STD_LOGIC;
    signal i_V_3_fu_1037_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_V_3_reg_1667 : STD_LOGIC_VECTOR (9 downto 0);
    signal off_V_fu_1058_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal off_V_reg_1677 : STD_LOGIC_VECTOR (1 downto 0);
    signal this_assign_1_fu_1062_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal this_assign_1_reg_1684 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_1_cast_fu_1104_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_1_cast_reg_1689 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_32_cast_fu_1108_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_32_cast_reg_1694 : STD_LOGIC_VECTOR (10 downto 0);
    signal brmerge1_fu_1136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge1_reg_1699 : STD_LOGIC_VECTOR (0 downto 0);
    signal nc_V_fu_1243_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal nc_V_reg_1703 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal exitcond_fu_1275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_reg_1713 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_V_4_fu_1280_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_V_4_reg_1717 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal tmp_43_fu_1300_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_1727 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp3_iter2_tmp_43_reg_1727 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_0583_2_46_fu_1325_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_3_fu_1333_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_3_reg_1739 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1461_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal r_V_9_reg_1744 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal newSel8_fu_1400_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel8_reg_1789 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel5_fu_1443_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel5_reg_1794 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp3_iter4 : STD_LOGIC := '0';
    signal grp_bin_conv_fu_637_ap_start : STD_LOGIC;
    signal grp_bin_conv_fu_637_ap_done : STD_LOGIC;
    signal grp_bin_conv_fu_637_ap_idle : STD_LOGIC;
    signal grp_bin_conv_fu_637_ap_ready : STD_LOGIC;
    signal grp_bin_conv_fu_637_wt_mem_0_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_fu_637_wt_mem_0_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_fu_637_wt_mem_1_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_conv_fu_637_wt_mem_1_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_fu_637_dmem_0_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_conv_fu_637_dmem_0_0_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_fu_637_dmem_0_0_V_we0 : STD_LOGIC;
    signal grp_bin_conv_fu_637_dmem_0_0_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_conv_fu_637_dmem_0_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_conv_fu_637_dmem_0_1_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_fu_637_dmem_0_1_V_we0 : STD_LOGIC;
    signal grp_bin_conv_fu_637_dmem_0_1_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_conv_fu_637_dmem_1_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_conv_fu_637_dmem_1_0_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_fu_637_dmem_1_0_V_we0 : STD_LOGIC;
    signal grp_bin_conv_fu_637_dmem_1_0_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_conv_fu_637_dmem_1_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_conv_fu_637_dmem_1_1_V_ce0 : STD_LOGIC;
    signal grp_bin_conv_fu_637_dmem_1_1_V_we0 : STD_LOGIC;
    signal grp_bin_conv_fu_637_dmem_1_1_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp_conv_fu_667_ap_start : STD_LOGIC;
    signal grp_fp_conv_fu_667_ap_idle : STD_LOGIC;
    signal grp_fp_conv_fu_667_ap_ready : STD_LOGIC;
    signal grp_fp_conv_fu_667_wt_mem_0_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fp_conv_fu_667_wt_mem_0_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_667_wt_mem_1_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fp_conv_fu_667_wt_mem_1_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_667_kh_mem_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fp_conv_fu_667_kh_mem_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_667_dmem_0_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fp_conv_fu_667_dmem_0_0_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_667_dmem_0_0_V_we0 : STD_LOGIC;
    signal grp_fp_conv_fu_667_dmem_0_0_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp_conv_fu_667_dmem_0_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fp_conv_fu_667_dmem_0_1_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_667_dmem_0_1_V_we0 : STD_LOGIC;
    signal grp_fp_conv_fu_667_dmem_0_1_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp_conv_fu_667_dmem_1_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fp_conv_fu_667_dmem_1_0_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_667_dmem_1_0_V_we0 : STD_LOGIC;
    signal grp_fp_conv_fu_667_dmem_1_0_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fp_conv_fu_667_dmem_1_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fp_conv_fu_667_dmem_1_1_V_ce0 : STD_LOGIC;
    signal grp_fp_conv_fu_667_dmem_1_1_V_we0 : STD_LOGIC;
    signal grp_fp_conv_fu_667_dmem_1_1_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_dense_fu_691_ap_start : STD_LOGIC;
    signal grp_bin_dense_fu_691_ap_idle : STD_LOGIC;
    signal grp_bin_dense_fu_691_ap_ready : STD_LOGIC;
    signal grp_bin_dense_fu_691_wt_mem_0_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_dense_fu_691_wt_mem_0_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_691_wt_mem_1_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_bin_dense_fu_691_wt_mem_1_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_691_kh_mem_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_bin_dense_fu_691_kh_mem_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_691_dmem_0_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_dense_fu_691_dmem_0_0_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_691_dmem_0_0_V_we0 : STD_LOGIC;
    signal grp_bin_dense_fu_691_dmem_0_0_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_dense_fu_691_dmem_0_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_dense_fu_691_dmem_0_1_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_691_dmem_0_1_V_we0 : STD_LOGIC;
    signal grp_bin_dense_fu_691_dmem_0_1_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_dense_fu_691_dmem_1_0_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_dense_fu_691_dmem_1_0_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_691_dmem_1_0_V_we0 : STD_LOGIC;
    signal grp_bin_dense_fu_691_dmem_1_0_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_bin_dense_fu_691_dmem_1_1_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_bin_dense_fu_691_dmem_1_1_V_ce0 : STD_LOGIC;
    signal grp_bin_dense_fu_691_dmem_1_1_V_we0 : STD_LOGIC;
    signal grp_bin_dense_fu_691_dmem_1_1_V_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_33_fu_757_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_9_reg_525 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_753_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_7_reg_591 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal p_0579_2_phi_fu_617_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_8_phi_fu_629_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_reg_grp_bin_conv_fu_637_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_fp_conv_fu_667_ap_start : STD_LOGIC := '0';
    signal ap_reg_grp_bin_dense_fu_691_ap_start : STD_LOGIC := '0';
    signal tmp_14_fu_853_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_12_fu_862_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_4_fu_908_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_13_fu_954_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_11_fu_961_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_968_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_10_fu_997_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_1_fu_1006_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_i_fu_1053_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_30_fu_1345_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_28_fu_1362_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_29_fu_1451_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_27_fu_1456_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_s_fu_762_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_17_fu_1068_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_22_fu_1251_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_726_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_fu_1263_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_790_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_cast_fu_802_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_s_fu_875_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_11_fu_885_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_2_fu_889_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal rhs_V_fu_898_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal lhs_V_fu_894_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal img_off_V_fu_917_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_34_cast_fu_923_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_24_fu_927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_idx_V_fu_932_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_cast_fu_1028_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_8_fu_1043_p4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sf_fu_1084_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1093_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal words_per_out_V_fu_1097_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_55_not_fu_1112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_1117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_fu_1123_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_not_fu_1130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_i_fu_1142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_i_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_fu_1191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_demorgan_fu_1203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_i_fu_1166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp6_fu_1209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp7_fu_1215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal loc_V_2_fu_1171_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal loc_V_1_fu_1156_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp2_fu_1197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal loc_V_fu_1147_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal loc_V_3_fu_1181_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond_fu_1229_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel_fu_1221_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal newSel1_fu_1235_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_1_fu_1286_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal img_off_V_1_fu_1304_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_40_cast_fu_1310_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_31_fu_1314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal img_idx_V_1_fu_1319_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_7_fu_1352_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal sel_tmp4_fu_1370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_1380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_1375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel6_fu_1384_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel7_fu_1392_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_42_fu_1407_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp9_fu_1411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_1422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_fu_1417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal newSel3_fu_1427_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal newSel4_fu_1435_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1461_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1461_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1461_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1461_p00 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_fu_1461_p20 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_condition_254 : BOOLEAN;

    component bin_conv IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wt_mem_0_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wt_mem_0_V_ce0 : OUT STD_LOGIC;
        wt_mem_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wt_mem_1_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wt_mem_1_V_ce0 : OUT STD_LOGIC;
        wt_mem_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        nc_V : IN STD_LOGIC_VECTOR (15 downto 0);
        dmem_0_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_0_0_V_ce0 : OUT STD_LOGIC;
        dmem_0_0_V_we0 : OUT STD_LOGIC;
        dmem_0_0_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_0_1_V_ce0 : OUT STD_LOGIC;
        dmem_0_1_V_we0 : OUT STD_LOGIC;
        dmem_0_1_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_1_0_V_ce0 : OUT STD_LOGIC;
        dmem_1_0_V_we0 : OUT STD_LOGIC;
        dmem_1_0_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_1_1_V_ce0 : OUT STD_LOGIC;
        dmem_1_1_V_we0 : OUT STD_LOGIC;
        dmem_1_1_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        d_i_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
        d_o_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
        n_inputs : IN STD_LOGIC_VECTOR (15 downto 0);
        o_index_V : IN STD_LOGIC_VECTOR (15 downto 0);
        new_batch_V : IN STD_LOGIC_VECTOR (0 downto 0);
        width_mode_V : IN STD_LOGIC_VECTOR (1 downto 0);
        norm_mode_V : IN STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component fp_conv IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wt_mem_0_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wt_mem_0_V_ce0 : OUT STD_LOGIC;
        wt_mem_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wt_mem_1_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wt_mem_1_V_ce0 : OUT STD_LOGIC;
        wt_mem_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kh_mem_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        kh_mem_V_ce0 : OUT STD_LOGIC;
        kh_mem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_0_0_V_ce0 : OUT STD_LOGIC;
        dmem_0_0_V_we0 : OUT STD_LOGIC;
        dmem_0_0_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_0_1_V_ce0 : OUT STD_LOGIC;
        dmem_0_1_V_we0 : OUT STD_LOGIC;
        dmem_0_1_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_1_0_V_ce0 : OUT STD_LOGIC;
        dmem_1_0_V_we0 : OUT STD_LOGIC;
        dmem_1_0_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_1_1_V_ce0 : OUT STD_LOGIC;
        dmem_1_1_V_we0 : OUT STD_LOGIC;
        dmem_1_1_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        d_i_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
        d_o_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
        kh_index_V : IN STD_LOGIC_VECTOR (0 downto 0);
        o_index_V : IN STD_LOGIC_VECTOR (15 downto 0);
        N : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component bin_dense IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        wt_mem_0_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wt_mem_0_V_ce0 : OUT STD_LOGIC;
        wt_mem_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        wt_mem_1_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        wt_mem_1_V_ce0 : OUT STD_LOGIC;
        wt_mem_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kh_mem_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        kh_mem_V_ce0 : OUT STD_LOGIC;
        kh_mem_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_0_0_V_ce0 : OUT STD_LOGIC;
        dmem_0_0_V_we0 : OUT STD_LOGIC;
        dmem_0_0_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_0_1_V_ce0 : OUT STD_LOGIC;
        dmem_0_1_V_we0 : OUT STD_LOGIC;
        dmem_0_1_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_0_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_1_0_V_ce0 : OUT STD_LOGIC;
        dmem_1_0_V_we0 : OUT STD_LOGIC;
        dmem_1_0_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_1_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        dmem_1_1_V_ce0 : OUT STD_LOGIC;
        dmem_1_1_V_we0 : OUT STD_LOGIC;
        dmem_1_1_V_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        dmem_1_1_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        layer_type_V : IN STD_LOGIC_VECTOR (1 downto 0);
        d_i_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
        d_o_idx_V : IN STD_LOGIC_VECTOR (0 downto 0);
        o_index_V : IN STD_LOGIC_VECTOR (15 downto 0);
        n_inputs : IN STD_LOGIC_VECTOR (15 downto 0);
        n_outputs : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component top_mac_muladd_15bgk IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component top_kh_mem_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_wt_mem_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_dmem_V_0_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    kh_mem_V_U : component top_kh_mem_V
    generic map (
        DataWidth => 64,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => kh_mem_V_address0,
        ce0 => kh_mem_V_ce0,
        we0 => kh_mem_V_we0,
        d0 => kh_i_V_q0,
        q0 => kh_mem_V_q0);

    wt_mem_V_0_U : component top_wt_mem_V_0
    generic map (
        DataWidth => 64,
        AddressRange => 2341,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => wt_mem_V_0_address0,
        ce0 => wt_mem_V_0_ce0,
        we0 => wt_mem_V_0_we0,
        d0 => wt_i_V_q0,
        q0 => wt_mem_V_0_q0);

    wt_mem_V_1_U : component top_wt_mem_V_0
    generic map (
        DataWidth => 64,
        AddressRange => 2341,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => wt_mem_V_1_address0,
        ce0 => wt_mem_V_1_ce0,
        we0 => wt_mem_V_1_we0,
        d0 => wt_i_V_q0,
        q0 => wt_mem_V_1_q0);

    dmem_V_0_0_U : component top_dmem_V_0_0
    generic map (
        DataWidth => 64,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dmem_V_0_0_address0,
        ce0 => dmem_V_0_0_ce0,
        we0 => dmem_V_0_0_we0,
        d0 => dmem_V_0_0_d0,
        q0 => dmem_V_0_0_q0);

    dmem_V_0_1_U : component top_dmem_V_0_0
    generic map (
        DataWidth => 64,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dmem_V_0_1_address0,
        ce0 => dmem_V_0_1_ce0,
        we0 => dmem_V_0_1_we0,
        d0 => dmem_V_0_1_d0,
        q0 => dmem_V_0_1_q0);

    dmem_V_1_0_U : component top_dmem_V_0_0
    generic map (
        DataWidth => 64,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dmem_V_1_0_address0,
        ce0 => dmem_V_1_0_ce0,
        we0 => dmem_V_1_0_we0,
        d0 => dmem_V_1_0_d0,
        q0 => dmem_V_1_0_q0);

    dmem_V_1_1_U : component top_dmem_V_0_0
    generic map (
        DataWidth => 64,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dmem_V_1_1_address0,
        ce0 => dmem_V_1_1_ce0,
        we0 => dmem_V_1_1_we0,
        d0 => dmem_V_1_1_d0,
        q0 => dmem_V_1_1_q0);

    grp_bin_conv_fu_637 : component bin_conv
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bin_conv_fu_637_ap_start,
        ap_done => grp_bin_conv_fu_637_ap_done,
        ap_idle => grp_bin_conv_fu_637_ap_idle,
        ap_ready => grp_bin_conv_fu_637_ap_ready,
        wt_mem_0_V_address0 => grp_bin_conv_fu_637_wt_mem_0_V_address0,
        wt_mem_0_V_ce0 => grp_bin_conv_fu_637_wt_mem_0_V_ce0,
        wt_mem_0_V_q0 => wt_mem_V_0_q0,
        wt_mem_1_V_address0 => grp_bin_conv_fu_637_wt_mem_1_V_address0,
        wt_mem_1_V_ce0 => grp_bin_conv_fu_637_wt_mem_1_V_ce0,
        wt_mem_1_V_q0 => wt_mem_V_1_q0,
        nc_V => nc_V_reg_1703,
        dmem_0_0_V_address0 => grp_bin_conv_fu_637_dmem_0_0_V_address0,
        dmem_0_0_V_ce0 => grp_bin_conv_fu_637_dmem_0_0_V_ce0,
        dmem_0_0_V_we0 => grp_bin_conv_fu_637_dmem_0_0_V_we0,
        dmem_0_0_V_d0 => grp_bin_conv_fu_637_dmem_0_0_V_d0,
        dmem_0_0_V_q0 => dmem_V_0_0_q0,
        dmem_0_1_V_address0 => grp_bin_conv_fu_637_dmem_0_1_V_address0,
        dmem_0_1_V_ce0 => grp_bin_conv_fu_637_dmem_0_1_V_ce0,
        dmem_0_1_V_we0 => grp_bin_conv_fu_637_dmem_0_1_V_we0,
        dmem_0_1_V_d0 => grp_bin_conv_fu_637_dmem_0_1_V_d0,
        dmem_0_1_V_q0 => dmem_V_0_1_q0,
        dmem_1_0_V_address0 => grp_bin_conv_fu_637_dmem_1_0_V_address0,
        dmem_1_0_V_ce0 => grp_bin_conv_fu_637_dmem_1_0_V_ce0,
        dmem_1_0_V_we0 => grp_bin_conv_fu_637_dmem_1_0_V_we0,
        dmem_1_0_V_d0 => grp_bin_conv_fu_637_dmem_1_0_V_d0,
        dmem_1_0_V_q0 => dmem_V_1_0_q0,
        dmem_1_1_V_address0 => grp_bin_conv_fu_637_dmem_1_1_V_address0,
        dmem_1_1_V_ce0 => grp_bin_conv_fu_637_dmem_1_1_V_ce0,
        dmem_1_1_V_we0 => grp_bin_conv_fu_637_dmem_1_1_V_we0,
        dmem_1_1_V_d0 => grp_bin_conv_fu_637_dmem_1_1_V_d0,
        dmem_1_1_V_q0 => dmem_V_1_1_q0,
        d_i_idx_V => dmem_mode_V,
        d_o_idx_V => d_o_idx_V_reg_1527,
        n_inputs => n_inputs_V,
        o_index_V => o_index_V,
        new_batch_V => this_assign_1_reg_1684,
        width_mode_V => width_mode_V,
        norm_mode_V => norm_mode_V);

    grp_fp_conv_fu_667 : component fp_conv
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_fp_conv_fu_667_ap_start,
        ap_done => grp_fp_conv_fu_667_ap_done,
        ap_idle => grp_fp_conv_fu_667_ap_idle,
        ap_ready => grp_fp_conv_fu_667_ap_ready,
        wt_mem_0_V_address0 => grp_fp_conv_fu_667_wt_mem_0_V_address0,
        wt_mem_0_V_ce0 => grp_fp_conv_fu_667_wt_mem_0_V_ce0,
        wt_mem_0_V_q0 => wt_mem_V_0_q0,
        wt_mem_1_V_address0 => grp_fp_conv_fu_667_wt_mem_1_V_address0,
        wt_mem_1_V_ce0 => grp_fp_conv_fu_667_wt_mem_1_V_ce0,
        wt_mem_1_V_q0 => wt_mem_V_1_q0,
        kh_mem_V_address0 => grp_fp_conv_fu_667_kh_mem_V_address0,
        kh_mem_V_ce0 => grp_fp_conv_fu_667_kh_mem_V_ce0,
        kh_mem_V_q0 => kh_mem_V_q0,
        dmem_0_0_V_address0 => grp_fp_conv_fu_667_dmem_0_0_V_address0,
        dmem_0_0_V_ce0 => grp_fp_conv_fu_667_dmem_0_0_V_ce0,
        dmem_0_0_V_we0 => grp_fp_conv_fu_667_dmem_0_0_V_we0,
        dmem_0_0_V_d0 => grp_fp_conv_fu_667_dmem_0_0_V_d0,
        dmem_0_0_V_q0 => dmem_V_0_0_q0,
        dmem_0_1_V_address0 => grp_fp_conv_fu_667_dmem_0_1_V_address0,
        dmem_0_1_V_ce0 => grp_fp_conv_fu_667_dmem_0_1_V_ce0,
        dmem_0_1_V_we0 => grp_fp_conv_fu_667_dmem_0_1_V_we0,
        dmem_0_1_V_d0 => grp_fp_conv_fu_667_dmem_0_1_V_d0,
        dmem_0_1_V_q0 => dmem_V_0_1_q0,
        dmem_1_0_V_address0 => grp_fp_conv_fu_667_dmem_1_0_V_address0,
        dmem_1_0_V_ce0 => grp_fp_conv_fu_667_dmem_1_0_V_ce0,
        dmem_1_0_V_we0 => grp_fp_conv_fu_667_dmem_1_0_V_we0,
        dmem_1_0_V_d0 => grp_fp_conv_fu_667_dmem_1_0_V_d0,
        dmem_1_0_V_q0 => dmem_V_1_0_q0,
        dmem_1_1_V_address0 => grp_fp_conv_fu_667_dmem_1_1_V_address0,
        dmem_1_1_V_ce0 => grp_fp_conv_fu_667_dmem_1_1_V_ce0,
        dmem_1_1_V_we0 => grp_fp_conv_fu_667_dmem_1_1_V_we0,
        dmem_1_1_V_d0 => grp_fp_conv_fu_667_dmem_1_1_V_d0,
        dmem_1_1_V_q0 => dmem_V_1_1_q0,
        d_i_idx_V => dmem_mode_V,
        d_o_idx_V => d_o_idx_V_reg_1527,
        kh_index_V => p_9_reg_525,
        o_index_V => reg_737,
        N => n_outputs_V);

    grp_bin_dense_fu_691 : component bin_dense
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bin_dense_fu_691_ap_start,
        ap_done => grp_bin_dense_fu_691_ap_done,
        ap_idle => grp_bin_dense_fu_691_ap_idle,
        ap_ready => grp_bin_dense_fu_691_ap_ready,
        wt_mem_0_V_address0 => grp_bin_dense_fu_691_wt_mem_0_V_address0,
        wt_mem_0_V_ce0 => grp_bin_dense_fu_691_wt_mem_0_V_ce0,
        wt_mem_0_V_q0 => wt_mem_V_0_q0,
        wt_mem_1_V_address0 => grp_bin_dense_fu_691_wt_mem_1_V_address0,
        wt_mem_1_V_ce0 => grp_bin_dense_fu_691_wt_mem_1_V_ce0,
        wt_mem_1_V_q0 => wt_mem_V_1_q0,
        kh_mem_V_address0 => grp_bin_dense_fu_691_kh_mem_V_address0,
        kh_mem_V_ce0 => grp_bin_dense_fu_691_kh_mem_V_ce0,
        kh_mem_V_q0 => kh_mem_V_q0,
        dmem_0_0_V_address0 => grp_bin_dense_fu_691_dmem_0_0_V_address0,
        dmem_0_0_V_ce0 => grp_bin_dense_fu_691_dmem_0_0_V_ce0,
        dmem_0_0_V_we0 => grp_bin_dense_fu_691_dmem_0_0_V_we0,
        dmem_0_0_V_d0 => grp_bin_dense_fu_691_dmem_0_0_V_d0,
        dmem_0_0_V_q0 => dmem_V_0_0_q0,
        dmem_0_1_V_address0 => grp_bin_dense_fu_691_dmem_0_1_V_address0,
        dmem_0_1_V_ce0 => grp_bin_dense_fu_691_dmem_0_1_V_ce0,
        dmem_0_1_V_we0 => grp_bin_dense_fu_691_dmem_0_1_V_we0,
        dmem_0_1_V_d0 => grp_bin_dense_fu_691_dmem_0_1_V_d0,
        dmem_0_1_V_q0 => dmem_V_0_1_q0,
        dmem_1_0_V_address0 => grp_bin_dense_fu_691_dmem_1_0_V_address0,
        dmem_1_0_V_ce0 => grp_bin_dense_fu_691_dmem_1_0_V_ce0,
        dmem_1_0_V_we0 => grp_bin_dense_fu_691_dmem_1_0_V_we0,
        dmem_1_0_V_d0 => grp_bin_dense_fu_691_dmem_1_0_V_d0,
        dmem_1_0_V_q0 => dmem_V_1_0_q0,
        dmem_1_1_V_address0 => grp_bin_dense_fu_691_dmem_1_1_V_address0,
        dmem_1_1_V_ce0 => grp_bin_dense_fu_691_dmem_1_1_V_ce0,
        dmem_1_1_V_we0 => grp_bin_dense_fu_691_dmem_1_1_V_we0,
        dmem_1_1_V_d0 => grp_bin_dense_fu_691_dmem_1_1_V_d0,
        dmem_1_1_V_q0 => dmem_V_1_1_q0,
        layer_type_V => layer_type_V_reg_1519,
        d_i_idx_V => dmem_mode_V,
        d_o_idx_V => d_o_idx_V_reg_1527,
        o_index_V => reg_737,
        n_inputs => n_inputs_V,
        n_outputs => n_outputs_V);

    top_mac_muladd_15bgk_U93 : component top_mac_muladd_15bgk
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 15,
        din1_WIDTH => 5,
        din2_WIDTH => 10,
        dout_WIDTH => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1461_p0,
        din1 => grp_fu_1461_p1,
        din2 => grp_fu_1461_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_1461_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((ap_const_lv1_0 = exitcond1_fu_828_p2)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond1_fu_828_p2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                elsif ((((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((ap_const_lv1_0 = exitcond1_fu_828_p2))))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not((ap_const_lv1_0 = tmp_6_fu_975_p2)))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_lv1_0 = tmp_6_fu_975_p2))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and not((ap_const_lv1_0 = tmp_6_fu_975_p2))))) then 
                    ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and not((ap_const_lv1_0 = tmp_9_fu_1011_p2)))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_lv1_0 = tmp_9_fu_1011_p2))) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state7)) or ((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and not((ap_const_lv1_0 = tmp_9_fu_1011_p2))))) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((ap_const_lv1_0 = exitcond_fu_1275_p2)))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((ap_const_lv1_1 = ap_CS_fsm_state11) and not((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_logic_0 = grp_bin_dense_fu_691_ap_done)) or (not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_logic_0 = grp_fp_conv_fu_667_ap_done)))) and ((tmp_3_reg_1547 = ap_const_lv1_0) or not((ap_const_lv1_0 = tmp_5_reg_1556)) or (ap_const_lv1_0 = tmp_20_fu_1032_p2)))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_lv1_0 = exitcond_fu_1275_p2))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_1;
                elsif ((((ap_const_lv1_1 = ap_CS_fsm_state11) and not((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_logic_0 = grp_bin_dense_fu_691_ap_done)) or (not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_logic_0 = grp_fp_conv_fu_667_ap_done)))) and ((tmp_3_reg_1547 = ap_const_lv1_0) or not((ap_const_lv1_0 = tmp_5_reg_1556)) or (ap_const_lv1_0 = tmp_20_fu_1032_p2))) or ((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and not((ap_const_lv1_0 = exitcond_fu_1275_p2))))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter3 <= ap_const_logic_0;
            else
                ap_enable_reg_pp3_iter3 <= ap_enable_reg_pp3_iter2;
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter4 <= ap_const_logic_0;
            else
                ap_enable_reg_pp3_iter4 <= ap_enable_reg_pp3_iter3;
            end if;
        end if;
    end process;


    ap_reg_grp_bin_conv_fu_637_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_bin_conv_fu_637_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_state13))) then 
                    ap_reg_grp_bin_conv_fu_637_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_bin_conv_fu_637_ap_ready)) then 
                    ap_reg_grp_bin_conv_fu_637_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_bin_dense_fu_691_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_bin_dense_fu_691_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_state10) and (tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556))) then 
                    ap_reg_grp_bin_dense_fu_691_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_bin_dense_fu_691_ap_ready)) then 
                    ap_reg_grp_bin_dense_fu_691_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_fp_conv_fu_667_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_fp_conv_fu_667_ap_start <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_state10) and not((ap_const_lv1_0 = tmp_5_reg_1556)))) then 
                    ap_reg_grp_fp_conv_fu_667_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_fp_conv_fu_667_ap_ready)) then 
                    ap_reg_grp_fp_conv_fu_667_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    kh_index_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state14) and not((ap_const_logic_0 = grp_bin_conv_fu_637_ap_done)))) then 
                kh_index_V <= tmp_22_fu_1251_p2;
            elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11) and not((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_logic_0 = grp_bin_dense_fu_691_ap_done)) or (not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_logic_0 = grp_fp_conv_fu_667_ap_done)))))) then 
                kh_index_V <= tmp_17_fu_1068_p2;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = tmp_32_fu_753_p1)))) then 
                kh_index_V <= ap_const_lv16_0;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and (ap_const_lv1_0 = tmp_32_fu_753_p1))) then 
                kh_index_V <= p_Result_s_fu_762_p1;
            end if; 
        end if;
    end process;

    o_index_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state14) and not((ap_const_logic_0 = grp_bin_conv_fu_637_ap_done)))) then 
                o_index_V <= tmp_23_fu_1263_p2;
            elsif (((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11) and not((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_logic_0 = grp_bin_dense_fu_691_ap_done)) or (not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_logic_0 = grp_fp_conv_fu_667_ap_done))))) or ((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11) and not((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_logic_0 = grp_bin_dense_fu_691_ap_done)) or (not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_logic_0 = grp_fp_conv_fu_667_ap_done))))))) then 
                o_index_V <= grp_fu_726_p2;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)) and not((ap_const_lv1_0 = tmp_32_fu_753_p1)))) then 
                o_index_V <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_0579_2_reg_613_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_reg_1713))) then 
                p_0579_2_reg_613 <= p_3_reg_1739;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state11) and not((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_logic_0 = grp_bin_dense_fu_691_ap_done)) or (not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_logic_0 = grp_fp_conv_fu_667_ap_done)))) and ((tmp_3_reg_1547 = ap_const_lv1_0) or not((ap_const_lv1_0 = tmp_5_reg_1556)) or (ap_const_lv1_0 = tmp_20_fu_1032_p2)))) then 
                p_0579_2_reg_613 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    p_0583_2_reg_602_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_fu_1275_p2))) then 
                p_0583_2_reg_602 <= p_0583_2_46_fu_1325_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state11) and not((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_logic_0 = grp_bin_dense_fu_691_ap_done)) or (not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_logic_0 = grp_fp_conv_fu_667_ap_done)))) and ((tmp_3_reg_1547 = ap_const_lv1_0) or not((ap_const_lv1_0 = tmp_5_reg_1556)) or (ap_const_lv1_0 = tmp_20_fu_1032_p2)))) then 
                p_0583_2_reg_602 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_1_reg_536_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_fu_828_p2))) then 
                p_1_reg_536 <= p_s_fu_938_p3;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                p_1_reg_536 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_2_reg_547_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_fu_828_p2))) then 
                p_2_reg_547 <= p_s_42_fu_946_p3;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                p_2_reg_547 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    p_4_reg_558_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_fu_828_p2))) then 
                p_4_reg_558 <= i_V_2_fu_833_p2;
            elsif (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then 
                p_4_reg_558 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_5_reg_569_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state4))) then 
                p_5_reg_569 <= ap_const_lv13_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0) and (ap_const_lv1_0 = tmp_6_fu_975_p2))) then 
                p_5_reg_569 <= i_V_fu_981_p2;
            end if; 
        end if;
    end process;

    p_6_reg_580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state7))) then 
                p_6_reg_580 <= ap_const_lv7_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0) and (ap_const_lv1_0 = tmp_9_fu_1011_p2))) then 
                p_6_reg_580 <= i_V_1_fu_1017_p2;
            end if; 
        end if;
    end process;

    p_7_reg_591_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state10) and (ap_const_lv1_0 = tmp_5_reg_1556) and not((tmp_3_reg_1547 = ap_const_lv1_0)))) then 
                p_7_reg_591 <= ap_const_lv10_0;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state14) and not((ap_const_logic_0 = grp_bin_conv_fu_637_ap_done)))) then 
                p_7_reg_591 <= i_V_3_reg_1667;
            end if; 
        end if;
    end process;

    p_8_reg_625_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_reg_1713))) then 
                p_8_reg_625 <= i_V_4_reg_1717;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_state11) and not((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_logic_0 = grp_bin_dense_fu_691_ap_done)) or (not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_logic_0 = grp_fp_conv_fu_667_ap_done)))) and ((tmp_3_reg_1547 = ap_const_lv1_0) or not((ap_const_lv1_0 = tmp_5_reg_1556)) or (ap_const_lv1_0 = tmp_20_fu_1032_p2)))) then 
                p_8_reg_625 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_9_reg_525_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then
                if (not((ap_const_lv1_0 = tmp_32_fu_753_p1))) then 
                    p_9_reg_525 <= ap_const_lv1_0;
                elsif ((ap_const_lv1_0 = tmp_32_fu_753_p1)) then 
                    p_9_reg_525 <= tmp_33_fu_757_p1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0))) then
                ap_pipeline_reg_pp3_iter1_p_8_reg_625 <= p_8_reg_625;
                ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727 <= tmp_43_reg_1727;
                exitcond_reg_1713 <= exitcond_fu_1275_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_const_boolean_1)) then
                ap_pipeline_reg_pp3_iter2_p_8_reg_625 <= ap_pipeline_reg_pp3_iter1_p_8_reg_625;
                ap_pipeline_reg_pp3_iter2_tmp_43_reg_1727 <= ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727;
                ap_pipeline_reg_pp3_iter3_p_8_reg_625 <= ap_pipeline_reg_pp3_iter2_p_8_reg_625;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state11) and not((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_logic_0 = grp_bin_dense_fu_691_ap_done)) or (not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_logic_0 = grp_fp_conv_fu_667_ap_done)))) and ((tmp_3_reg_1547 = ap_const_lv1_0) or not((ap_const_lv1_0 = tmp_5_reg_1556)) or (ap_const_lv1_0 = tmp_20_fu_1032_p2)))) then
                brmerge1_reg_1699 <= brmerge1_fu_1136_p2;
                    rhs_V_1_cast_reg_1689(4 downto 0) <= rhs_V_1_cast_fu_1104_p1(4 downto 0);
                    tmp_32_cast_reg_1694(4 downto 0) <= tmp_32_cast_fu_1108_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_state1 = ap_const_lv1_1) and not((ap_start = ap_const_logic_0)))) then
                d_o_idx_V_reg_1527 <= d_o_idx_V_fu_784_p2;
                layer_type_V_reg_1519 <= layer_mode_V(2 downto 1);
                tmp_3_reg_1547 <= tmp_3_fu_812_p2;
                    tmp_4_cast_reg_1551(4 downto 0) <= tmp_4_cast_fu_818_p1(4 downto 0);
                tmp_5_reg_1556 <= tmp_5_fu_822_p2;
                    tmp_cast1_reg_1536(2 downto 1) <= tmp_cast1_fu_798_p1(2 downto 1);
                words_per_image_V_reg_1541 <= words_per_image_V_fu_806_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = tmp_5_reg_1556) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_lv1_1 = ap_CS_fsm_state11) and not((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_logic_0 = grp_bin_dense_fu_691_ap_done)) or (not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_logic_0 = grp_fp_conv_fu_667_ap_done)))))) then
                i_V_3_reg_1667 <= i_V_3_fu_1037_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0))) then
                i_V_4_reg_1717 <= i_V_4_fu_1280_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_state12))) then
                nc_V_reg_1703 <= nc_V_fu_1243_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (not((ap_const_lv1_0 = brmerge1_reg_1699))) then
                newSel5_reg_1794 <= newSel5_fu_1443_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_lv1_0 = brmerge1_reg_1699)) then
                newSel8_reg_1789 <= newSel8_fu_1400_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = tmp_5_reg_1556) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_lv1_1 = ap_CS_fsm_state11) and not((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_logic_0 = grp_bin_dense_fu_691_ap_done)) or (not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_logic_0 = grp_fp_conv_fu_667_ap_done)))) and not((ap_const_lv1_0 = tmp_20_fu_1032_p2)))) then
                off_V_reg_1677 <= off_V_fu_1058_p1;
                this_assign_1_reg_1684 <= this_assign_1_fu_1062_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter0) and (ap_const_lv1_0 = exitcond_fu_1275_p2))) then
                p_3_reg_1739 <= p_3_fu_1333_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond1_fu_828_p2))) then
                r_V_10_reg_1569 <= r_V_10_fu_839_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond1_fu_828_p2) and not((tmp_3_reg_1547 = ap_const_lv1_0)))) then
                r_V_3_reg_1597 <= r_V_3_fu_902_p2;
                tmp_35_reg_1607 <= tmp_35_fu_913_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond1_fu_828_p2))) then
                r_V_6_reg_1574 <= p_4_reg_558(15 downto 1);
                tmp_38_reg_1584 <= tmp_38_fu_858_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_lv1_0 = brmerge1_reg_1699) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1))) then
                r_V_9_reg_1744 <= grp_fu_1461_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_lv1_0 = tmp_6_fu_975_p2))) then
                r_V_reg_1630 <= p_5_reg_569(12 downto 1);
                tmp_36_reg_1640 <= tmp_36_fu_1002_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_state10) and (tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556)) or ((ap_const_lv1_1 = ap_CS_fsm_state10) and not((ap_const_lv1_0 = tmp_5_reg_1556))))) then
                reg_737 <= o_index_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_lv1_0 = tmp_9_fu_1011_p2))) then
                    tmp_16_reg_1653(6 downto 0) <= tmp_16_fu_1023_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = exitcond1_fu_828_p2))) then
                tmp_37_reg_1593 <= p_4_reg_558(10 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_lv1_0 = exitcond_fu_1275_p2) and (ap_const_lv1_0 = brmerge1_reg_1699))) then
                tmp_43_reg_1727 <= tmp_43_fu_1300_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0))) then
                tmp_9_reg_1644 <= tmp_9_fu_1011_p2;
            end if;
        end if;
    end process;
    tmp_cast1_reg_1536(0) <= '0';
    tmp_cast1_reg_1536(15 downto 3) <= "0000000000000";
    tmp_4_cast_reg_1551(10 downto 5) <= "000000";
    tmp_16_reg_1653(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    rhs_V_1_cast_reg_1689(19 downto 5) <= "000000000000000";
    tmp_32_cast_reg_1694(10 downto 5) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, tmp_3_reg_1547, tmp_5_reg_1556, exitcond1_fu_828_p2, ap_enable_reg_pp0_iter0, tmp_6_fu_975_p2, ap_enable_reg_pp1_iter0, tmp_9_fu_1011_p2, ap_enable_reg_pp2_iter0, tmp_20_fu_1032_p2, grp_bin_dense_fu_691_ap_done, grp_fp_conv_fu_667_ap_done, exitcond_fu_1275_p2, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1, ap_enable_reg_pp3_iter3, ap_enable_reg_pp3_iter4, grp_bin_conv_fu_637_ap_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_const_lv1_0 = exitcond1_fu_828_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp1_iter0) and not((ap_const_lv1_0 = tmp_6_fu_975_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((ap_const_logic_1 = ap_enable_reg_pp2_iter0) and not((ap_const_lv1_0 = tmp_9_fu_1011_p2))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if ((not((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_logic_0 = grp_bin_dense_fu_691_ap_done)) or (not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_logic_0 = grp_fp_conv_fu_667_ap_done)))) and ((tmp_3_reg_1547 = ap_const_lv1_0) or not((ap_const_lv1_0 = tmp_5_reg_1556)) or (ap_const_lv1_0 = tmp_20_fu_1032_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((ap_const_lv1_0 = tmp_5_reg_1556) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and not((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_logic_0 = grp_bin_dense_fu_691_ap_done)) or (not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_logic_0 = grp_fp_conv_fu_667_ap_done)))) and not((ap_const_lv1_0 = tmp_20_fu_1032_p2)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (not((ap_const_logic_0 = grp_bin_conv_fu_637_ap_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp3_iter4) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter3)))) and not(((ap_const_logic_1 = ap_enable_reg_pp3_iter0) and not((ap_const_lv1_0 = exitcond_fu_1275_p2)) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter1)))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((ap_const_logic_1 = ap_enable_reg_pp3_iter0) and not((ap_const_lv1_0 = exitcond_fu_1275_p2)) and not((ap_const_logic_1 = ap_enable_reg_pp3_iter1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(5 downto 5);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(11 downto 11);
    ap_CS_fsm_state1 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_state10 <= ap_CS_fsm(6 downto 6);
    ap_CS_fsm_state11 <= ap_CS_fsm(7 downto 7);
    ap_CS_fsm_state12 <= ap_CS_fsm(8 downto 8);
    ap_CS_fsm_state13 <= ap_CS_fsm(9 downto 9);
    ap_CS_fsm_state14 <= ap_CS_fsm(10 downto 10);
    ap_CS_fsm_state20 <= ap_CS_fsm(12 downto 12);
    ap_CS_fsm_state4 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4 downto 4);

    ap_condition_254_assign_proc : process(exitcond1_fu_828_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
                ap_condition_254 <= ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_fu_828_p2));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state20)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state20))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_state1 = ap_const_lv1_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state20)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_state20))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge1_fu_1136_p2 <= (tmp_41_fu_1123_p3 or brmerge_not_fu_1130_p2);
    brmerge_fu_1117_p2 <= (tmp_55_not_fu_1112_p2 or tmp_25_fu_1079_p2);
    brmerge_not_fu_1130_p2 <= (brmerge_fu_1117_p2 xor ap_const_lv1_1);
    d_o_idx_V_fu_784_p2 <= (dmem_mode_V xor ap_const_lv1_1);

    dmem_V_0_0_address0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, brmerge1_reg_1699, ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727, ap_enable_reg_pp0_iter1, ap_enable_reg_pp3_iter2, grp_bin_conv_fu_637_dmem_0_0_V_address0, grp_fp_conv_fu_667_dmem_0_0_V_address0, grp_bin_dense_fu_691_dmem_0_0_V_address0, ap_CS_fsm_state14, tmp_13_fu_954_p1, tmp_11_fu_961_p1, tmp_2_fu_968_p1, tmp_30_fu_1345_p1, tmp_28_fu_1362_p1)
    begin
        if ((not((ap_const_lv1_0 = brmerge1_reg_1699)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
            dmem_V_0_0_address0 <= tmp_28_fu_1362_p1(10 - 1 downto 0);
        elsif (((ap_const_lv1_0 = brmerge1_reg_1699) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
            dmem_V_0_0_address0 <= tmp_30_fu_1345_p1(10 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and (ap_const_lv1_0 = tmp_35_reg_1607))) then 
            dmem_V_0_0_address0 <= tmp_2_fu_968_p1(10 - 1 downto 0);
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and (ap_const_lv1_0 = tmp_37_reg_1593))) then 
            dmem_V_0_0_address0 <= tmp_11_fu_961_p1(10 - 1 downto 0);
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and (ap_const_lv1_0 = tmp_38_reg_1584))) then 
            dmem_V_0_0_address0 <= tmp_13_fu_954_p1(10 - 1 downto 0);
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_0_address0 <= grp_bin_dense_fu_691_dmem_0_0_V_address0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_0_address0 <= grp_fp_conv_fu_667_dmem_0_0_V_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_0_0_address0 <= grp_bin_conv_fu_637_dmem_0_0_V_address0;
        else 
            dmem_V_0_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    dmem_V_0_0_ce0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, brmerge1_reg_1699, ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727, ap_enable_reg_pp0_iter1, ap_enable_reg_pp3_iter2, grp_bin_conv_fu_637_dmem_0_0_V_ce0, grp_fp_conv_fu_667_dmem_0_0_V_ce0, grp_bin_dense_fu_691_dmem_0_0_V_ce0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_lv1_0 = brmerge1_reg_1699) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2)) or (not((ap_const_lv1_0 = brmerge1_reg_1699)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2)) or ((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and (ap_const_lv1_0 = tmp_38_reg_1584)) or ((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and (ap_const_lv1_0 = tmp_37_reg_1593)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and (ap_const_lv1_0 = tmp_35_reg_1607)))) then 
            dmem_V_0_0_ce0 <= ap_const_logic_1;
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_0_ce0 <= grp_bin_dense_fu_691_dmem_0_0_V_ce0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_0_ce0 <= grp_fp_conv_fu_667_dmem_0_0_V_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_0_0_ce0 <= grp_bin_conv_fu_637_dmem_0_0_V_ce0;
        else 
            dmem_V_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_0_0_d0_assign_proc : process(dmem_i_V_q0, tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, ap_enable_reg_pp0_iter1, grp_bin_conv_fu_637_dmem_0_0_V_d0, grp_fp_conv_fu_667_dmem_0_0_V_d0, grp_bin_dense_fu_691_dmem_0_0_V_d0, ap_CS_fsm_state14)
    begin
        if ((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and (ap_const_lv1_0 = tmp_38_reg_1584)) or ((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and (ap_const_lv1_0 = tmp_37_reg_1593)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and (ap_const_lv1_0 = tmp_35_reg_1607)))) then 
            dmem_V_0_0_d0 <= dmem_i_V_q0;
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_0_d0 <= grp_bin_dense_fu_691_dmem_0_0_V_d0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_0_d0 <= grp_fp_conv_fu_667_dmem_0_0_V_d0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_0_0_d0 <= grp_bin_conv_fu_637_dmem_0_0_V_d0;
        else 
            dmem_V_0_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dmem_V_0_0_we0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, ap_enable_reg_pp0_iter1, grp_bin_conv_fu_637_dmem_0_0_V_we0, grp_fp_conv_fu_667_dmem_0_0_V_we0, grp_bin_dense_fu_691_dmem_0_0_V_we0, ap_CS_fsm_state14)
    begin
        if ((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and (ap_const_lv1_0 = tmp_38_reg_1584)) or ((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and (ap_const_lv1_0 = tmp_37_reg_1593)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and (ap_const_lv1_0 = tmp_35_reg_1607)))) then 
            dmem_V_0_0_we0 <= ap_const_logic_1;
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_0_we0 <= grp_bin_dense_fu_691_dmem_0_0_V_we0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_0_we0 <= grp_fp_conv_fu_667_dmem_0_0_V_we0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_0_0_we0 <= grp_bin_conv_fu_637_dmem_0_0_V_we0;
        else 
            dmem_V_0_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_0_1_address0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, brmerge1_reg_1699, ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727, ap_enable_reg_pp0_iter1, ap_enable_reg_pp3_iter2, grp_bin_conv_fu_637_dmem_0_1_V_address0, grp_fp_conv_fu_667_dmem_0_1_V_address0, grp_bin_dense_fu_691_dmem_0_1_V_address0, ap_CS_fsm_state14, tmp_13_fu_954_p1, tmp_11_fu_961_p1, tmp_2_fu_968_p1, tmp_30_fu_1345_p1, tmp_28_fu_1362_p1)
    begin
        if ((not((ap_const_lv1_0 = brmerge1_reg_1699)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
            dmem_V_0_1_address0 <= tmp_28_fu_1362_p1(10 - 1 downto 0);
        elsif (((ap_const_lv1_0 = brmerge1_reg_1699) and not((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
            dmem_V_0_1_address0 <= tmp_30_fu_1345_p1(10 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and not((ap_const_lv1_0 = tmp_35_reg_1607)))) then 
            dmem_V_0_1_address0 <= tmp_2_fu_968_p1(10 - 1 downto 0);
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and not((ap_const_lv1_0 = tmp_37_reg_1593)))) then 
            dmem_V_0_1_address0 <= tmp_11_fu_961_p1(10 - 1 downto 0);
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and not((ap_const_lv1_0 = tmp_38_reg_1584)))) then 
            dmem_V_0_1_address0 <= tmp_13_fu_954_p1(10 - 1 downto 0);
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_1_address0 <= grp_bin_dense_fu_691_dmem_0_1_V_address0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_1_address0 <= grp_fp_conv_fu_667_dmem_0_1_V_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_0_1_address0 <= grp_bin_conv_fu_637_dmem_0_1_V_address0;
        else 
            dmem_V_0_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    dmem_V_0_1_ce0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, brmerge1_reg_1699, ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727, ap_enable_reg_pp0_iter1, ap_enable_reg_pp3_iter2, grp_bin_conv_fu_637_dmem_0_1_V_ce0, grp_fp_conv_fu_667_dmem_0_1_V_ce0, grp_bin_dense_fu_691_dmem_0_1_V_ce0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_lv1_0 = brmerge1_reg_1699) and not((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2)) or (not((ap_const_lv1_0 = brmerge1_reg_1699)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2)) or ((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and not((ap_const_lv1_0 = tmp_38_reg_1584))) or ((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and not((ap_const_lv1_0 = tmp_37_reg_1593))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and not((ap_const_lv1_0 = tmp_35_reg_1607))))) then 
            dmem_V_0_1_ce0 <= ap_const_logic_1;
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_1_ce0 <= grp_bin_dense_fu_691_dmem_0_1_V_ce0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_1_ce0 <= grp_fp_conv_fu_667_dmem_0_1_V_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_0_1_ce0 <= grp_bin_conv_fu_637_dmem_0_1_V_ce0;
        else 
            dmem_V_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_0_1_d0_assign_proc : process(dmem_i_V_q0, tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, ap_enable_reg_pp0_iter1, grp_bin_conv_fu_637_dmem_0_1_V_d0, grp_fp_conv_fu_667_dmem_0_1_V_d0, grp_bin_dense_fu_691_dmem_0_1_V_d0, ap_CS_fsm_state14)
    begin
        if ((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and not((ap_const_lv1_0 = tmp_38_reg_1584))) or ((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and not((ap_const_lv1_0 = tmp_37_reg_1593))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and not((ap_const_lv1_0 = tmp_35_reg_1607))))) then 
            dmem_V_0_1_d0 <= dmem_i_V_q0;
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_1_d0 <= grp_bin_dense_fu_691_dmem_0_1_V_d0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_1_d0 <= grp_fp_conv_fu_667_dmem_0_1_V_d0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_0_1_d0 <= grp_bin_conv_fu_637_dmem_0_1_V_d0;
        else 
            dmem_V_0_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dmem_V_0_1_we0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, ap_enable_reg_pp0_iter1, grp_bin_conv_fu_637_dmem_0_1_V_we0, grp_fp_conv_fu_667_dmem_0_1_V_we0, grp_bin_dense_fu_691_dmem_0_1_V_we0, ap_CS_fsm_state14)
    begin
        if ((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and not((ap_const_lv1_0 = tmp_38_reg_1584))) or ((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and not((ap_const_lv1_0 = tmp_37_reg_1593))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2) and not((ap_const_lv1_0 = tmp_35_reg_1607))))) then 
            dmem_V_0_1_we0 <= ap_const_logic_1;
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_1_we0 <= grp_bin_dense_fu_691_dmem_0_1_V_we0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_0_1_we0 <= grp_fp_conv_fu_667_dmem_0_1_V_we0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_0_1_we0 <= grp_bin_conv_fu_637_dmem_0_1_V_we0;
        else 
            dmem_V_0_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_1_0_address0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, brmerge1_reg_1699, ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727, ap_enable_reg_pp0_iter1, ap_enable_reg_pp3_iter2, grp_bin_conv_fu_637_dmem_1_0_V_address0, grp_fp_conv_fu_667_dmem_1_0_V_address0, grp_bin_dense_fu_691_dmem_1_0_V_address0, ap_CS_fsm_state14, tmp_13_fu_954_p1, tmp_11_fu_961_p1, tmp_2_fu_968_p1, tmp_30_fu_1345_p1, tmp_28_fu_1362_p1)
    begin
        if ((not((ap_const_lv1_0 = brmerge1_reg_1699)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
            dmem_V_1_0_address0 <= tmp_28_fu_1362_p1(10 - 1 downto 0);
        elsif (((ap_const_lv1_0 = brmerge1_reg_1699) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
            dmem_V_1_0_address0 <= tmp_30_fu_1345_p1(10 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_35_reg_1607) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2)))) then 
            dmem_V_1_0_address0 <= tmp_2_fu_968_p1(10 - 1 downto 0);
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_37_reg_1593) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2)))) then 
            dmem_V_1_0_address0 <= tmp_11_fu_961_p1(10 - 1 downto 0);
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_38_reg_1584) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2)))) then 
            dmem_V_1_0_address0 <= tmp_13_fu_954_p1(10 - 1 downto 0);
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_0_address0 <= grp_bin_dense_fu_691_dmem_1_0_V_address0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_0_address0 <= grp_fp_conv_fu_667_dmem_1_0_V_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_1_0_address0 <= grp_bin_conv_fu_637_dmem_1_0_V_address0;
        else 
            dmem_V_1_0_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    dmem_V_1_0_ce0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, brmerge1_reg_1699, ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727, ap_enable_reg_pp0_iter1, ap_enable_reg_pp3_iter2, grp_bin_conv_fu_637_dmem_1_0_V_ce0, grp_fp_conv_fu_667_dmem_1_0_V_ce0, grp_bin_dense_fu_691_dmem_1_0_V_ce0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_lv1_0 = brmerge1_reg_1699) and (ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2)) or (not((ap_const_lv1_0 = brmerge1_reg_1699)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2)) or ((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_38_reg_1584) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))) or ((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_37_reg_1593) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_35_reg_1607) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))))) then 
            dmem_V_1_0_ce0 <= ap_const_logic_1;
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_0_ce0 <= grp_bin_dense_fu_691_dmem_1_0_V_ce0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_0_ce0 <= grp_fp_conv_fu_667_dmem_1_0_V_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_1_0_ce0 <= grp_bin_conv_fu_637_dmem_1_0_V_ce0;
        else 
            dmem_V_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_1_0_d0_assign_proc : process(dmem_i_V_q0, tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, ap_enable_reg_pp0_iter1, grp_bin_conv_fu_637_dmem_1_0_V_d0, grp_fp_conv_fu_667_dmem_1_0_V_d0, grp_bin_dense_fu_691_dmem_1_0_V_d0, ap_CS_fsm_state14)
    begin
        if ((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_38_reg_1584) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))) or ((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_37_reg_1593) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_35_reg_1607) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))))) then 
            dmem_V_1_0_d0 <= dmem_i_V_q0;
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_0_d0 <= grp_bin_dense_fu_691_dmem_1_0_V_d0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_0_d0 <= grp_fp_conv_fu_667_dmem_1_0_V_d0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_1_0_d0 <= grp_bin_conv_fu_637_dmem_1_0_V_d0;
        else 
            dmem_V_1_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dmem_V_1_0_we0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, ap_enable_reg_pp0_iter1, grp_bin_conv_fu_637_dmem_1_0_V_we0, grp_fp_conv_fu_667_dmem_1_0_V_we0, grp_bin_dense_fu_691_dmem_1_0_V_we0, ap_CS_fsm_state14)
    begin
        if ((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_38_reg_1584) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))) or ((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_37_reg_1593) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and (ap_const_lv1_0 = tmp_35_reg_1607) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))))) then 
            dmem_V_1_0_we0 <= ap_const_logic_1;
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_0_we0 <= grp_bin_dense_fu_691_dmem_1_0_V_we0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_0_we0 <= grp_fp_conv_fu_667_dmem_1_0_V_we0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_1_0_we0 <= grp_bin_conv_fu_637_dmem_1_0_V_we0;
        else 
            dmem_V_1_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_1_1_address0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, brmerge1_reg_1699, ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727, ap_enable_reg_pp0_iter1, ap_enable_reg_pp3_iter2, grp_bin_conv_fu_637_dmem_1_1_V_address0, grp_fp_conv_fu_667_dmem_1_1_V_address0, grp_bin_dense_fu_691_dmem_1_1_V_address0, ap_CS_fsm_state14, tmp_13_fu_954_p1, tmp_11_fu_961_p1, tmp_2_fu_968_p1, tmp_30_fu_1345_p1, tmp_28_fu_1362_p1)
    begin
        if ((not((ap_const_lv1_0 = brmerge1_reg_1699)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
            dmem_V_1_1_address0 <= tmp_28_fu_1362_p1(10 - 1 downto 0);
        elsif (((ap_const_lv1_0 = brmerge1_reg_1699) and not((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2))) then 
            dmem_V_1_1_address0 <= tmp_30_fu_1345_p1(10 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = tmp_35_reg_1607)) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2)))) then 
            dmem_V_1_1_address0 <= tmp_2_fu_968_p1(10 - 1 downto 0);
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = tmp_37_reg_1593)) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2)))) then 
            dmem_V_1_1_address0 <= tmp_11_fu_961_p1(10 - 1 downto 0);
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = tmp_38_reg_1584)) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2)))) then 
            dmem_V_1_1_address0 <= tmp_13_fu_954_p1(10 - 1 downto 0);
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_1_address0 <= grp_bin_dense_fu_691_dmem_1_1_V_address0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_1_address0 <= grp_fp_conv_fu_667_dmem_1_1_V_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_1_1_address0 <= grp_bin_conv_fu_637_dmem_1_1_V_address0;
        else 
            dmem_V_1_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    dmem_V_1_1_ce0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, brmerge1_reg_1699, ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727, ap_enable_reg_pp0_iter1, ap_enable_reg_pp3_iter2, grp_bin_conv_fu_637_dmem_1_1_V_ce0, grp_fp_conv_fu_667_dmem_1_1_V_ce0, grp_bin_dense_fu_691_dmem_1_1_V_ce0, ap_CS_fsm_state14)
    begin
        if ((((ap_const_lv1_0 = brmerge1_reg_1699) and not((ap_const_lv1_0 = ap_pipeline_reg_pp3_iter1_tmp_43_reg_1727)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2)) or (not((ap_const_lv1_0 = brmerge1_reg_1699)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter2)) or ((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = tmp_38_reg_1584)) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))) or ((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = tmp_37_reg_1593)) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = tmp_35_reg_1607)) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))))) then 
            dmem_V_1_1_ce0 <= ap_const_logic_1;
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_1_ce0 <= grp_bin_dense_fu_691_dmem_1_1_V_ce0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_1_ce0 <= grp_fp_conv_fu_667_dmem_1_1_V_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_1_1_ce0 <= grp_bin_conv_fu_637_dmem_1_1_V_ce0;
        else 
            dmem_V_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_V_1_1_d0_assign_proc : process(dmem_i_V_q0, tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, ap_enable_reg_pp0_iter1, grp_bin_conv_fu_637_dmem_1_1_V_d0, grp_fp_conv_fu_667_dmem_1_1_V_d0, grp_bin_dense_fu_691_dmem_1_1_V_d0, ap_CS_fsm_state14)
    begin
        if ((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = tmp_38_reg_1584)) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))) or ((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = tmp_37_reg_1593)) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = tmp_35_reg_1607)) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))))) then 
            dmem_V_1_1_d0 <= dmem_i_V_q0;
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_1_d0 <= grp_bin_dense_fu_691_dmem_1_1_V_d0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_1_d0 <= grp_fp_conv_fu_667_dmem_1_1_V_d0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_1_1_d0 <= grp_bin_conv_fu_637_dmem_1_1_V_d0;
        else 
            dmem_V_1_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dmem_V_1_1_we0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, dmem_mode_V_read_read_fu_190_p2, ap_CS_fsm_pp0_stage0, tmp_38_reg_1584, tmp_37_reg_1593, tmp_35_reg_1607, ap_CS_fsm_state11, ap_enable_reg_pp0_iter1, grp_bin_conv_fu_637_dmem_1_1_V_we0, grp_fp_conv_fu_667_dmem_1_1_V_we0, grp_bin_dense_fu_691_dmem_1_1_V_we0, ap_CS_fsm_state14)
    begin
        if ((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = tmp_38_reg_1584)) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))) or ((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = tmp_37_reg_1593)) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter1) and not((ap_const_lv1_0 = tmp_35_reg_1607)) and not((ap_const_lv1_0 = dmem_mode_V_read_read_fu_190_p2))))) then 
            dmem_V_1_1_we0 <= ap_const_logic_1;
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_1_we0 <= grp_bin_dense_fu_691_dmem_1_1_V_we0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            dmem_V_1_1_we0 <= grp_fp_conv_fu_667_dmem_1_1_V_we0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            dmem_V_1_1_we0 <= grp_bin_conv_fu_637_dmem_1_1_V_we0;
        else 
            dmem_V_1_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_i_V_address0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, tmp_14_fu_853_p1, tmp_12_fu_862_p1, tmp_4_fu_908_p1, ap_condition_254)
    begin
        if ((ap_condition_254 = ap_const_boolean_1)) then
            if (not((tmp_3_reg_1547 = ap_const_lv1_0))) then 
                dmem_i_V_address0 <= tmp_4_fu_908_p1(11 - 1 downto 0);
            elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)))) then 
                dmem_i_V_address0 <= tmp_12_fu_862_p1(11 - 1 downto 0);
            elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556))) then 
                dmem_i_V_address0 <= tmp_14_fu_853_p1(11 - 1 downto 0);
            else 
                dmem_i_V_address0 <= "XXXXXXXXXXX";
            end if;
        else 
            dmem_i_V_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    dmem_i_V_ce0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, exitcond1_fu_828_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if ((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_fu_828_p2)) or ((tmp_3_reg_1547 = ap_const_lv1_0) and not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_fu_828_p2)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_0 = exitcond1_fu_828_p2) and not((tmp_3_reg_1547 = ap_const_lv1_0))))) then 
            dmem_i_V_ce0 <= ap_const_logic_1;
        else 
            dmem_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dmem_mode_V_read_read_fu_190_p2 <= dmem_mode_V;

    dmem_o_V_address0_assign_proc : process(brmerge1_reg_1699, ap_enable_reg_pp3_iter4, tmp_29_fu_1451_p1, tmp_27_fu_1456_p1)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp3_iter4)) then
            if (not((ap_const_lv1_0 = brmerge1_reg_1699))) then 
                dmem_o_V_address0 <= tmp_27_fu_1456_p1(7 - 1 downto 0);
            elsif ((ap_const_lv1_0 = brmerge1_reg_1699)) then 
                dmem_o_V_address0 <= tmp_29_fu_1451_p1(7 - 1 downto 0);
            else 
                dmem_o_V_address0 <= "XXXXXXX";
            end if;
        else 
            dmem_o_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    dmem_o_V_ce0_assign_proc : process(brmerge1_reg_1699, ap_enable_reg_pp3_iter4)
    begin
        if ((((ap_const_lv1_0 = brmerge1_reg_1699) and (ap_const_logic_1 = ap_enable_reg_pp3_iter4)) or (not((ap_const_lv1_0 = brmerge1_reg_1699)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter4)))) then 
            dmem_o_V_ce0 <= ap_const_logic_1;
        else 
            dmem_o_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dmem_o_V_d0_assign_proc : process(brmerge1_reg_1699, newSel8_reg_1789, newSel5_reg_1794, ap_enable_reg_pp3_iter4)
    begin
        if ((ap_const_logic_1 = ap_enable_reg_pp3_iter4)) then
            if (not((ap_const_lv1_0 = brmerge1_reg_1699))) then 
                dmem_o_V_d0 <= newSel5_reg_1794;
            elsif ((ap_const_lv1_0 = brmerge1_reg_1699)) then 
                dmem_o_V_d0 <= newSel8_reg_1789;
            else 
                dmem_o_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            dmem_o_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dmem_o_V_we0_assign_proc : process(brmerge1_reg_1699, ap_enable_reg_pp3_iter4)
    begin
        if ((((ap_const_lv1_0 = brmerge1_reg_1699) and (ap_const_logic_1 = ap_enable_reg_pp3_iter4)) or (not((ap_const_lv1_0 = brmerge1_reg_1699)) and (ap_const_logic_1 = ap_enable_reg_pp3_iter4)))) then 
            dmem_o_V_we0 <= ap_const_logic_1;
        else 
            dmem_o_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_828_p2 <= "1" when (p_4_reg_558 = input_words_V) else "0";
    exitcond_fu_1275_p2 <= "1" when (p_8_phi_fu_629_p4 = output_words_V) else "0";
    grp_bin_conv_fu_637_ap_start <= ap_reg_grp_bin_conv_fu_637_ap_start;
    grp_bin_dense_fu_691_ap_start <= ap_reg_grp_bin_dense_fu_691_ap_start;
    grp_fp_conv_fu_667_ap_start <= ap_reg_grp_fp_conv_fu_667_ap_start;
    grp_fu_1461_p0 <= grp_fu_1461_p00(15 - 1 downto 0);
    grp_fu_1461_p00 <= std_logic_vector(resize(unsigned(r_V_1_fu_1286_p4),20));
    grp_fu_1461_p1 <= rhs_V_1_cast_reg_1689(5 - 1 downto 0);
    grp_fu_1461_p2 <= grp_fu_1461_p20(10 - 1 downto 0);
    grp_fu_1461_p20 <= std_logic_vector(resize(unsigned(p_0579_2_reg_613),20));
    grp_fu_726_p2 <= std_logic_vector(unsigned(o_index_V) + unsigned(n_outputs_V));
    i_V_1_fu_1017_p2 <= std_logic_vector(unsigned(p_6_reg_580) + unsigned(ap_const_lv7_1));
    i_V_2_fu_833_p2 <= std_logic_vector(unsigned(p_4_reg_558) + unsigned(ap_const_lv16_1));
    i_V_3_fu_1037_p2 <= std_logic_vector(unsigned(p_7_reg_591) + unsigned(ap_const_lv10_1));
    i_V_4_fu_1280_p2 <= std_logic_vector(unsigned(p_8_phi_fu_629_p4) + unsigned(ap_const_lv16_1));
    i_V_fu_981_p2 <= std_logic_vector(unsigned(p_5_reg_569) + unsigned(ap_const_lv13_1));
    img_idx_V_1_fu_1319_p2 <= std_logic_vector(unsigned(p_0583_2_reg_602) + unsigned(ap_const_lv16_1));
    img_idx_V_fu_932_p2 <= std_logic_vector(unsigned(p_1_reg_536) + unsigned(ap_const_lv16_1));
    img_off_V_1_fu_1304_p2 <= std_logic_vector(unsigned(p_0579_2_phi_fu_617_p4) + unsigned(ap_const_lv10_1));
    img_off_V_fu_917_p2 <= std_logic_vector(unsigned(p_2_reg_547) + unsigned(ap_const_lv10_1));
    kh_i_V_address0 <= tmp_16_fu_1023_p1(6 - 1 downto 0);

    kh_i_V_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter0))) then 
            kh_i_V_ce0 <= ap_const_logic_1;
        else 
            kh_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    kh_mem_V_address0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, ap_CS_fsm_pp2_stage0, tmp_16_reg_1653, tmp_20_fu_1032_p2, ap_CS_fsm_state11, ap_enable_reg_pp2_iter1, grp_fp_conv_fu_667_kh_mem_V_address0, grp_bin_dense_fu_691_kh_mem_V_address0, tmp_i_fu_1053_p1)
    begin
        if (((ap_const_lv1_0 = tmp_5_reg_1556) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_lv1_1 = ap_CS_fsm_state11) and not((ap_const_lv1_0 = tmp_20_fu_1032_p2)))) then 
            kh_mem_V_address0 <= tmp_i_fu_1053_p1(6 - 1 downto 0);
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1))) then 
            kh_mem_V_address0 <= tmp_16_reg_1653(6 - 1 downto 0);
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            kh_mem_V_address0 <= grp_bin_dense_fu_691_kh_mem_V_address0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            kh_mem_V_address0 <= grp_fp_conv_fu_667_kh_mem_V_address0;
        else 
            kh_mem_V_address0 <= "XXXXXX";
        end if; 
    end process;


    kh_mem_V_ce0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, ap_CS_fsm_pp2_stage0, tmp_20_fu_1032_p2, ap_CS_fsm_state11, grp_bin_dense_fu_691_ap_done, grp_fp_conv_fu_667_ap_done, ap_enable_reg_pp2_iter1, grp_fp_conv_fu_667_kh_mem_V_ce0, grp_bin_dense_fu_691_kh_mem_V_ce0)
    begin
        if ((((ap_const_lv1_0 = tmp_5_reg_1556) and not((tmp_3_reg_1547 = ap_const_lv1_0)) and (ap_const_lv1_1 = ap_CS_fsm_state11) and not((((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_logic_0 = grp_bin_dense_fu_691_ap_done)) or (not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_logic_0 = grp_fp_conv_fu_667_ap_done)))) and not((ap_const_lv1_0 = tmp_20_fu_1032_p2))) or ((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1)))) then 
            kh_mem_V_ce0 <= ap_const_logic_1;
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            kh_mem_V_ce0 <= grp_bin_dense_fu_691_kh_mem_V_ce0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            kh_mem_V_ce0 <= grp_fp_conv_fu_667_kh_mem_V_ce0;
        else 
            kh_mem_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    kh_mem_V_we0_assign_proc : process(tmp_9_reg_1644, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_enable_reg_pp2_iter1) and (ap_const_lv1_0 = tmp_9_reg_1644)))) then 
            kh_mem_V_we0 <= ap_const_logic_1;
        else 
            kh_mem_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    layer_type_V_fu_743_p4 <= layer_mode_V(2 downto 1);
    lhs_V_fu_894_p1 <= std_logic_vector(resize(unsigned(r_V_2_fu_889_p2),17));
    loc_V_1_fu_1156_p4 <= kh_mem_V_q0(31 downto 16);
    loc_V_2_fu_1171_p4 <= kh_mem_V_q0(47 downto 32);
    loc_V_3_fu_1181_p4 <= kh_mem_V_q0(63 downto 48);
    loc_V_fu_1147_p1 <= kh_mem_V_q0(16 - 1 downto 0);
    nc_V_fu_1243_p3 <= 
        newSel_fu_1221_p3 when (or_cond_fu_1229_p2(0) = '1') else 
        newSel1_fu_1235_p3;
    newSel1_fu_1235_p3 <= 
        loc_V_fu_1147_p1 when (tmp_42_i_fu_1142_p2(0) = '1') else 
        loc_V_3_fu_1181_p4;
    newSel3_fu_1427_p3 <= 
        dmem_V_1_1_q0 when (sel_tmp3_fu_1422_p2(0) = '1') else 
        dmem_V_0_1_q0;
    newSel4_fu_1435_p3 <= 
        dmem_V_0_0_q0 when (sel_tmp_fu_1417_p2(0) = '1') else 
        dmem_V_1_0_q0;
    newSel5_fu_1443_p3 <= 
        newSel3_fu_1427_p3 when (tmp_42_fu_1407_p1(0) = '1') else 
        newSel4_fu_1435_p3;
    newSel6_fu_1384_p3 <= 
        dmem_V_1_1_q0 when (sel_tmp8_fu_1380_p2(0) = '1') else 
        dmem_V_0_1_q0;
    newSel7_fu_1392_p3 <= 
        dmem_V_0_0_q0 when (sel_tmp5_fu_1375_p2(0) = '1') else 
        dmem_V_1_0_q0;
    newSel8_fu_1400_p3 <= 
        newSel6_fu_1384_p3 when (ap_pipeline_reg_pp3_iter2_tmp_43_reg_1727(0) = '1') else 
        newSel7_fu_1392_p3;
    newSel_fu_1221_p3 <= 
        loc_V_2_fu_1171_p4 when (sel_tmp7_fu_1215_p2(0) = '1') else 
        loc_V_1_fu_1156_p4;
    off_V_fu_1058_p1 <= kh_index_V(2 - 1 downto 0);
    or_cond_fu_1229_p2 <= (sel_tmp7_fu_1215_p2 or sel_tmp2_fu_1197_p2);

    p_0579_2_phi_fu_617_p4_assign_proc : process(p_0579_2_reg_613, ap_CS_fsm_pp3_stage0, exitcond_reg_1713, p_3_reg_1739, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_reg_1713))) then 
            p_0579_2_phi_fu_617_p4 <= p_3_reg_1739;
        else 
            p_0579_2_phi_fu_617_p4 <= p_0579_2_reg_613;
        end if; 
    end process;

    p_0583_2_46_fu_1325_p3 <= 
        img_idx_V_1_fu_1319_p2 when (tmp_31_fu_1314_p2(0) = '1') else 
        p_0583_2_reg_602;
    p_3_fu_1333_p3 <= 
        ap_const_lv10_0 when (tmp_31_fu_1314_p2(0) = '1') else 
        img_off_V_1_fu_1304_p2;

    p_8_phi_fu_629_p4_assign_proc : process(p_8_reg_625, ap_CS_fsm_pp3_stage0, exitcond_reg_1713, i_V_4_reg_1717, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_enable_reg_pp3_iter1) and (ap_const_lv1_0 = exitcond_reg_1713))) then 
            p_8_phi_fu_629_p4 <= i_V_4_reg_1717;
        else 
            p_8_phi_fu_629_p4 <= p_8_reg_625;
        end if; 
    end process;

    p_Result_s_fu_762_p1 <= std_logic_vector(resize(unsigned(tmp_33_fu_757_p1),16));
    p_s_42_fu_946_p3 <= 
        ap_const_lv10_0 when (tmp_24_fu_927_p2(0) = '1') else 
        img_off_V_fu_917_p2;
    p_s_fu_938_p3 <= 
        img_idx_V_fu_932_p2 when (tmp_24_fu_927_p2(0) = '1') else 
        p_1_reg_536;
    r_V_10_fu_839_p1 <= p_4_reg_558(10 - 1 downto 0);
    r_V_11_fu_885_p1 <= std_logic_vector(resize(unsigned(r_V_s_fu_875_p4),16));
    r_V_1_fu_1286_p4 <= p_0583_2_reg_602(15 downto 1);
    r_V_2_fu_889_p2 <= std_logic_vector(shift_left(unsigned(r_V_11_fu_885_p1),to_integer(unsigned('0' & tmp_cast1_reg_1536(16-1 downto 0)))));
    r_V_3_fu_902_p2 <= std_logic_vector(unsigned(rhs_V_fu_898_p1) + unsigned(lhs_V_fu_894_p1));
    r_V_7_fu_1352_p4 <= ap_pipeline_reg_pp3_iter1_p_8_reg_625(15 downto 1);
    r_V_8_fu_1043_p4 <= kh_index_V(15 downto 2);
    r_V_s_fu_875_p4 <= p_1_reg_536(15 downto 1);
    rhs_V_1_cast_fu_1104_p1 <= std_logic_vector(resize(unsigned(words_per_out_V_fu_1097_p3),20));
    rhs_V_fu_898_p1 <= std_logic_vector(resize(unsigned(p_2_reg_547),17));
    sel_tmp1_fu_1191_p2 <= (tmp_42_i_fu_1142_p2 xor ap_const_lv1_1);
    sel_tmp2_fu_1197_p2 <= (tmp_43_i_fu_1151_p2 and sel_tmp1_fu_1191_p2);
    sel_tmp3_fu_1422_p2 <= (tmp_42_fu_1407_p1 and d_o_idx_V_reg_1527);
    sel_tmp4_fu_1370_p2 <= (ap_pipeline_reg_pp3_iter2_tmp_43_reg_1727 xor ap_const_lv1_1);
    sel_tmp5_fu_1375_p2 <= (dmem_mode_V and sel_tmp4_fu_1370_p2);
    sel_tmp6_demorgan_fu_1203_p2 <= (tmp_42_i_fu_1142_p2 or tmp_43_i_fu_1151_p2);
    sel_tmp6_fu_1209_p2 <= (sel_tmp6_demorgan_fu_1203_p2 xor ap_const_lv1_1);
    sel_tmp7_fu_1215_p2 <= (tmp_44_i_fu_1166_p2 and sel_tmp6_fu_1209_p2);
    sel_tmp8_fu_1380_p2 <= (ap_pipeline_reg_pp3_iter2_tmp_43_reg_1727 and d_o_idx_V_reg_1527);
    sel_tmp9_fu_1411_p2 <= (tmp_42_fu_1407_p1 xor ap_const_lv1_1);
    sel_tmp_fu_1417_p2 <= (dmem_mode_V and sel_tmp9_fu_1411_p2);
    sf_fu_1084_p4 <= words_per_image_V_reg_1541(4 downto 2);
    this_assign_1_fu_1062_p2 <= "1" when (p_7_reg_591 = ap_const_lv10_0) else "0";
    tmp_10_fu_997_p1 <= std_logic_vector(resize(unsigned(p_5_reg_569),64));
    tmp_11_fu_961_p1 <= std_logic_vector(resize(unsigned(r_V_10_reg_1569),64));
    tmp_12_fu_862_p1 <= std_logic_vector(resize(unsigned(p_4_reg_558),64));
    tmp_13_fu_954_p1 <= std_logic_vector(resize(unsigned(r_V_6_reg_1574),64));
    tmp_14_fu_853_p1 <= std_logic_vector(resize(unsigned(p_4_reg_558),64));
    tmp_16_fu_1023_p1 <= std_logic_vector(resize(unsigned(p_6_reg_580),64));
    tmp_17_fu_1068_p2 <= std_logic_vector(unsigned(kh_index_V) + unsigned(n_outputs_V));
    tmp_1_fu_1006_p1 <= std_logic_vector(resize(unsigned(r_V_reg_1630),64));
    tmp_20_fu_1032_p2 <= "1" when (unsigned(tmp_25_cast_fu_1028_p1) < unsigned(n_outputs_V)) else "0";
    tmp_22_fu_1251_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(kh_index_V));
    tmp_23_fu_1263_p2 <= std_logic_vector(unsigned(ap_const_lv16_1) + unsigned(o_index_V));
    tmp_24_fu_927_p2 <= "1" when (tmp_34_cast_fu_923_p1 = tmp_4_cast_reg_1551) else "0";
    tmp_25_cast_fu_1028_p1 <= std_logic_vector(resize(unsigned(p_7_reg_591),16));
    tmp_25_fu_1079_p2 <= "0" when (norm_mode_V = ap_const_lv2_2) else "1";
    tmp_27_fu_1456_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp3_iter3_p_8_reg_625),64));
    tmp_28_fu_1362_p1 <= std_logic_vector(resize(unsigned(r_V_7_fu_1352_p4),64));
    tmp_29_fu_1451_p1 <= std_logic_vector(resize(unsigned(ap_pipeline_reg_pp3_iter3_p_8_reg_625),64));
    tmp_2_fu_968_p1 <= std_logic_vector(resize(unsigned(r_V_3_reg_1597),64));
    tmp_30_fu_1345_p1 <= std_logic_vector(resize(unsigned(r_V_9_reg_1744),64));
    tmp_31_fu_1314_p2 <= "1" when (tmp_40_cast_fu_1310_p1 = tmp_32_cast_reg_1694) else "0";
    tmp_32_cast_fu_1108_p1 <= std_logic_vector(resize(unsigned(words_per_out_V_fu_1097_p3),11));
    tmp_32_fu_753_p1 <= layer_mode_V(1 - 1 downto 0);
    tmp_33_fu_757_p1 <= kh_index_V(1 - 1 downto 0);
    tmp_34_cast_fu_923_p1 <= std_logic_vector(resize(unsigned(img_off_V_fu_917_p2),11));
    tmp_35_fu_913_p1 <= p_1_reg_536(1 - 1 downto 0);
    tmp_36_fu_1002_p1 <= p_5_reg_569(1 - 1 downto 0);
    tmp_38_fu_858_p1 <= p_4_reg_558(1 - 1 downto 0);
    tmp_3_fu_812_p2 <= "1" when (layer_type_V_fu_743_p4 = ap_const_lv2_1) else "0";
    tmp_40_cast_fu_1310_p1 <= std_logic_vector(resize(unsigned(img_off_V_1_fu_1304_p2),11));
    tmp_41_fu_1123_p3 <= layer_mode_V(2 downto 2);
    tmp_42_fu_1407_p1 <= ap_pipeline_reg_pp3_iter2_p_8_reg_625(1 - 1 downto 0);
    tmp_42_i_fu_1142_p2 <= "1" when (off_V_reg_1677 = ap_const_lv2_0) else "0";
    tmp_43_fu_1300_p1 <= p_0583_2_reg_602(1 - 1 downto 0);
    tmp_43_i_fu_1151_p2 <= "1" when (off_V_reg_1677 = ap_const_lv2_1) else "0";
    tmp_44_i_fu_1166_p2 <= "1" when (off_V_reg_1677 = ap_const_lv2_2) else "0";
    tmp_4_cast_fu_818_p1 <= std_logic_vector(resize(unsigned(words_per_image_V_fu_806_p2),11));
    tmp_4_fu_908_p1 <= std_logic_vector(resize(unsigned(p_4_reg_558),64));
    tmp_55_not_fu_1112_p2 <= "0" when (width_mode_V = ap_const_lv2_0) else "1";
    tmp_5_fu_822_p2 <= "1" when (layer_type_V_fu_743_p4 = ap_const_lv2_0) else "0";
    tmp_6_fu_975_p2 <= "1" when (p_5_reg_569 = ap_const_lv13_124A) else "0";
    tmp_9_fu_1011_p2 <= "1" when (p_6_reg_580 = ap_const_lv7_40) else "0";
    tmp_cast1_fu_798_p1 <= std_logic_vector(resize(unsigned(tmp_s_fu_790_p3),16));
    tmp_cast_fu_802_p1 <= std_logic_vector(resize(unsigned(tmp_s_fu_790_p3),5));
    tmp_fu_1093_p1 <= std_logic_vector(resize(unsigned(sf_fu_1084_p4),5));
    tmp_i_fu_1053_p1 <= std_logic_vector(resize(unsigned(r_V_8_fu_1043_p4),64));
    tmp_s_fu_790_p3 <= (width_mode_V & ap_const_lv1_0);
    words_per_image_V_fu_806_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv5_1),to_integer(unsigned('0' & tmp_cast_fu_802_p1(5-1 downto 0)))));
    words_per_out_V_fu_1097_p3 <= 
        words_per_image_V_reg_1541 when (tmp_25_fu_1079_p2(0) = '1') else 
        tmp_fu_1093_p1;
    wt_i_V_address0 <= tmp_10_fu_997_p1(13 - 1 downto 0);

    wt_i_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter0))) then 
            wt_i_V_ce0 <= ap_const_logic_1;
        else 
            wt_i_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wt_mem_V_0_address0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, ap_CS_fsm_pp1_stage0, ap_CS_fsm_state11, ap_enable_reg_pp1_iter1, grp_bin_conv_fu_637_wt_mem_0_V_address0, grp_fp_conv_fu_667_wt_mem_0_V_address0, grp_bin_dense_fu_691_wt_mem_0_V_address0, ap_CS_fsm_state14, tmp_1_fu_1006_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1))) then 
            wt_mem_V_0_address0 <= tmp_1_fu_1006_p1(12 - 1 downto 0);
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            wt_mem_V_0_address0 <= grp_bin_dense_fu_691_wt_mem_0_V_address0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            wt_mem_V_0_address0 <= grp_fp_conv_fu_667_wt_mem_0_V_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            wt_mem_V_0_address0 <= grp_bin_conv_fu_637_wt_mem_0_V_address0;
        else 
            wt_mem_V_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    wt_mem_V_0_ce0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, ap_CS_fsm_pp1_stage0, ap_CS_fsm_state11, ap_enable_reg_pp1_iter1, grp_bin_conv_fu_637_wt_mem_0_V_ce0, grp_fp_conv_fu_667_wt_mem_0_V_ce0, grp_bin_dense_fu_691_wt_mem_0_V_ce0, ap_CS_fsm_state14)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1))) then 
            wt_mem_V_0_ce0 <= ap_const_logic_1;
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            wt_mem_V_0_ce0 <= grp_bin_dense_fu_691_wt_mem_0_V_ce0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            wt_mem_V_0_ce0 <= grp_fp_conv_fu_667_wt_mem_0_V_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            wt_mem_V_0_ce0 <= grp_bin_conv_fu_637_wt_mem_0_V_ce0;
        else 
            wt_mem_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wt_mem_V_0_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, tmp_36_reg_1640, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and (ap_const_lv1_0 = tmp_36_reg_1640)))) then 
            wt_mem_V_0_we0 <= ap_const_logic_1;
        else 
            wt_mem_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    wt_mem_V_1_address0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, ap_CS_fsm_pp1_stage0, ap_CS_fsm_state11, ap_enable_reg_pp1_iter1, grp_bin_conv_fu_637_wt_mem_1_V_address0, grp_fp_conv_fu_667_wt_mem_1_V_address0, grp_bin_dense_fu_691_wt_mem_1_V_address0, ap_CS_fsm_state14, tmp_1_fu_1006_p1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1))) then 
            wt_mem_V_1_address0 <= tmp_1_fu_1006_p1(12 - 1 downto 0);
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            wt_mem_V_1_address0 <= grp_bin_dense_fu_691_wt_mem_1_V_address0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            wt_mem_V_1_address0 <= grp_fp_conv_fu_667_wt_mem_1_V_address0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            wt_mem_V_1_address0 <= grp_bin_conv_fu_637_wt_mem_1_V_address0;
        else 
            wt_mem_V_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    wt_mem_V_1_ce0_assign_proc : process(tmp_3_reg_1547, tmp_5_reg_1556, ap_CS_fsm_pp1_stage0, ap_CS_fsm_state11, ap_enable_reg_pp1_iter1, grp_bin_conv_fu_637_wt_mem_1_V_ce0, grp_fp_conv_fu_667_wt_mem_1_V_ce0, grp_bin_dense_fu_691_wt_mem_1_V_ce0, ap_CS_fsm_state14)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1))) then 
            wt_mem_V_1_ce0 <= ap_const_logic_1;
        elsif (((tmp_3_reg_1547 = ap_const_lv1_0) and (ap_const_lv1_0 = tmp_5_reg_1556) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            wt_mem_V_1_ce0 <= grp_bin_dense_fu_691_wt_mem_1_V_ce0;
        elsif ((not((ap_const_lv1_0 = tmp_5_reg_1556)) and (ap_const_lv1_1 = ap_CS_fsm_state11))) then 
            wt_mem_V_1_ce0 <= grp_fp_conv_fu_667_wt_mem_1_V_ce0;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_state14))) then 
            wt_mem_V_1_ce0 <= grp_bin_conv_fu_637_wt_mem_1_V_ce0;
        else 
            wt_mem_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    wt_mem_V_1_we0_assign_proc : process(ap_CS_fsm_pp1_stage0, tmp_36_reg_1640, ap_enable_reg_pp1_iter1)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp1_stage0) and (ap_const_logic_1 = ap_enable_reg_pp1_iter1) and not((ap_const_lv1_0 = tmp_36_reg_1640))))) then 
            wt_mem_V_1_we0 <= ap_const_logic_1;
        else 
            wt_mem_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
