EN encoder_counter NULL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Encoder_Counter.vhd sub00/vhpl12 1540664946
AR encoder_rotativo_teste logic C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Encoder_Rotativo_Teste.vhd sub00/vhpl01 1539892191
AR binary_to_bcd_digit logic C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/binary_to_bcd_digit.vhd sub00/vhpl03 1540664935
EN encoder_rotativo_teste NULL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Encoder_Rotativo_Teste.vhd sub00/vhpl00 1540664938
AR segment_driver behavioral C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Segment_Driver.vhd sub00/vhpl11 1540664945
AR bcd_converter logic C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/BCD_converter.vhd sub00/vhpl05 1540664937
AR clock_divider behavioral C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Clock_Divider.vhd sub00/vhpl09 1540664943
AR encoder_counter behavioral C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Encoder_Counter.vhd sub00/vhpl13 1540664947
EN top_encoder_module NULL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Top_Encoder_Module.vhd sub00/vhpl14 1540664948
AR top_encoder_module behavioral C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Top_Encoder_Module.vhd sub00/vhpl15 1540664949
EN clock_divider NULL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Clock_Divider.vhd sub00/vhpl08 1540664942
EN bcd_converter NULL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/BCD_converter.vhd sub00/vhpl04 1540664936
EN debounce NULL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/debounce.vhd sub00/vhpl17 1539961522
EN segment_decoder_module NULL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Segment_Decoder_Module.vhd sub00/vhpl06 1540664940
AR debounce logic C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/debounce.vhd sub00/vhpl18 1539961523
EN binary_to_bcd_digit NULL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/binary_to_bcd_digit.vhd sub00/vhpl02 1540664934
AR segment_decoder_module behavioral C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Segment_Decoder_Module.vhd sub00/vhpl07 1540664941
EN segment_driver NULL C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Segment_Driver.vhd sub00/vhpl10 1540664944
AR encoder_rotativo_teste behavioral C:/Users/eduar/OneDrive/Documents/Tutoriais_Blog/FPGA/Leitura_Encoder_e_Display_7_Segmentos/Encoder_Rotativo_Teste.vhd sub00/vhpl16 1540664939
