

================================================================
== Vitis HLS Report for 'mnist_inference_Pipeline_VITIS_LOOP_22_1'
================================================================
* Date:           Sun Sep 15 06:07:17 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        python_hlsc_fcnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.058 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |       15|       15|         8|          2|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|   1260|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        1|   -|      0|      0|    -|
|Multiplexer      |        -|   -|      -|    110|    -|
|Register         |        -|   -|    739|     64|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   0|    739|   1434|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   0|      1|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                              Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |biases_U  |mnist_inference_Pipeline_VITIS_LOOP_22_1_biases_RAM_1P_BRAM_1R1W  |        1|  0|   0|    0|    10|   32|     1|          320|
    +----------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                                                  |        1|  0|   0|    0|    10|   32|     1|          320|
    +----------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |add_ln22_fu_160_p2        |         +|   0|  0|   13|           4|           2|
    |add_ln24_1_fu_475_p2      |         +|   0|  0|   19|          12|           5|
    |add_ln24_fu_244_p2        |         +|   0|  0|   19|          12|           5|
    |sub_ln24_1_fu_232_p2      |         -|   0|  0|   19|          11|          12|
    |sub_ln24_2_fu_250_p2      |         -|   0|  0|   19|           4|          12|
    |sub_ln24_3_fu_445_p2      |         -|   0|  0|   61|           1|          54|
    |sub_ln24_4_fu_463_p2      |         -|   0|  0|   19|          11|          12|
    |sub_ln24_5_fu_481_p2      |         -|   0|  0|   19|           4|          12|
    |sub_ln24_fu_214_p2        |         -|   0|  0|   61|           1|          54|
    |and_ln24_1_fu_418_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln24_2_fu_597_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln24_3_fu_619_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln24_fu_396_p2        |       and|   0|  0|    2|           1|           1|
    |ashr_ln24_1_fu_533_p2     |      ashr|   0|  0|  161|          54|          54|
    |ashr_ln24_fu_332_p2       |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln22_fu_139_p2       |      icmp|   0|  0|   13|           4|           4|
    |icmp_ln24_1_fu_238_p2     |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln24_2_fu_264_p2     |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln24_3_fu_323_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln24_4_fu_284_p2     |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln24_5_fu_458_p2     |      icmp|   0|  0|   70|          63|           1|
    |icmp_ln24_6_fu_469_p2     |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln24_7_fu_495_p2     |      icmp|   0|  0|   19|          12|           4|
    |icmp_ln24_8_fu_524_p2     |      icmp|   0|  0|   19|          12|           6|
    |icmp_ln24_9_fu_515_p2     |      icmp|   0|  0|   15|           8|           1|
    |icmp_ln24_fu_227_p2       |      icmp|   0|  0|   70|          63|           1|
    |or_ln22_fu_150_p2         |        or|   0|  0|    4|           4|           1|
    |or_ln24_1_fu_609_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln24_fu_408_p2         |        or|   0|  0|    2|           1|           1|
    |select_ln24_10_fu_423_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln24_11_fu_585_p3  |    select|   0|  0|   16|           1|           1|
    |select_ln24_12_fu_602_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln24_13_fu_624_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln24_14_fu_352_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln24_15_fu_553_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln24_1_fu_256_p3   |    select|   0|  0|   12|           1|          12|
    |select_ln24_2_fu_360_p3   |    select|   0|  0|   16|           1|          16|
    |select_ln24_3_fu_377_p3   |    select|   0|  0|   16|           1|          16|
    |select_ln24_4_fu_451_p3   |    select|   0|  0|   54|           1|          54|
    |select_ln24_5_fu_487_p3   |    select|   0|  0|   12|           1|          12|
    |select_ln24_6_fu_561_p3   |    select|   0|  0|   16|           1|          16|
    |select_ln24_7_fu_578_p3   |    select|   0|  0|   16|           1|          16|
    |select_ln24_8_fu_384_p3   |    select|   0|  0|   16|           1|           1|
    |select_ln24_9_fu_401_p3   |    select|   0|  0|   16|           1|          16|
    |select_ln24_fu_220_p3     |    select|   0|  0|   54|           1|          54|
    |shl_ln24_1_fu_573_p2      |       shl|   0|  0|   35|          16|          16|
    |shl_ln24_fu_372_p2        |       shl|   0|  0|   35|          16|          16|
    |ap_enable_pp0             |       xor|   0|  0|    2|           1|           2|
    |xor_ln24_1_fu_412_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln24_2_fu_592_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln24_3_fu_613_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln24_fu_391_p2        |       xor|   0|  0|    2|           1|           2|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0| 1260|         449|         627|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    4|          8|
    |biases_address0          |  13|          3|    4|         12|
    |grp_fu_128_p0            |  13|          3|   32|         96|
    |i_fu_82                  |   9|          2|    4|          8|
    |sum_address0             |  13|          3|    4|         12|
    |sum_d0                   |  13|          3|   16|         48|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 110|         25|   68|        193|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |biases_load_1_reg_675                |  32|   0|   32|          0|
    |biases_load_1_reg_675_pp0_iter2_reg  |  32|   0|   32|          0|
    |biases_load_reg_659                  |  32|   0|   32|          0|
    |biases_load_reg_659_pp0_iter1_reg    |  32|   0|   32|          0|
    |i_2_reg_639                          |   4|   0|    4|          0|
    |i_cast7074_reg_649                   |   4|   0|   64|         60|
    |i_fu_82                              |   4|   0|    4|          0|
    |icmp_ln22_reg_645                    |   1|   0|    1|          0|
    |icmp_ln24_1_reg_713                  |   1|   0|    1|          0|
    |icmp_ln24_2_reg_724                  |   1|   0|    1|          0|
    |icmp_ln24_4_reg_736                  |   1|   0|    1|          0|
    |icmp_ln24_5_reg_771                  |   1|   0|    1|          0|
    |icmp_ln24_6_reg_778                  |   1|   0|    1|          0|
    |icmp_ln24_7_reg_789                  |   1|   0|    1|          0|
    |icmp_ln24_9_reg_801                  |   1|   0|    1|          0|
    |icmp_ln24_reg_706                    |   1|   0|    1|          0|
    |select_ln24_10_reg_761               |  16|   0|   16|          0|
    |select_ln24_13_reg_806               |  16|   0|   16|          0|
    |select_ln24_1_reg_718                |  12|   0|   12|          0|
    |select_ln24_4_reg_766                |  54|   0|   54|          0|
    |select_ln24_5_reg_783                |  12|   0|   12|          0|
    |select_ln24_reg_701                  |  54|   0|   54|          0|
    |tmp2_reg_691                         |  11|   0|   11|          0|
    |tmp_3920_reg_746                     |   1|   0|    1|          0|
    |tmp_65_reg_751                       |  11|   0|   11|          0|
    |tmp_reg_686                          |   1|   0|    1|          0|
    |trunc_ln24_1_reg_696                 |  52|   0|   52|          0|
    |trunc_ln24_2_reg_730                 |  16|   0|   16|          0|
    |trunc_ln24_5_reg_741                 |  63|   0|   63|          0|
    |trunc_ln24_6_reg_756                 |  52|   0|   52|          0|
    |trunc_ln24_7_reg_795                 |  16|   0|   16|          0|
    |trunc_ln24_reg_681                   |  63|   0|   63|          0|
    |zext_ln24_4_reg_665                  |   3|   0|   64|         61|
    |i_cast7074_reg_649                   |  64|  32|   64|         60|
    |zext_ln24_4_reg_665                  |  64|  32|   64|         61|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 739|  64|  860|        242|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_22_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_22_1|  return value|
|grp_fu_20451_p_din0   |  out|   32|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_22_1|  return value|
|grp_fu_20451_p_dout0  |   in|   64|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_22_1|  return value|
|grp_fu_20451_p_ce     |  out|    1|  ap_ctrl_hs|  mnist_inference_Pipeline_VITIS_LOOP_22_1|  return value|
|sum_address0          |  out|    4|   ap_memory|                                       sum|         array|
|sum_ce0               |  out|    1|   ap_memory|                                       sum|         array|
|sum_we0               |  out|    1|   ap_memory|                                       sum|         array|
|sum_d0                |  out|   16|   ap_memory|                                       sum|         array|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

