=====
SETUP
-15.012
18.216
3.204
u_loader/rd_ptr_0_s1
6.403
6.635
u_loader/mem_mem_14_1_s
9.439
9.956
u_loader/mem_DOL_60_G[0]_s10
10.854
11.371
u_loader/mem_DOL_60_G[0]_s4
11.371
11.474
u_loader/mem_DOL_60_G[0]_s1
11.474
11.577
u_loader/mem_DOL_60_G[0]_s0
11.577
11.680
data_out_controlled_4_s2
12.342
12.897
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9
14.084
14.633
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6
14.807
15.178
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
15.357
15.927
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
16.100
16.553
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
17.291
17.753
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
17.754
18.216
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
18.216
=====
SETUP
-14.436
17.640
3.204
u_loader/rd_ptr_2_s1
6.403
6.635
u_loader/mem_mem_13_0_s
9.700
10.217
u_loader/mem_DOL_15_G[0]_s12
11.172
11.625
u_loader/mem_DOL_15_G[0]_s5
11.625
11.728
u_loader/mem_DOL_15_G[0]_s2
11.728
11.831
u_loader/mem_DOL_15_G[0]_s0
11.831
11.934
data_out_controlled_1_s2
12.596
13.151
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10
14.822
15.392
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s6
15.395
15.912
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s11
16.165
16.627
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s2
16.628
17.177
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
17.178
17.640
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
17.640
=====
SETUP
-13.993
17.197
3.204
u_loader/rd_ptr_2_s1
6.403
6.635
u_loader/mem_mem_13_0_s
9.700
10.217
u_loader/mem_DOL_15_G[0]_s12
11.172
11.625
u_loader/mem_DOL_15_G[0]_s5
11.625
11.728
u_loader/mem_DOL_15_G[0]_s2
11.728
11.831
u_loader/mem_DOL_15_G[0]_s0
11.831
11.934
data_out_controlled_1_s2
12.596
13.151
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
14.083
14.545
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s6
14.548
15.103
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s11
15.506
16.076
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s2
16.077
16.647
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
16.648
17.197
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
17.197
=====
SETUP
-12.873
16.077
3.204
u_loader/rd_ptr_2_s1
6.403
6.635
u_loader/mem_mem_13_0_s
9.700
10.217
u_loader/mem_DOL_15_G[0]_s12
11.172
11.625
u_loader/mem_DOL_15_G[0]_s5
11.625
11.728
u_loader/mem_DOL_15_G[0]_s2
11.728
11.831
u_loader/mem_DOL_15_G[0]_s0
11.831
11.934
data_out_controlled_1_s2
12.596
13.151
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
16.077
=====
SETUP
-12.443
15.647
3.204
u_loader/rd_ptr_2_s1
6.403
6.635
u_loader/mem_mem_13_0_s
9.700
10.217
u_loader/mem_DOL_30_G[0]_s12
11.144
11.597
u_loader/mem_DOL_30_G[0]_s5
11.597
11.700
u_loader/mem_DOL_30_G[0]_s2
11.700
11.803
u_loader/mem_DOL_30_G[0]_s0
11.803
11.906
data_out_controlled_2_s2
12.325
12.842
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0
15.647
=====
SETUP
-11.891
15.095
3.204
u_loader/rd_ptr_2_s1
6.403
6.635
u_loader/mem_mem_13_0_s
9.700
10.217
u_loader/mem_DOL_15_G[0]_s12
11.172
11.625
u_loader/mem_DOL_15_G[0]_s5
11.625
11.728
u_loader/mem_DOL_15_G[0]_s2
11.728
11.831
u_loader/mem_DOL_15_G[0]_s0
11.831
11.934
data_out_controlled_1_s2
12.596
13.151
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0
15.095
=====
SETUP
-11.831
15.035
3.204
u_loader/rd_ptr_2_s1
6.403
6.635
u_loader/mem_mem_13_0_s
9.700
10.217
u_loader/mem_DOL_30_G[0]_s12
11.144
11.597
u_loader/mem_DOL_30_G[0]_s5
11.597
11.700
u_loader/mem_DOL_30_G[0]_s2
11.700
11.803
u_loader/mem_DOL_30_G[0]_s0
11.803
11.906
data_out_controlled_2_s2
12.325
12.842
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0
15.035
=====
SETUP
-11.742
14.946
3.204
u_loader/rd_ptr_0_s1
6.403
6.635
u_loader/mem_mem_14_1_s
9.439
9.956
u_loader/mem_DOL_60_G[0]_s10
10.854
11.371
u_loader/mem_DOL_60_G[0]_s4
11.371
11.474
u_loader/mem_DOL_60_G[0]_s1
11.474
11.577
u_loader/mem_DOL_60_G[0]_s0
11.577
11.680
data_out_controlled_4_s2
12.342
12.897
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0
14.946
=====
SETUP
-11.704
14.908
3.204
u_loader/rd_ptr_0_s1
6.403
6.635
u_loader/mem_mem_15_1_s
9.541
10.058
u_loader/mem_DOL_75_G[0]_s14
10.957
11.410
u_loader/mem_DOL_75_G[0]_s6
11.410
11.513
u_loader/mem_DOL_75_G[0]_s2
11.513
11.616
u_loader/mem_DOL_75_G[0]_s0
11.616
11.719
data_out_controlled_5_s2
12.380
12.897
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0
14.908
=====
SETUP
-11.498
14.702
3.204
u_loader/rd_ptr_2_s1
6.403
6.635
u_loader/mem_mem_13_0_s
9.700
10.217
u_loader/mem_DOL_15_G[0]_s12
11.172
11.625
u_loader/mem_DOL_15_G[0]_s5
11.625
11.728
u_loader/mem_DOL_15_G[0]_s2
11.728
11.831
u_loader/mem_DOL_15_G[0]_s0
11.831
11.934
data_out_controlled_1_s2
12.596
13.151
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0
14.702
=====
SETUP
-11.488
14.692
3.204
u_loader/rd_ptr_0_s1
6.403
6.635
u_loader/mem_mem_14_1_s
9.439
9.956
u_loader/mem_DOL_60_G[0]_s10
10.854
11.371
u_loader/mem_DOL_60_G[0]_s4
11.371
11.474
u_loader/mem_DOL_60_G[0]_s1
11.474
11.577
u_loader/mem_DOL_60_G[0]_s0
11.577
11.680
data_out_controlled_4_s2
12.342
12.897
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0
14.692
=====
SETUP
-11.437
14.642
3.204
u_loader/rd_ptr_0_s1
6.403
6.635
u_loader/mem_mem_15_1_s
9.541
10.058
u_loader/mem_DOL_90_G[0]_s14
10.791
11.346
u_loader/mem_DOL_90_G[0]_s6
11.346
11.449
u_loader/mem_DOL_90_G[0]_s2
11.449
11.552
u_loader/mem_DOL_90_G[0]_s0
11.552
11.655
data_out_controlled_6_s2
12.074
12.527
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_6_s0
14.642
=====
SETUP
-11.383
14.588
3.204
u_loader/rd_ptr_0_s1
6.403
6.635
u_loader/mem_mem_14_0_s
9.687
10.204
u_loader/mem_DOL_0_G[0]_s10
10.937
11.454
u_loader/mem_DOL_0_G[0]_s4
11.454
11.557
u_loader/mem_DOL_0_G[0]_s1
11.557
11.660
u_loader/mem_DOL_0_G[0]_s0
11.660
11.763
data_out_controlled_0_s2
12.182
12.635
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0
14.588
=====
SETUP
-11.335
14.539
3.204
u_loader/rd_ptr_0_s1
6.403
6.635
u_loader/mem_mem_15_1_s
9.541
10.058
u_loader/mem_DOL_105_G[0]_s14
10.714
11.284
u_loader/mem_DOL_105_G[0]_s6
11.284
11.389
u_loader/mem_DOL_105_G[0]_s2
11.389
11.494
u_loader/mem_DOL_105_G[0]_s0
11.494
11.599
data_out_controlled_7_s2
11.777
12.294
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0
14.539
=====
SETUP
-11.289
14.493
3.204
u_loader/rd_ptr_2_s1
6.403
6.635
u_loader/mem_mem_13_0_s
9.700
10.217
u_loader/mem_DOL_30_G[0]_s12
11.144
11.597
u_loader/mem_DOL_30_G[0]_s5
11.597
11.700
u_loader/mem_DOL_30_G[0]_s2
11.700
11.803
u_loader/mem_DOL_30_G[0]_s0
11.803
11.906
data_out_controlled_2_s2
12.325
12.842
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0
14.493
=====
SETUP
-11.234
14.439
3.204
u_loader/rd_ptr_0_s1
6.403
6.635
u_loader/mem_mem_14_0_s
9.687
10.204
u_loader/mem_DOL_0_G[0]_s10
10.937
11.454
u_loader/mem_DOL_0_G[0]_s4
11.454
11.557
u_loader/mem_DOL_0_G[0]_s1
11.557
11.660
u_loader/mem_DOL_0_G[0]_s0
11.660
11.763
data_out_controlled_0_s2
12.182
12.635
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_0_s0
14.439
=====
SETUP
-11.234
14.438
3.204
u_loader/rd_ptr_0_s1
6.403
6.635
u_loader/mem_mem_14_1_s
9.439
9.956
u_loader/mem_DOL_60_G[0]_s10
10.854
11.371
u_loader/mem_DOL_60_G[0]_s4
11.371
11.474
u_loader/mem_DOL_60_G[0]_s1
11.474
11.577
u_loader/mem_DOL_60_G[0]_s0
11.577
11.680
data_out_controlled_4_s2
12.342
12.897
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0
14.438
=====
SETUP
-11.213
14.417
3.204
u_loader/rd_ptr_0_s1
6.403
6.635
u_loader/mem_mem_15_1_s
9.541
10.058
u_loader/mem_DOL_75_G[0]_s14
10.957
11.410
u_loader/mem_DOL_75_G[0]_s6
11.410
11.513
u_loader/mem_DOL_75_G[0]_s2
11.513
11.616
u_loader/mem_DOL_75_G[0]_s0
11.616
11.719
data_out_controlled_5_s2
12.380
12.897
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0
14.417
=====
SETUP
-11.213
14.417
3.204
u_loader/rd_ptr_0_s1
6.403
6.635
u_loader/mem_mem_15_1_s
9.541
10.058
u_loader/mem_DOL_75_G[0]_s14
10.957
11.410
u_loader/mem_DOL_75_G[0]_s6
11.410
11.513
u_loader/mem_DOL_75_G[0]_s2
11.513
11.616
u_loader/mem_DOL_75_G[0]_s0
11.616
11.719
data_out_controlled_5_s2
12.380
12.897
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0
14.417
=====
SETUP
-11.211
14.415
3.204
u_loader/rd_ptr_2_s1
6.403
6.635
u_loader/mem_mem_13_0_s
9.700
10.217
u_loader/mem_DOL_45_G[0]_s12
10.901
11.272
u_loader/mem_DOL_45_G[0]_s5
11.272
11.375
u_loader/mem_DOL_45_G[0]_s2
11.375
11.478
u_loader/mem_DOL_45_G[0]_s0
11.478
11.581
data_out_controlled_3_s2
11.834
12.389
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0
14.415
=====
SETUP
-11.056
14.260
3.204
u_loader/rd_ptr_0_s1
6.403
6.635
u_loader/mem_mem_15_1_s
9.541
10.058
u_loader/mem_DOL_105_G[0]_s14
10.714
11.284
u_loader/mem_DOL_105_G[0]_s6
11.284
11.389
u_loader/mem_DOL_105_G[0]_s2
11.389
11.494
u_loader/mem_DOL_105_G[0]_s0
11.494
11.599
data_out_controlled_7_s2
11.777
12.294
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0
14.260
=====
SETUP
-10.996
14.200
3.204
u_loader/rd_ptr_2_s1
6.403
6.635
u_loader/mem_mem_13_0_s
9.700
10.217
u_loader/mem_DOL_45_G[0]_s12
10.901
11.272
u_loader/mem_DOL_45_G[0]_s5
11.272
11.375
u_loader/mem_DOL_45_G[0]_s2
11.375
11.478
u_loader/mem_DOL_45_G[0]_s0
11.478
11.581
data_out_controlled_3_s2
11.834
12.389
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0
14.200
=====
SETUP
-10.901
14.105
3.204
u_loader/rd_ptr_0_s1
6.403
6.635
u_loader/mem_mem_15_1_s
9.541
10.058
u_loader/mem_DOL_90_G[0]_s14
10.791
11.346
u_loader/mem_DOL_90_G[0]_s6
11.346
11.449
u_loader/mem_DOL_90_G[0]_s2
11.449
11.552
u_loader/mem_DOL_90_G[0]_s0
11.552
11.655
data_out_controlled_6_s2
12.074
12.527
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0
14.105
=====
SETUP
-10.850
14.054
3.204
u_loader/rd_ptr_0_s1
6.403
6.635
u_loader/mem_mem_15_1_s
9.541
10.058
u_loader/mem_DOL_105_G[0]_s14
10.714
11.284
u_loader/mem_DOL_105_G[0]_s6
11.284
11.389
u_loader/mem_DOL_105_G[0]_s2
11.389
11.494
u_loader/mem_DOL_105_G[0]_s0
11.494
11.599
data_out_controlled_7_s2
11.777
12.294
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0
14.054
=====
SETUP
-10.743
13.947
3.204
u_loader/rd_ptr_0_s1
6.403
6.635
u_loader/mem_mem_14_0_s
9.687
10.204
u_loader/mem_DOL_0_G[0]_s10
10.937
11.454
u_loader/mem_DOL_0_G[0]_s4
11.454
11.557
u_loader/mem_DOL_0_G[0]_s1
11.557
11.660
u_loader/mem_DOL_0_G[0]_s0
11.660
11.763
data_out_controlled_0_s2
12.182
12.635
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0
13.947
=====
HOLD
-1.922
3.768
5.689
clk_i_ibuf
0.000
1.392
run_cnt_24_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
3.768
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_4_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
5.966
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
5.966
=====
HOLD
0.076
5.969
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_5_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
5.969
=====
HOLD
0.213
6.106
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
6.106
=====
HOLD
0.213
6.106
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
6.106
=====
HOLD
0.318
5.971
5.653
u_loader/fifo_din_5_s0
5.643
5.845
u_loader/mem_mem_15_1_s
5.971
=====
HOLD
0.322
5.975
5.653
u_loader/fifo_din_1_s0
5.643
5.844
u_loader/mem_mem_15_0_s
5.975
=====
HOLD
0.361
6.123
5.761
u_loader/prom_addr_3_s1
5.643
5.845
u_loader/u_prom/prom_inst_7
6.123
=====
HOLD
0.383
6.145
5.761
u_loader/prom_addr_6_s1
5.643
5.845
u_loader/u_prom/prom_inst_12
6.145
=====
HOLD
0.383
6.145
5.761
u_loader/prom_addr_3_s1
5.643
5.845
u_loader/u_prom/prom_inst_8
6.145
=====
HOLD
0.425
6.080
5.654
u_loader/h_scale_skip_s1
5.643
5.845
u_loader/n428_s3
5.848
6.080
u_loader/h_scale_skip_s1
6.080
=====
HOLD
0.425
6.080
5.654
u_loader/wr_ptr_3_s1
5.643
5.845
u_loader/n374_s2
5.848
6.080
u_loader/wr_ptr_3_s1
6.080
=====
HOLD
0.425
6.080
5.654
u_loader/col_cnt_3_s1
5.643
5.845
u_loader/n191_s2
5.848
6.080
u_loader/col_cnt_3_s1
6.080
=====
HOLD
0.425
6.080
5.654
u_loader/col_cnt_7_s1
5.643
5.845
u_loader/n187_s2
5.848
6.080
u_loader/col_cnt_7_s1
6.080
=====
HOLD
0.425
6.080
5.654
u_loader/fifo_cnt_6_s0
5.643
5.845
u_loader/n508_s2
5.848
6.080
u_loader/fifo_cnt_6_s0
6.080
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n550_s1
5.848
6.080
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1
6.080
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n421_s0
5.848
6.080
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1
6.080
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n417_s0
5.848
6.080
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1
6.080
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3
5.643
5.845
gw_gao_inst_0/u_la0_top/n2757_s5
5.848
6.080
gw_gao_inst_0/u_la0_top/capture_window_sel_10_s3
6.080
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s3
6.169
6.371
gw_gao_inst_0/u_la0_top/n537_s3
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_1_s3
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_13_s3
6.169
6.371
gw_gao_inst_0/u_la0_top/n564_s6
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_rem_13_s3
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s3
6.169
6.371
gw_gao_inst_0/u_la0_top/n563_s4
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_14_s3
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s6
6.169
6.371
gw_gao_inst_0/u_la0_top/n562_s4
6.374
6.606
gw_gao_inst_0/u_la0_top/capture_mem_addr_max_15_s6
6.606
=====
HOLD
0.425
6.606
6.180
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/word_count_0_s0
6.169
6.371
gw_gao_inst_0/u_la0_top/data_to_word_counter_0_s1
6.374
6.606
gw_gao_inst_0/u_la0_top/word_count_0_s0
6.606
