#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a977ee7750 .scope module, "Register_file_tb" "Register_file_tb" 2 6;
 .timescale 0 0;
v000001a977f41df0_0 .var "ADRS1", 4 0;
v000001a977f426b0_0 .var "ADRS2", 4 0;
v000001a977f42750_0 .var "CLK", 0 0;
v000001a977f42390_0 .net "DATA_OUT1", 31 0, L_000001a977eed730;  1 drivers
v000001a977f41f30_0 .net "DATA_OUT2", 31 0, L_000001a977eed9d0;  1 drivers
v000001a977f427f0_0 .var "RESET", 0 0;
v000001a977f42070_0 .var "WB_ADDRESS", 4 0;
v000001a977f41cb0_0 .var "WRITE_DATA", 31 0;
v000001a977f421b0_0 .var "WRITE_ENABLE", 0 0;
S_000001a977ee78e0 .scope module, "RF" "Register_file" 2 18, 3 13 0, S_000001a977ee7750;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ADRS1";
    .port_info 1 /INPUT 5 "ADRS2";
    .port_info 2 /INPUT 5 "WB_ADDRESS";
    .port_info 3 /INPUT 1 "WRITE_ENABLE";
    .port_info 4 /INPUT 32 "WRITE_DATA";
    .port_info 5 /INPUT 1 "CLK";
    .port_info 6 /INPUT 1 "RESET";
    .port_info 7 /OUTPUT 32 "DATA_OUT1";
    .port_info 8 /OUTPUT 32 "DATA_OUT2";
L_000001a977eed730 .functor BUFZ 32, v000001a977ee7a70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a977eed9d0 .functor BUFZ 32, v000001a977ee7b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a977fdba00_0 .net "ADRS1", 4 0, v000001a977f41df0_0;  1 drivers
v000001a977fdbaa0_0 .net "ADRS2", 4 0, v000001a977f426b0_0;  1 drivers
v000001a977eb30a0_0 .net "CLK", 0 0, v000001a977f42750_0;  1 drivers
v000001a977ee7a70_0 .var "DATA1", 31 0;
v000001a977ee7b10_0 .var "DATA2", 31 0;
v000001a977f41830_0 .net "DATA_OUT1", 31 0, L_000001a977eed730;  alias, 1 drivers
v000001a977f418d0_0 .net "DATA_OUT2", 31 0, L_000001a977eed9d0;  alias, 1 drivers
v000001a977f41970 .array "REGISTER_FILE", 0 31, 31 0;
v000001a977f41b20_0 .net "RESET", 0 0, v000001a977f427f0_0;  1 drivers
v000001a977f42570_0 .net "WB_ADDRESS", 4 0, v000001a977f42070_0;  1 drivers
v000001a977f41e90_0 .net "WRITE_DATA", 31 0, v000001a977f41cb0_0;  1 drivers
v000001a977f42890_0 .net "WRITE_ENABLE", 0 0, v000001a977f421b0_0;  1 drivers
v000001a977f42a70_0 .var/i "i", 31 0;
v000001a977f41970_0 .array/port v000001a977f41970, 0;
v000001a977f41970_1 .array/port v000001a977f41970, 1;
v000001a977f41970_2 .array/port v000001a977f41970, 2;
E_000001a977ed9200/0 .event anyedge, v000001a977fdba00_0, v000001a977f41970_0, v000001a977f41970_1, v000001a977f41970_2;
v000001a977f41970_3 .array/port v000001a977f41970, 3;
v000001a977f41970_4 .array/port v000001a977f41970, 4;
v000001a977f41970_5 .array/port v000001a977f41970, 5;
v000001a977f41970_6 .array/port v000001a977f41970, 6;
E_000001a977ed9200/1 .event anyedge, v000001a977f41970_3, v000001a977f41970_4, v000001a977f41970_5, v000001a977f41970_6;
v000001a977f41970_7 .array/port v000001a977f41970, 7;
v000001a977f41970_8 .array/port v000001a977f41970, 8;
v000001a977f41970_9 .array/port v000001a977f41970, 9;
v000001a977f41970_10 .array/port v000001a977f41970, 10;
E_000001a977ed9200/2 .event anyedge, v000001a977f41970_7, v000001a977f41970_8, v000001a977f41970_9, v000001a977f41970_10;
v000001a977f41970_11 .array/port v000001a977f41970, 11;
v000001a977f41970_12 .array/port v000001a977f41970, 12;
v000001a977f41970_13 .array/port v000001a977f41970, 13;
v000001a977f41970_14 .array/port v000001a977f41970, 14;
E_000001a977ed9200/3 .event anyedge, v000001a977f41970_11, v000001a977f41970_12, v000001a977f41970_13, v000001a977f41970_14;
v000001a977f41970_15 .array/port v000001a977f41970, 15;
v000001a977f41970_16 .array/port v000001a977f41970, 16;
v000001a977f41970_17 .array/port v000001a977f41970, 17;
v000001a977f41970_18 .array/port v000001a977f41970, 18;
E_000001a977ed9200/4 .event anyedge, v000001a977f41970_15, v000001a977f41970_16, v000001a977f41970_17, v000001a977f41970_18;
v000001a977f41970_19 .array/port v000001a977f41970, 19;
v000001a977f41970_20 .array/port v000001a977f41970, 20;
v000001a977f41970_21 .array/port v000001a977f41970, 21;
v000001a977f41970_22 .array/port v000001a977f41970, 22;
E_000001a977ed9200/5 .event anyedge, v000001a977f41970_19, v000001a977f41970_20, v000001a977f41970_21, v000001a977f41970_22;
v000001a977f41970_23 .array/port v000001a977f41970, 23;
v000001a977f41970_24 .array/port v000001a977f41970, 24;
v000001a977f41970_25 .array/port v000001a977f41970, 25;
v000001a977f41970_26 .array/port v000001a977f41970, 26;
E_000001a977ed9200/6 .event anyedge, v000001a977f41970_23, v000001a977f41970_24, v000001a977f41970_25, v000001a977f41970_26;
v000001a977f41970_27 .array/port v000001a977f41970, 27;
v000001a977f41970_28 .array/port v000001a977f41970, 28;
v000001a977f41970_29 .array/port v000001a977f41970, 29;
v000001a977f41970_30 .array/port v000001a977f41970, 30;
E_000001a977ed9200/7 .event anyedge, v000001a977f41970_27, v000001a977f41970_28, v000001a977f41970_29, v000001a977f41970_30;
v000001a977f41970_31 .array/port v000001a977f41970, 31;
E_000001a977ed9200/8 .event anyedge, v000001a977f41970_31, v000001a977fdbaa0_0;
E_000001a977ed9200 .event/or E_000001a977ed9200/0, E_000001a977ed9200/1, E_000001a977ed9200/2, E_000001a977ed9200/3, E_000001a977ed9200/4, E_000001a977ed9200/5, E_000001a977ed9200/6, E_000001a977ed9200/7, E_000001a977ed9200/8;
E_000001a977ed9980 .event posedge, v000001a977f41b20_0, v000001a977eb30a0_0;
    .scope S_000001a977ee78e0;
T_0 ;
    %wait E_000001a977ed9980;
    %load/vec4 v000001a977f41b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a977f42a70_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001a977f42a70_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001a977f42a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a977f41970, 0, 4;
    %load/vec4 v000001a977f42a70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a977f42a70_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001a977f42890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001a977f41e90_0;
    %load/vec4 v000001a977f42570_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a977f41970, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001a977ee78e0;
T_1 ;
    %wait E_000001a977ed9200;
    %load/vec4 v000001a977fdba00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a977f41970, 4;
    %store/vec4 v000001a977ee7a70_0, 0, 32;
    %load/vec4 v000001a977fdbaa0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001a977f41970, 4;
    %store/vec4 v000001a977ee7b10_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001a977ee7750;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a977f42750_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v000001a977f42750_0;
    %inv;
    %store/vec4 v000001a977f42750_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001a977ee7750;
T_3 ;
    %vpi_call 2 39 "$dumpfile", "register_dump.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a977ee7750 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a977f427f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a977f421b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a977f41cb0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a977f41df0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a977f426b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001a977f42070_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a977f427f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a977f421b0_0, 0, 1;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v000001a977f41cb0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001a977f42070_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a977f421b0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001a977f41df0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a977f421b0_0, 0, 1;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v000001a977f41cb0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001a977f42070_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a977f421b0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001a977f41df0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001a977f426b0_0, 0, 5;
    %delay 50, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Register_file_tb.v";
    "./Register_file.v";
