# BCD Up/Down Counter â€“ Verilog (Xilinx Vivado)

## Project Description  
This project implements a **BCD (Binary Coded Decimal) Up/Down Counter** in **Verilog HDL** using **Xilinx Vivado**.  
The counter is capable of counting decimal digits from **0 to 9** in both directions:  
- **Up counting**: 0 â†’ 1 â†’ 2 â†’ â€¦ â†’ 9 â†’ 0  
- **Down counting**: 9 â†’ 8 â†’ 7 â†’ â€¦ â†’ 0 â†’ 9  

It includes:  
- **RTL design** in Verilog  
- **Testbench** for behavioral simulation  
- Waveform verification in Vivado  

## Features  
- Counts in **Binary Coded Decimal (BCD)** format (4-bit output)  
- **Up/Down control** using a single input (`up_down`)  
- **Synchronous counter** with **asynchronous reset**  
- Verified through **Vivado simulation**  
- Ready for FPGA implementation (LEDs or 7-segment display)
  
##  Inputs & Outputs  
### Inputs:  
- `clk` â†’ Clock input  
- `reset` â†’ Active-high reset (resets counter to 0)  
- `up_down` â†’ Count direction (1 = up, 0 = down)  

### Output:  
- `bcd_out[3:0]` â†’ 4-bit BCD counter output  

## Simulation Results  
The simulation confirms:  
- **Up counting** from 0 â†’ 9 and rollover back to 0  
- **Down counting** from 9 â†’ 0 and rollover back to 9  

![Simulation Waveform](Waveform.png)  

## Tools & Environment  
- **HDL**: Verilog  
- **IDE**: Xilinx Vivado  
- **Target FPGA**: Basys 3, Nexys A7 or any Xilinx FPGA  

 
## Repository Structure  
bcd_updown_counter
â”£ ðŸ“œ bcd_updown_counter.v # RTL design
â”£ ðŸ“œ tb_bcd_updown_counter.v # Testbench
â”£ ðŸ“œ README.md # Project documentation
â”— ðŸ“œ waveform.png # Simulation result
