INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kingm/Vivado Projects/Lab8/Lab8.srcs/sources_1/new/ALUController.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUController
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/kingm/Vivado Projects/Lab8/Lab8.srcs/sources_1/new/ALUController.sv:34]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kingm/Vivado Projects/Lab8/Lab8.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/kingm/Vivado Projects/Lab8/Lab8.srcs/sources_1/new/Controller.sv:44]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kingm/Vivado Projects/Final Project/Final Project.srcs/sources_1/new/RISC_V.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISC_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kingm/Vivado Projects/Lab 7/Lab 7.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kingm/Vivado Projects/Lab 7/Lab 7.srcs/sources_1/new/datamemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kingm/Vivado Projects/Lab 7/Lab 7.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kingm/Vivado Projects/Lab 7/Lab 7.srcs/sources_1/new/imm_Gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_Gen
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/kingm/Vivado Projects/Lab 7/Lab 7.srcs/sources_1/new/imm_Gen.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kingm/Vivado Projects/Final Project/Final Project.srcs/sources_1/new/instructionmemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instructionmemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kingm/Vivado Projects/Lab 7/Lab 7.srcs/sources_1/new/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kingm/Vivado Projects/Lab 7/Lab 7.srcs/sources_1/new/regfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kingm/Vivado Projects/Final Project/Final Project.srcs/sources_1/new/tb_RISC_V.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RISC_V
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kingm/Vivado Projects/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
