
*** Running vivado
    with args -log design_1_image_core_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_image_core_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_image_core_0_0.tcl -notrace
Command: synth_design -top design_1_image_core_0_0 -part xc7vx690tffg1761-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7000 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 456.852 ; gain = 107.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_image_core_0_0' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ip/design_1_image_core_0_0/synth/design_1_image_core_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'image_core' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core.v:12]
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_ctrl_s_axi' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_ctrl_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_ROWS_DATA_0 bound to: 6'b010000 
	Parameter ADDR_ROWS_CTRL bound to: 6'b010100 
	Parameter ADDR_COLS_DATA_0 bound to: 6'b011000 
	Parameter ADDR_COLS_CTRL bound to: 6'b011100 
	Parameter ADDR_THRESHOLD_DATA_0 bound to: 6'b100000 
	Parameter ADDR_THRESHOLD_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_ctrl_s_axi.v:210]
INFO: [Synth 8-6155] done synthesizing module 'image_core_ctrl_s_axi' (1#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_ctrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'image_core_array_xdS' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_array_xdS.v:11]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 80000 - type: integer 
	Parameter AddressWidth bound to: 17 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_array_xdS_memcore' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_array_xdS_memcore.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 160000 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_array_xdS_memcore_ram' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_array_xdS_memcore.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 160000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_array_xdS_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'image_core_array_xdS_memcore_ram' (2#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_array_xdS_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'image_core_array_xdS_memcore' (3#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_array_xdS_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'image_core_array_xdS' (4#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_array_xdS.v:11]
INFO: [Synth 8-6157] synthesizing module 'image_core_lines' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_lines.v:11]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 100 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_lines_memcore' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_lines_memcore.v:66]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 200 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_lines_memcore_ram' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_lines_memcore.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 200 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_lines_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'image_core_lines_memcore_ram' (5#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_lines_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'image_core_lines_memcore' (6#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_lines_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'image_core_lines' (7#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_lines.v:11]
INFO: [Synth 8-6157] synthesizing module 'Block_Mat_exit6_proc' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Block_Mat_exit6_proc.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Block_Mat_exit6_proc.v:90]
INFO: [Synth 8-6155] done synthesizing module 'Block_Mat_exit6_proc' (8#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Block_Mat_exit6_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXIvideo2Mat' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/AXIvideo2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state7 bound to: 8'b00100000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/AXIvideo2Mat.v:103]
INFO: [Synth 8-6155] done synthesizing module 'AXIvideo2Mat' (9#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/AXIvideo2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2Array2D' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Mat2Array2D.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Mat2Array2D.v:69]
INFO: [Synth 8-6155] done synthesizing module 'Mat2Array2D' (10#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Mat2Array2D.v:10]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesStandard' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:10]
	Parameter ap_ST_fsm_state1 bound to: 60'b000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 60'b000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 60'b000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 60'b000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 60'b000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 60'b000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 60'b000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 60'b000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 60'b000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 60'b000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 60'b000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 60'b000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 60'b000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 60'b000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 60'b000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 60'b000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 60'b000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 60'b000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 60'b000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 60'b000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 60'b000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 60'b000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 60'b000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 60'b000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 60'b000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 60'b000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 60'b000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 60'b000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 60'b000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 60'b000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 60'b000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 60'b000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 60'b000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 60'b000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 60'b000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 60'b000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 60'b000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 60'b000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 60'b000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 60'b000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 60'b000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 60'b000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 60'b000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 60'b000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 60'b000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 60'b000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 60'b000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 60'b000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 60'b000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 60'b000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 60'b000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 60'b000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 60'b000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 60'b000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 60'b000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 60'b000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 60'b000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 60'b001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 60'b010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 60'b100000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:134]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesStandarkbM' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarkbM.v:43]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 32 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesStandarkbM_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarkbM.v:9]
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarkbM.v:21]
INFO: [Synth 8-3876] $readmem data file './HoughLinesStandarkbM_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarkbM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesStandarkbM_rom' (11#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarkbM.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesStandarkbM' (12#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarkbM.v:43]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesStandarlbW' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarlbW.v:46]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 180 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesStandarlbW_ram' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarlbW.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 180 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarlbW.v:22]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesStandarlbW_ram' (13#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarlbW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesStandarlbW' (14#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarlbW.v:46]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesStandarncg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarncg.v:58]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 218946 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesStandarncg_ram' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarncg.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 218946 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarncg.v:25]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesStandarncg_ram' (15#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarncg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesStandarncg' (16#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarncg.v:58]
INFO: [Synth 8-6157] synthesizing module 'HoughLinesStandarocq' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarocq.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 218946 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'HoughLinesStandarocq_ram' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarocq.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 18 - type: integer 
	Parameter MEM_SIZE bound to: 218946 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarocq.v:22]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesStandarocq_ram' (17#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarocq.v:9]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesStandarocq' (18#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandarocq.v:46]
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_s' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state4 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state5 bound to: 9'b000010000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state7 bound to: 9'b001000000 
	Parameter ap_ST_fsm_state8 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state9 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:46]
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_cud' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_cud.v:43]
	Parameter DataWidth bound to: 100 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_cud_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_cud.v:9]
	Parameter DWIDTH bound to: 100 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_cud.v:21]
INFO: [Synth 8-3876] $readmem data file './sin_or_cos_float_cud_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_cud.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_cud_rom' (19#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_cud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_cud' (20#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_cud.v:43]
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_dEe' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_dEe.v:43]
	Parameter DataWidth bound to: 30 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_dEe_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_dEe.v:9]
	Parameter DWIDTH bound to: 30 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_dEe.v:21]
INFO: [Synth 8-3876] $readmem data file './sin_or_cos_float_dEe_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_dEe.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_dEe_rom' (21#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_dEe' (22#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_dEe.v:43]
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_eOg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_eOg.v:43]
	Parameter DataWidth bound to: 23 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_eOg_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_eOg.v:9]
	Parameter DWIDTH bound to: 23 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_eOg.v:21]
INFO: [Synth 8-3876] $readmem data file './sin_or_cos_float_eOg_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_eOg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_eOg_rom' (23#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_eOg' (24#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_eOg.v:43]
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_fYi' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_fYi.v:43]
	Parameter DataWidth bound to: 15 - type: integer 
	Parameter AddressRange bound to: 256 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sin_or_cos_float_fYi_rom' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_fYi.v:9]
	Parameter DWIDTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_fYi.v:21]
INFO: [Synth 8-3876] $readmem data file './sin_or_cos_float_fYi_rom.dat' is read successfully [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_fYi.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_fYi_rom' (25#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_fYi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_fYi' (26#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_fYi.v:43]
INFO: [Synth 8-6157] synthesizing module 'scaled_fixed2ieee' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieee.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieee.v:45]
INFO: [Synth 8-6157] synthesizing module 'scaled_fixed2ieeebkb' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieeebkb.v:62]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scaled_fixed2ieeebkb_ram' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieeebkb.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieeebkb.v:26]
INFO: [Synth 8-6155] done synthesizing module 'scaled_fixed2ieeebkb_ram' (27#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieeebkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'scaled_fixed2ieeebkb' (28#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieeebkb.v:62]
INFO: [Synth 8-6157] synthesizing module 'scaled_fixed2ieee_c' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieee_c.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'scaled_fixed2ieee_c_ram' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieee_c.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 1 - type: integer 
	Parameter MEM_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieee_c.v:22]
INFO: [Synth 8-6155] done synthesizing module 'scaled_fixed2ieee_c_ram' (29#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieee_c.v:9]
INFO: [Synth 8-6155] done synthesizing module 'scaled_fixed2ieee_c' (30#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieee_c.v:46]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieee.v:505]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieee.v:519]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieee.v:537]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieee.v:543]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_mux_p_Val2_in_phi_fu_198_p4_reg' and it is trimmed from '29' to '28' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieee.v:285]
INFO: [Synth 8-6155] done synthesizing module 'scaled_fixed2ieee' (31#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieee.v:10]
INFO: [Synth 8-6157] synthesizing module 'image_core_mux_83g8j' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_mux_83g8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 3 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_mux_83g8j' (32#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_mux_83g8j.v:11]
INFO: [Synth 8-6157] synthesizing module 'image_core_mux_16hbi' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_mux_16hbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 1 - type: integer 
	Parameter din1_WIDTH bound to: 1 - type: integer 
	Parameter din2_WIDTH bound to: 1 - type: integer 
	Parameter din3_WIDTH bound to: 1 - type: integer 
	Parameter din4_WIDTH bound to: 1 - type: integer 
	Parameter din5_WIDTH bound to: 1 - type: integer 
	Parameter din6_WIDTH bound to: 1 - type: integer 
	Parameter din7_WIDTH bound to: 1 - type: integer 
	Parameter din8_WIDTH bound to: 1 - type: integer 
	Parameter din9_WIDTH bound to: 1 - type: integer 
	Parameter din10_WIDTH bound to: 1 - type: integer 
	Parameter din11_WIDTH bound to: 1 - type: integer 
	Parameter din12_WIDTH bound to: 1 - type: integer 
	Parameter din13_WIDTH bound to: 1 - type: integer 
	Parameter din14_WIDTH bound to: 1 - type: integer 
	Parameter din15_WIDTH bound to: 1 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'image_core_mux_16hbi' (33#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_mux_16hbi.v:11]
INFO: [Synth 8-6157] synthesizing module 'image_core_mul_muibs' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_mul_muibs.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_mul_muibs_DSP48_0' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_mul_muibs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'image_core_mul_muibs_DSP48_0' (34#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_mul_muibs.v:4]
INFO: [Synth 8-6155] done synthesizing module 'image_core_mul_muibs' (35#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_mul_muibs.v:14]
INFO: [Synth 8-6157] synthesizing module 'image_core_mul_mujbC' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_mul_mujbC.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 15 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'image_core_mul_mujbC_DSP48_1' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_mul_mujbC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'image_core_mul_mujbC_DSP48_1' (36#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_mul_mujbC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'image_core_mul_mujbC' (37#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_mul_mujbC.v:14]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:633]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:659]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:721]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:733]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:739]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:743]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:785]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:823]
INFO: [Synth 8-6155] done synthesizing module 'sin_or_cos_float_s' (38#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'HoughSortDescent' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughSortDescent.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state8 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state9 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state10 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughSortDescent.v:63]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughSortDescent.v:445]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughSortDescent.v:473]
INFO: [Synth 8-6155] done synthesizing module 'HoughSortDescent' (39#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughSortDescent.v:10]
INFO: [Synth 8-6157] synthesizing module 'image_core_fadd_3pcA' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_fadd_3pcA.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_core_ap_fadd_2_full_dsp_32' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_fadd_2_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_fadd_2_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'image_core_ap_fadd_2_full_dsp_32' (57#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_fadd_2_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'image_core_fadd_3pcA' (58#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_fadd_3pcA.v:11]
INFO: [Synth 8-6157] synthesizing module 'image_core_fmul_3qcK' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_fmul_3qcK.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_core_ap_fmul_0_max_dsp_32' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_fmul_0_max_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_fmul_0_max_dsp_32.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'image_core_ap_fmul_0_max_dsp_32' (66#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_fmul_0_max_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'image_core_fmul_3qcK' (67#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_fmul_3qcK.v:11]
INFO: [Synth 8-6157] synthesizing module 'image_core_sitofprcU' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_sitofprcU.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_core_ap_sitofp_0_no_dsp_32' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_sitofp_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_sitofp_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'image_core_ap_sitofp_0_no_dsp_32' (76#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_sitofp_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'image_core_sitofprcU' (77#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_sitofprcU.v:11]
INFO: [Synth 8-6157] synthesizing module 'image_core_fptrunsc4' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_fptrunsc4.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_core_ap_fptrunc_0_no_dsp_64' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_fptrunc_0_no_dsp_64.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_fptrunc_0_no_dsp_64.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'image_core_ap_fptrunc_0_no_dsp_64' (81#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_fptrunc_0_no_dsp_64.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'image_core_fptrunsc4' (82#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_fptrunsc4.v:11]
INFO: [Synth 8-6157] synthesizing module 'image_core_fpext_tde' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_fpext_tde.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_core_ap_fpext_0_no_dsp_32' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_fpext_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_fpext_0_no_dsp_32.vhd:192]
INFO: [Synth 8-256] done synthesizing module 'image_core_ap_fpext_0_no_dsp_32' (83#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'image_core_fpext_tde' (84#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_fpext_tde.v:11]
INFO: [Synth 8-6157] synthesizing module 'image_core_dmul_6udo' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_dmul_6udo.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_core_ap_dmul_2_max_dsp_64' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_dmul_2_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_dmul_2_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'image_core_ap_dmul_2_max_dsp_64' (86#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_dmul_2_max_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'image_core_dmul_6udo' (87#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_dmul_6udo.v:11]
INFO: [Synth 8-6157] synthesizing module 'image_core_ddiv_6vdy' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_ddiv_6vdy.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_core_ap_ddiv_13_no_dsp_64' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_ddiv_13_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 13 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_ddiv_13_no_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'image_core_ap_ddiv_13_no_dsp_64' (92#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_ddiv_13_no_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'image_core_ddiv_6vdy' (93#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_ddiv_6vdy.v:11]
INFO: [Synth 8-6157] synthesizing module 'image_core_uitodpwdI' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_uitodpwdI.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'image_core_ap_uitodp_1_no_dsp_32' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_uitodp_1_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_uitodp_1_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'image_core_ap_uitodp_1_no_dsp_32' (94#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/ip/image_core_ap_uitodp_1_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'image_core_uitodpwdI' (95#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_uitodpwdI.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2199]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2203]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2217]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2219]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2221]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2223]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2225]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2279]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2283]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2287]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2303]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2349]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2365]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2383]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2389]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2391]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2407]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2409]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2411]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2413]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2513]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2625]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2627]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2629]
INFO: [Synth 8-6155] done synthesizing module 'HoughLinesStandard' (96#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:10]
INFO: [Synth 8-6157] synthesizing module 'Array2Mat' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Array2Mat.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state5 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Array2Mat.v:95]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Array2Mat.v:490]
INFO: [Synth 8-6155] done synthesizing module 'Array2Mat' (97#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Array2Mat.v:10]
INFO: [Synth 8-6157] synthesizing module 'Mat2AXIvideo' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Mat2AXIvideo.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0100 
	Parameter ap_ST_fsm_state6 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Mat2AXIvideo.v:84]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Mat2AXIvideo.v:270]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Mat2AXIvideo.v:296]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Mat2AXIvideo.v:322]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Mat2AXIvideo.v:384]
INFO: [Synth 8-6155] done synthesizing module 'Mat2AXIvideo' (98#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Mat2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w32_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d2_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w32_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A_shiftReg' (99#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w32_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d2_A' (100#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w32_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w32_d4_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w32_d4_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w32_d4_A.v:11]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A_shiftReg' (101#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w32_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w32_d4_A' (102#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w32_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d5_A' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w1_d5_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d5_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w1_d5_A.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d5_A_shiftReg' (103#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w1_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d5_A' (104#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w1_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d5_A' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w8_d5_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d5_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w8_d5_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d5_A_shiftReg' (105#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w8_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d5_A' (106#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w8_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w8_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w8_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A_shiftReg' (107#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2_A' (108#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w16_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w16_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (109#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (110#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w1_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w1_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A_shiftReg' (111#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w1_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A' (112#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w1_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2Arryd2' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/start_for_Mat2Arryd2.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2Arryd2_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/start_for_Mat2Arryd2.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2Arryd2_shiftReg' (113#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/start_for_Mat2Arryd2.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2Arryd2' (114#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/start_for_Mat2Arryd2.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIzec' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/start_for_Mat2AXIzec.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'start_for_Mat2AXIzec_shiftReg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/start_for_Mat2AXIzec.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIzec_shiftReg' (115#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/start_for_Mat2AXIzec.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Mat2AXIzec' (116#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/start_for_Mat2AXIzec.v:45]
WARNING: [Synth 8-6014] Unused sequential element AXIvideo2Mat_U0_ap_ready_count_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core.v:796]
WARNING: [Synth 8-6014] Unused sequential element Block_Mat_exit6_proc_U0_ap_ready_count_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core.v:804]
INFO: [Synth 8-6155] done synthesizing module 'image_core' (117#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_image_core_0_0' (118#1) [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ip/design_1_image_core_0_0/synth/design_1_image_core_0_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized126 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design norm_zero_det__parameterized0 has unconnected port DIST[10]
WARNING: [Synth 8-3331] design norm_zero_det__parameterized0 has unconnected port DIST[9]
WARNING: [Synth 8-3331] design norm_zero_det__parameterized0 has unconnected port DIST[8]
WARNING: [Synth 8-3331] design norm_zero_det__parameterized0 has unconnected port DIST[7]
WARNING: [Synth 8-3331] design norm_zero_det__parameterized0 has unconnected port DIST[6]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized80 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized80 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized80 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized80 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized80 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized26 has unconnected port B[63]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized23 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized96 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized96 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized96 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized96 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized96 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[62]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[61]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[60]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[59]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[58]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[57]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[56]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[55]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[54]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[53]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[52]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[51]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[50]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[49]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[48]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[47]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[46]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[45]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[44]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[43]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[42]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[41]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[40]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[39]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[38]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[37]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[36]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[35]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[34]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[33]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[32]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[31]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 756.648 ; gain = 407.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 756.648 ; gain = 407.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 756.648 ; gain = 407.336
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6747 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ip/design_1_image_core_0_0/constraints/image_core_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ip/design_1_image_core_0_0/constraints/image_core_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/FPGA/project/Vivado/Hough_Line/image_process.runs/design_1_image_core_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/FPGA/project/Vivado/Hough_Line/image_process.runs/design_1_image_core_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  FDE => FDRE: 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1220.047 ; gain = 4.180
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 1220.047 ; gain = 870.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 1220.047 ; gain = 870.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  F:/FPGA/project/Vivado/Hough_Line/image_process.runs/design_1_image_core_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:00 . Memory (MB): peak = 1220.047 ; gain = 870.734
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'image_core_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'image_core_ctrl_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_210_reg' and it is trimmed from '18' to '17' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Mat2Array2D.v:212]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_182_reg' and it is trimmed from '18' to '17' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/Mat2Array2D.v:200]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
WARNING: [Synth 8-3936] Found unconnected internal register 'p_Val2_in_reg_195_reg' and it is trimmed from '29' to '28' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieee.v:226]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_1_reg_491_reg' and it is trimmed from '2' to '1' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/scaled_fixed2ieee.v:263]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_s_fu_388_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_11_fu_417_p2" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond_fu_271_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_s_fu_388_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_11_fu_417_p2" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "exitcond_fu_271_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_6_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_478_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 5 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element result_V_reg_1135_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:271]
WARNING: [Synth 8-6014] Unused sequential element Med_V_reg_1017_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:443]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_13_reg_1090_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:468]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
INFO: [Synth 8-5546] ROM "tmp_6_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_478_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_fu_348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_cast_cast_cast_fu_875_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_reg_2255_reg' and it is trimmed from '18' to '17' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:1150]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond5_i_fu_1452_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_652_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_i_fu_670_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_i_fu_1304_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_i_fu_1314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_1489_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_61_i_fu_721_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_90_i_fu_767_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_67_i_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_865_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_108_i_fu_1068_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1093_p2" won't be mapped to RAM because it is too sparse
DSP Debug: swapped A/B pins for adder 000001614CD1CB90
DSP Debug: swapped A/B pins for adder 000001614CD1C410
DSP Debug: swapped A/B pins for adder 000001614CD1CB90
DSP Debug: swapped A/B pins for adder 000001614CD1C410
INFO: [Synth 8-5546] ROM "exitcond5_i_fu_1452_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_652_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_i_fu_670_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_75_i_fu_1304_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_i_fu_1314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_1489_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_61_i_fu_721_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_90_i_fu_767_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_67_i_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_865_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_108_i_fu_1068_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1093_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sel_tmp3_v_i_fu_1757_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_593_p1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w1_d5_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/fifo_w8_d5_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/start_for_Mat2AXIzec.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'image_core_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'image_core_ctrl_s_axi'
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:08 . Memory (MB): peak = 1220.047 ; gain = 870.734
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_fadd_3pcA_U50/image_core_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_fadd_3pcA_U50/image_core_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_fadd_3pcA_U50/image_core_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_fadd_3pcA_U50/image_core_ap_fadd_2_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_fadd_3pcA_U50/image_core_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_fadd_3pcA_U50/image_core_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_fmul_3qcK_U51/image_core_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_fmul_3qcK_U51/image_core_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_fmul_3qcK_U51/image_core_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_fmul_3qcK_U51/image_core_ap_fmul_0_max_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized16) to 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized28) to 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized28) to 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[0].DIST_OVER_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_sitofprcU_U52/image_core_ap_sitofp_0_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NEED_Z_DET.Z_DET/ENCODE[1].DIST_OVER_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_fptrunsc4_U53/image_core_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_fptrunsc4_U53/image_core_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_fptrunsc4_U53/image_core_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_fptrunsc4_U53/image_core_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_fptrunsc4_U53/image_core_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_fptrunsc4_U53/image_core_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_fptrunsc4_U53/image_core_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_fptrunsc4_U53/image_core_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_fptrunsc4_U53/image_core_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_fptrunsc4_U53/image_core_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_fptrunsc4_U53/image_core_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_DEL' (delay__parameterized16) to 'inst/HoughLinesStandard_U0/image_core_fptrunsc4_U53/image_core_ap_fptrunc_0_no_dsp_64_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'image_core_fpext_tde:/image_core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'image_core_fpext_tde:/image_core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'image_core_fpext_tde:/image_core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'image_core_fpext_tde:/image_core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'image_core_fpext_tde:/image_core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'image_core_fpext_tde:/image_core_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_dmul_6udo_U56/image_core_ap_dmul_2_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_dmul_6udo_U56/image_core_ap_dmul_2_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_dmul_6udo_U56/image_core_ap_dmul_2_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_dmul_6udo_U56/image_core_ap_dmul_2_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_dmul_6udo_U56/image_core_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_dmul_6udo_U56/image_core_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_dmul_6udo_U56/image_core_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_dmul_6udo_U56/image_core_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_dmul_6udo_U56/image_core_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized16) to 'inst/HoughLinesStandard_U0/image_core_dmul_6udo_U56/image_core_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_dmul_6udo_U56/image_core_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized61) to 'inst/HoughLinesStandard_U0/image_core_dmul_6udo_U56/image_core_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_dmul_6udo_U56/image_core_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized61) to 'inst/HoughLinesStandard_U0/image_core_dmul_6udo_U56/image_core_ap_dmul_2_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[28].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[30].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[31].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[30].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[32].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[30].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[40].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[40].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[40].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[48].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].ND_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].ND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[0].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[6].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[7].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[8].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[11].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[12].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[10].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[13].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[16].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[17].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[15].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[18].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[21].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[22].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[20].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[23].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[27].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[28].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[30].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[31].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[30].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[32].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[30].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[36].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[37].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[35].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[38].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[40].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[41].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[40].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[42].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[40].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[43].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[48].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[51].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[52].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[50].MANT_DEL' (delay__parameterized63) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[53].MANT_DEL'
INFO: [Synth 8-223] decloning instance 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/HoughLinesStandard_U0/image_core_ddiv_6vdy_U57/image_core_ap_ddiv_13_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |HoughLinesStandard__GB0 |           1|     22537|
|2     |HoughLinesStandard__GB1 |           1|     16862|
|3     |HoughLinesStandard__GB2 |           1|     12219|
|4     |image_core__GC0         |           1|      5506|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '13' to '12' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-3936] Found unconnected internal register 'B' and it is trimmed from '13' to '12' bits. [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_67_i_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_61_i_fu_721_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp1_fu_1093_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_90_i_fu_767_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_108_i_fu_1068_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_865_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_571/tmp_8_fu_478_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_571/tmp_6_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_571/tmp_7_fu_348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_556/tmp_8_fu_478_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_556/tmp_6_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_556/tmp_7_fu_348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:709]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:709]
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element p_0_out was removed. 
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'image_core_ddiv_6vdy_U57/ce_r_reg' into 'image_core_dmul_6udo_U56/ce_r_reg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_ddiv_6vdy.v:53]
INFO: [Synth 8-4471] merging register 'image_core_uitodpwdI_U58/ce_r_reg' into 'image_core_dmul_6udo_U56/ce_r_reg' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_uitodpwdI.v:46]
WARNING: [Synth 8-6014] Unused sequential element image_core_ddiv_6vdy_U57/ce_r_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_ddiv_6vdy.v:53]
WARNING: [Synth 8-6014] Unused sequential element image_core_uitodpwdI_U58/ce_r_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_uitodpwdI.v:46]
INFO: [Synth 8-5546] ROM "exitcond4_i_fu_670_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2299]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2277]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_s_reg_2331_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:1227]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_3_reg_2347_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:1214]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2299]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:2277]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element tabSin_V_load_reg_2337_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:1208]
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5545] ROM "tmp_s_fu_388_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_11_fu_417_p2" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5545] ROM "tmp_s_fu_388_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_11_fu_417_p2" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'x_assign_reg_2199_reg[31:0]' into 'x_assign_reg_2199_reg[31:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:704]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_571/loc_V_1_reg_995_reg[22:0]' into 'grp_sin_or_cos_float_s_fu_571/loc_V_1_reg_995_reg[22:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:450]
INFO: [Synth 8-4471] merging register 'x_assign_reg_2199_reg[31:0]' into 'x_assign_reg_2199_reg[31:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:704]
INFO: [Synth 8-4471] merging register 'grp_sin_or_cos_float_s_fu_556/loc_V_1_reg_995_reg[22:0]' into 'grp_sin_or_cos_float_s_fu_556/loc_V_1_reg_995_reg[22:0]' [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:450]
WARNING: [Synth 8-6014] Unused sequential element x_assign_reg_2199_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:704]
WARNING: [Synth 8-6014] Unused sequential element grp_sin_or_cos_float_s_fu_571/loc_V_1_reg_995_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:450]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element x_assign_reg_2199_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/HoughLinesStandard.v:704]
WARNING: [Synth 8-6014] Unused sequential element grp_sin_or_cos_float_s_fu_556/loc_V_1_reg_995_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:450]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_108_i_fu_1068_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_90_i_fu_767_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "icmp1_fu_1093_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_571/tmp_8_fu_478_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_571/tmp_6_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_571/tmp_7_fu_348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_556/tmp_8_fu_478_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_556/tmp_6_fu_473_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "grp_sin_or_cos_float_s_fu_556/tmp_7_fu_348_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_61_i_fu_721_p2" won't be mapped to RAM because address size (63) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_67_i_fu_840_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_865_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element grp_sin_or_cos_float_s_fu_571/tmp_24_i_reg_1095_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:469]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element A was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element grp_sin_or_cos_float_s_fu_556/tmp_24_i_reg_1095_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:469]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_mul_mujbC.v:9]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_mul_mujbC.v:9]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:719]
WARNING: [Synth 8-6014] Unused sequential element B was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/sin_or_cos_float_s.v:757]
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal out_bits_V_U/scaled_fixed2ieeebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal out_bits_V_U/scaled_fixed2ieeebkb_ram_U/ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element array_val_U/image_core_array_xdS_memcore_U/image_core_array_xdS_memcore_ram_U/q0_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_array_xdS_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element array_val_U/image_core_array_xdS_memcore_U/image_core_array_xdS_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element lines_U/image_core_lines_memcore_U/image_core_lines_memcore_ram_U/q0_reg was removed.  [f:/FPGA/project/Vivado/Hough_Line/image_process.srcs/sources_1/bd/design_1/ipshared/8b32/hdl/verilog/image_core_lines_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element lines_U/image_core_lines_memcore_U/image_core_lines_memcore_ram_U/ram_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_uitodpwdI_U58/image_core_ap_uitodp_1_no_dsp_32_u/U0 /i_synth/\FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[47] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_dmul_6udo_U56/din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/HoughLinesStandard_U0i_4_1/\image_core_ddiv_6vdy_U57/din1_buf1_reg[22] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_67' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_49' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_48' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_47' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_46' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_45' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_44' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_43' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_42' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_41' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_40' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_39' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_38' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_37' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_36' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_35' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_34' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_33' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_4_50'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_17' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_16' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_15' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_14' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_13' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_12' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_11' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_10' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_9' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_8' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_7' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_6' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_5' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_4' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_3' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_2' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_1' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_0' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_4_18'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_64' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_63' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_62' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_61' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_60' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_59' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_58' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_57' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_56' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_55' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_54' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_53' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_52' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_51' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_1_reg_454_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_32' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_31' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_30' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_29' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_28' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_27' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_26' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_25' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_24' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_23' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_22' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_21' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_20' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/i_4_19' (FDRE) to 'inst/HoughLinesStandard_U0i_4_1/i_op_assign_reg_476_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[0]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[2]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[4]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[5]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[7]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[8]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[9]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[10]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[13]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[16]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[18]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[19]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[21]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[22]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[23]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[25]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[28]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[29]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[31]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[34]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[41]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[42]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[43]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[44]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[46]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[47]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[49]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[50]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[52]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[53]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[54]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[55]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[56]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[57]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[58]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/HoughLinesStandard_U0i_4_1/image_core_dmul_6udo_U56/din1_buf1_reg[59]' (FD) to 'inst/HoughLinesStandard_U0i_4_1/image_core_uitodpwdI_U58/dout_r_reg[63]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized9.
INFO: [Synth 8-3332] Sequential element (RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[51]) is unused and will be removed from module flt_div_mant.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][3]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][2]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][1]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized11.
INFO: [Synth 8-3332] Sequential element (FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.sign_op_reg) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized13.
WARNING: [Synth 8-3332] Sequential element (sin_or_cos_float_dEe_rom_U/q0_reg[0]) is unused and will be removed from module sin_or_cos_float_dEe__1.
WARNING: [Synth 8-3332] Sequential element (sin_or_cos_float_fYi_rom_U/q0_reg[14]) is unused and will be removed from module sin_or_cos_float_fYi__1.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[4]) is unused and will be removed from module scaled_fixed2ieee__1.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[3]) is unused and will be removed from module scaled_fixed2ieee__1.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[2]) is unused and will be removed from module scaled_fixed2ieee__1.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[1]) is unused and will be removed from module scaled_fixed2ieee__1.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[0]) is unused and will be removed from module scaled_fixed2ieee__1.
WARNING: [Synth 8-3332] Sequential element (sin_or_cos_float_dEe_rom_U/q0_reg[0]) is unused and will be removed from module sin_or_cos_float_dEe.
WARNING: [Synth 8-3332] Sequential element (sin_or_cos_float_fYi_rom_U/q0_reg[14]) is unused and will be removed from module sin_or_cos_float_fYi.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[4]) is unused and will be removed from module scaled_fixed2ieee.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[3]) is unused and will be removed from module scaled_fixed2ieee.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[2]) is unused and will be removed from module scaled_fixed2ieee.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[1]) is unused and will be removed from module scaled_fixed2ieee.
WARNING: [Synth 8-3332] Sequential element (p_Val2_in_reg_195_reg[0]) is unused and will be removed from module scaled_fixed2ieee.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module image_core_sitofprcU.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module image_core_sitofprcU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:54 . Memory (MB): peak = 1220.047 ; gain = 870.734
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_2/grp_sin_or_cos_float_s_fu_571/grp_scaled_fixed2ieee_fu_218/i_4_1/out_bits_V_U/scaled_fixed2ieeebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_2/grp_sin_or_cos_float_s_fu_556/grp_scaled_fixed2ieee_fu_218/i_4_1/out_bits_V_U/scaled_fixed2ieeebkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_2/i_4_0/tabCos_V_U/HoughLinesStandarlbW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_2/i_4_1/tabSin_V_U/HoughLinesStandarlbW_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_1_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_3_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_24 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_25 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_26 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_27 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_28 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_29 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_30 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/HoughLinesStandard_U0i_4_3/sort_buf_U/i_4_0/HoughLinesStandarocq_ram_U/ram_reg_5_31 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |HoughLinesStandard__GB0 |           1|     13297|
|2     |HoughLinesStandard__GB1 |           1|     13341|
|3     |HoughLinesStandard__GB2 |           1|      7837|
|4     |image_core__GC0         |           1|      3506|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:55 ; elapsed = 00:02:07 . Memory (MB): peak = 1304.789 ; gain = 955.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:12 . Memory (MB): peak = 1350.070 ; gain = 1000.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |HoughLinesStandard__GB0 |           1|     13297|
|2     |HoughLinesStandard__GB1 |           1|     13341|
|3     |HoughLinesStandard__GB2 |           1|      7837|
|4     |image_core__GC0         |           1|      3506|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:12 ; elapsed = 00:02:24 . Memory (MB): peak = 1447.293 ; gain = 1097.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_4_7530 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_7532 is driving 256 big block pins (URAM, BRAM and DSP loads). Created 26 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_7533 is driving 256 big block pins (URAM, BRAM and DSP loads). Created 26 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/accum_address1 [0] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/accum_address1 [1] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/accum_address1 [2] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/accum_address1 [3] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/accum_address1 [4] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/accum_address1 [5] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/accum_address1 [6] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/accum_address1 [7] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/accum_address1 [8] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/accum_address1 [9] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/accum_address1 [10] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/accum_address1 [11] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/accum_address1 [12] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/accum_address1 [13] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/accum_address1 [14] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_5129 is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_5131 is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_5133 is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_5135 is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_5137 is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_5139 is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_5141 is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_5143 is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_5145 is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_5147 is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_5149 is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_5151 is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_5153 is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_5155 is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_5157 is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net n_4_7543 is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [0] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [1] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [2] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [3] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [4] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [5] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [6] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [7] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [8] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [9] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [10] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [11] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [12] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [13] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [14] is driving 224 big block pins (URAM, BRAM and DSP loads). Created 23 replicas of its driver. 
INFO: [Synth 8-6064] Net \HoughLinesStandard_U0/sort_buf_address0 [15] is driving 192 big block pins (URAM, BRAM and DSP loads). Created 20 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:02:27 . Memory (MB): peak = 1447.293 ; gain = 1097.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:02:27 . Memory (MB): peak = 1447.293 ; gain = 1097.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:19 ; elapsed = 00:02:31 . Memory (MB): peak = 1447.293 ; gain = 1097.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:19 ; elapsed = 00:02:31 . Memory (MB): peak = 1447.293 ; gain = 1097.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:19 ; elapsed = 00:02:31 . Memory (MB): peak = 1447.293 ; gain = 1097.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 1447.293 ; gain = 1097.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   557|
|2     |DSP48E1    |     3|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_10 |     3|
|5     |DSP48E1_11 |     1|
|6     |DSP48E1_12 |     2|
|7     |DSP48E1_13 |     8|
|8     |DSP48E1_14 |     6|
|9     |DSP48E1_15 |     4|
|10    |DSP48E1_16 |     1|
|11    |DSP48E1_17 |     1|
|12    |DSP48E1_2  |     2|
|13    |DSP48E1_3  |     1|
|14    |DSP48E1_4  |     1|
|15    |DSP48E1_5  |     1|
|16    |DSP48E1_6  |     2|
|17    |DSP48E1_7  |     2|
|18    |DSP48E1_8  |     5|
|19    |DSP48E1_9  |     1|
|20    |LUT1       |   510|
|21    |LUT2       |  3950|
|22    |LUT3       |  1114|
|23    |LUT4       |  1958|
|24    |LUT5       |  1543|
|25    |LUT6       |  3033|
|26    |MUXCY      |  3391|
|27    |MUXF7      |   204|
|28    |MUXF8      |    94|
|29    |RAM16X1S   |    14|
|30    |RAMB18E1   |     2|
|31    |RAMB18E1_2 |     1|
|32    |RAMB36E1   |     2|
|33    |RAMB36E1_1 |    96|
|34    |RAMB36E1_2 |    96|
|35    |RAMB36E1_3 |    32|
|36    |RAMB36E1_4 |   112|
|37    |RAMB36E1_5 |   112|
|38    |RAMB36E1_6 |    40|
|39    |SRL16E     |   165|
|40    |XORCY      |  3307|
|41    |FDE        |    11|
|42    |FDRE       |  5236|
|43    |FDSE       |    71|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 1447.293 ; gain = 1097.980
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 210 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:30 ; elapsed = 00:02:05 . Memory (MB): peak = 1447.293 ; gain = 634.582
Synthesis Optimization Complete : Time (s): cpu = 00:02:19 ; elapsed = 00:02:32 . Memory (MB): peak = 1447.293 ; gain = 1097.980
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 933 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 908 instances
  FDE => FDRE: 11 instances
  RAM16X1S => RAM32X1S (RAMS32): 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
968 Infos, 292 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:32 ; elapsed = 00:02:46 . Memory (MB): peak = 1447.293 ; gain = 1109.449
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/FPGA/project/Vivado/Hough_Line/image_process.runs/design_1_image_core_0_0_synth_1/design_1_image_core_0_0.dcp' has been generated.
