// Seed: 2315411312
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input wire id_4,
    input supply0 id_5
);
  wire id_7;
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd72
) (
    input tri id_0,
    input uwire id_1,
    output supply0 id_2,
    input uwire id_3,
    output uwire id_4,
    output wor id_5,
    input wor _id_6,
    input tri id_7,
    input supply1 id_8,
    output wire id_9,
    output wire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input tri id_14,
    input wand id_15,
    input supply0 id_16,
    input uwire id_17,
    input uwire id_18,
    input tri id_19
);
  wire [-1 : id_6] id_21;
  initial assert (-1'h0);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_15,
      id_3,
      id_3,
      id_19
  );
endmodule
