# **Digital-electronics-1**
# **Laboratory #5**


------------------------------------------------------------------------
## **Exercise 1: Preparation tasks**

### **Connection of push buttons on Nexys A7 board**
![Nexys A7 board](https://github.com/TaaviSalum/Digital-electronics-1/blob/main/Labs/05-counter/Pictures/Ex1.png)


### **Table with calculated values**
**Time interval** | **Number of clk periods** | **Number of clk periods in hex** | **Number of clk periods in binary** 
--- | --- | --- | --- 
2 ms | 200 000 | x"3_0d40" | b"0011_0000_1101_0100_0000"  
4 ms | 400 000 | x"6_1A80" | b"0110_0001_1010_1000_0000" 
10 ms | 1 000 000  | x"F_4240" | b"1111_0100_0010_0100_0000" 
250 ms | 250 000 000 | x"EE6_B280" | b"1110_1110_0110_1011_0010_1000_0000" 
500 ms | 500 000 000 | x"1DCD_6500" | b"0001_1101_1100_1101_0110_0101_0000_0000" 
1 sec | 1 000 000 000 | x"3B9A_CA00" | b"0011_1011_1001_1010_1100_1010_0000_0000" 






------------------------------------------------------------------------
## **Exercise 2: Bidirectional counter**

### **VHDL code of the process:**
```vhdl 

```

### **VHDL reset and stimulus processes from testbench file:**
```vhdl 

```

### **Simulated time waveforms**
![Simulated time waveforms](https://github.com/TaaviSalum/Digital-electronics-1/blob/main/Labs/05-counter/Pictures/Ex2.png)





------------------------------------------------------------------------
## **Exercise 3: Top level**

### **VHDL code from source file**
```vhdl 

```

### **Sketch of the top layer:**
![Sketch of the top layer](https://github.com/TaaviSalum/Digital-electronics-1/blob/main/Labs/05-counter/Pictures/Ex3.png)





------------------------------------------------------------------------