 -axilite single port SRAM

d274c73cb72fbfd95eb879ae6aa666606c182a6d

https://github.com/alexforencich/verilog-axi
