module top_module (
    input a,
    input b,
    output q
);

// Implement the logic AND gate between the two inputs a and b
assign q = a & b;

endmodule
