// Seed: 1017545584
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wor id_4
);
  parameter id_6 = -1;
  wire [-1 : 1] id_7["" : 1];
  assign id_0 = id_7 == -1;
  assign module_1.id_16 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd86
) (
    input wand id_0,
    output uwire id_1
    , id_18,
    input supply0 id_2,
    input tri0 id_3,
    output wor id_4,
    input uwire id_5,
    output wor id_6,
    output supply1 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input tri0 id_10,
    output logic id_11,
    input uwire id_12[1  &&  id_13 : 1],
    input supply1 _id_13,
    output uwire id_14,
    output wor id_15,
    input tri0 id_16
);
  wire id_19, id_20;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_12,
      id_5,
      id_1
  );
  assign id_11 = id_12;
  for (id_21 = -1; {id_10{(id_16)}}; id_11 = -1) wire id_22, id_23, id_24;
  assign id_21 = id_22;
endmodule
