// Seed: 586454153
module module_0 (
    output supply0 id_0,
    output wand id_1,
    input wire id_2,
    input supply1 id_3,
    output supply0 id_4,
    input supply1 id_5,
    output uwire id_6,
    input supply0 id_7,
    output wire id_8
);
  logic [7:0] id_10;
  wire id_11;
  assign id_10[!(1'b0)] = id_5 - id_7;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4
    , id_11,
    input uwire id_5,
    input supply0 id_6,
    output tri id_7,
    input uwire id_8,
    output tri id_9
);
  wand id_12;
  module_0(
      id_9, id_7, id_8, id_5, id_9, id_5, id_9, id_3, id_7
  );
  assign id_12 = (1) == id_4;
endmodule
