{"path":"sem5/VLSI1/VRL/extra/Top-Down-Digital-VLSI-Design/Index_2015_Top-Down-Digital-VLSI-Design.pdf","text":"Index Note: Page numbers in italics refer to figures and tables. Symbols δ delay VHDL, 209 ⊤, see response acquisition ⊤ △, see stimulus application △ @term SysVer, 250 # term SysVer, 250, 276 ‘ifdef SysVer, 256 1’s complement (1’C), 248, 374, 473 2’s complement (2’C), 203, 205, 248, 448, 473 7400 family, 5 A Abelian (semi)group, 170, 171 abstract, see cell abstract, 1 acknowledge line, 450 active edge, 396, 402, 441, 497 active-low, 384, 498 actual responses, 308, 341 Ada, 191 adaptive computing, see reconfigurable processing unit, 63 add-compare-select, 156 adder, 372, 474 adjacent state assignment, 541 adjustable delay line, 421 after clause VHDL, 209, 276 aggregate computation, 142 agility, 61, 63 algebraic field, 170, 171 algebraic structure, 170 algebraic transform, 116, 142, 155 algorithm, 66 algorithm transform, 87 all bits (shorthand notation), see rest of the bits, 179 allocation, 25 Alpha processor, 412, 419 always_comb SysVer, 238, 251 always_ff SysVer, 238, 251 Anceau diagram, 354, 394 AND-plane, 491 antifuse, 44, 54 aperture time, see data-call window, 473 appl.-spec. instruction set processor (ASIP), 77 appl.-spec. progr. platform (ASPP), see platform IC, 63 application-specific integrated circuit (ASIC), 5 architecture, 66 architecture body VHDL, 187, 194, 223 architecture synthesis, 16 architecture transform, 89 area efficiency, 120 area occupation, 487 Ariane 5, 321 arithmetic/logic unit (ALU), 38 arrangement physical, 21 array VHDL, 227 array attribute VHDL, 227, 344 ASIC on demand, see architecture agility, 63 assertion, 310, 338, 340 statement SysVer, 311, 313 VHDL, 216, 276, 313 assertion-based verification, 249, 310 associativity transform, 116, 129, 140 asynchronous clocking, 360, 367, 454 asynchronous reset, see reset, 357 asynchronous state machine (ASM), 360 AT-plane, 109, 276 AT-product, 54, 96, 101, 104, 109, 119 attribute VHDL array, 227, 344 VHDL signal, 216 autocorrelation function, 88 automated test equipment (ATE), 27, 122, 307, 333, 334 automatic test pattern generation (ATPG), 319 automaton, see finite state machine (FSM), 523 automaton without output, 526 average magnitude difference function (AMDF), 88 565 566 Index B back-annotation, 183, 255, 297 back-end design, 20 bandgap, 549, 550 bang-bang PLL, 430 base, 260, 473 behavioral model, 20, 194, 240, 480 best in class tool, 33 BiCMOS, 35 bidirectional, 235, 236 bus, 349 pad, 122 binary, 477 binding, 26 VHDL, 223 bipartite graph, 404 bistable, 9, 494–506 bit-serial architecture, 150 bit-true model, 25, 90 bivalent, 477 BJT, 35 black box, 20, 230 black box probing, 317 block diagram, 25, 165, 282 block isolation, 27 blocking assignment SysVer, 251 book, 13 Boolean algebra, 170, 172 complement, see logic inverse, 473 optimization, 262 bottom-up, 189 breakout, 39 bubble pushing, 483, 489 built-in self test (BIST), 27, 340 bus, 39, 163, 201, 236, 245 butterfly, 113 C C language, 291 capacitive load, 219, 254 carbon, 548 carbon nanotube (CNT), 550 carbon-doped oxide (CDO), 551 carrier mobility, 549 case-(in)sensitive SysVer, 235 VHDL, 187 casing HDL, 388 cell, 12, 31, 39 cell abstract, 32 cell library, 12, 31, 401 cell outline, see cell abstract, 1 Cell processor, 422 cell-based design, 12 chain/tree conversion, see associativity transform, 63 checkerboard test, 322 chip, 4 chip assembly, 29 cipher block chaining (CBC), 143, 145 circuit size, 4, 63, 95 circuit synthesis, see HDL synthesis, 1 circuit under test (CUT), 307 circular path, 93 classes, 341 SysVer, 259 clear synchronous, 193, 238, 370, 498 clear box probing, 317 clock, 97, 341, 360, 370, 515 boundary, 360, 447, 457 chopping, 374 distribution, 368, 415–422 delay, 393, 424–431 network, 281, 392, 410 domain, 360, 392, 393, 423, 447, 458, 463 domain crossing (CDC), see clock boundary, 445 driver, 419 frequency, 109 gating, 267, 281, 366, 375, 419, 432–440, 443 input, 496 jitter, see jitter, 391 period, 97, 277, 396 pulse width minimum, 516 ramp time, 416, 468 maximum, 516 skew, 393 analysis, 421 scheduling, 392 tree generation, 420, 436, 439 clock-to-output delay, 514 Index 567 clocked bistable, 497 circuit, 460 RAM, see synchronous RAM, 473 clocking discipline, 359, 370, 393–415 clockless logic, see self-timed clocking, 357 CMOS dynamic, 35, 72, 366 logic family, 35 static, 35, 201, 492 co-simulation, 257, 313, 328 coarse-grained FPGA, 48 code coverage, 319 inspection, 306 coding guidelines, 300 collective clock buffer, 417 combinational circuit behavior, 185, 213, 478 combinational computation, 98 combinational feedback loop, see zero-latency loop, 473 combinational output, 536 commercial off-the-shelf (COTS) component, see standard part, 1 commodity RAM, 120 commutativity, 117 compiler directive SysVer, 256 complementary data, 447 complete gate set, 104, 485 complex programmable logic device (CPLD), 47 component, 39 component declaration VHDL, 189 component instantiation VHDL, 189 computation cycle, see computation period, 63 computation period, 97 computation rate, 95, 97 concurrency, 185, 190, 207, 211, 237, 249 concurrent assertion, see assertion, 179 concurrent procedure call VHDL, 344 concurrent signal assignment VHDL, 191, 211 conditional clocking, see clock gating, 391 conditional output, see Mealy-type output, 523 conditional signal assignment VHDL, 192 configurable logic cell, 47–50 configuration bit, 41, 43, 48 stream, 43, 60 configuration specification VHDL, 223 conflict, see drive conflict, 179 connected by name, 388 connectivity, 20 connector, 39 constant VHDL, 226 contamination delay, 219, 254, 402, 427, 514 continuous assignment SysVer, 237 control flow, 71, 165 control overhead, 163 control signal, 38, 370 controller, 15, 38, 66, 526 convolutional code, 156 coordinate rotation digital computer (CORDIC), 74, 88, 101 coprocessor, 76, 80 CoReUse, 300 cost per function, 2 costs recurring, 53 counter, 527 counter mode cipher (CTR), 143 coverage analysis, 327 functional, 315–329 synchronization, 454, 470 critical path, 279, 398 crossover current, 365 crosstalk, 392, 510 cycle-based simulation, 366 cycles per data item, 95, 129 D data dependency graph (DDG), 92, 524 data flow, 71, 165 data type SysVer, 243–248, 257, 263 VHDL, 198–206, 226, 263 data-call window, 278, 394, 460, 517 data-to-output delay, see insertion delay, 473, 514 data-valid window, 278, 361, 394 datapath, 15, 38, 55, 66, 77 568 Index datasheet, 32, 400, 416, 462, 468 De Morgan’s theorem, 117, 483 dead state, see lockup, 523 dedicated architecture, 65, 163 delay buffer, 421 delay line, 424, 466 adjustable, 430 delay locked loop (DLL), 429 delay modeling, 209, 250 delay tuning, 365, 367, 415 Delta delay VHDL, 209 design entity VHDL, 187, 279 design file VHDL, 231 design flaw, 43, 308, 315, 454 design flow, 20, 32, 59 design for test (DFT), 27, 438 design library VHDL, 231 design reuse, 179, 300, 368 design review, 439 design rule check (DRC), 29 design unit VHDL, 231 design view, 32 DesignWare, 281, 456 deterministic automaton, 524 device under test (DUT), see circuit under test (CUT), 307 diamond, 548 die, 4 die size, 4 differential and algebraic equation, 295 digital signal processing, 69 direct instantiation VHDL, 189 direct memory access (DMA), 76, 520 direct output, see Medvedev-type output, 523 directed acyclic graph (DAG), 161 directed random verification, 322 Discrete Cosine Transform (DCT), 335 dissociation of signal classes, 370 distributed arithmetic, 152, 154 distributed clock buffers, 419 distributivity, 117 division ring, 170 domain-spec. progr. platform (DSPP), see platform IC, 63 don’t care SysVer “X”, 244 VHDL “-”, 198 don’t care “-”, 343, 477, 540 double data rate (DDR), 402, 431 double-rail, see dual-rail, 473 down-binning, 514 DRAM, 5, 120, 366, 507 drive conflict, 122, 199, 201, 244, 246, 349, 365 drive strength, 199, 244 dual-edge-triggered one-phase clocking, 402, 458 dual-port RAM, 454 dual-rail, 361, 482, 496 duty cycle, 319, 404, 435, 518 correction, 431 dynamic hazard, 509 dynamic logic, see CMOS, dynamic, 1 dynamic programming, 156 dynamic RAM, see DRAM, 473 dynamic voltage and frequency scaling (DVFS), 431 E ECL, 35, 199 edge detector, 374 edge-triggered bistable, 496 elaboration, 224 electrical rule check (ERC), 26 electronic code book (ECB), 101, 142 electronic design automation (EDA), 32, 37 electronic system level (ESL), 18, 182 electrostatic discharge (ESD), 510 enable, 193, 238, 432, 499, 500 end-around carry, 374 endurance, 44, 125 energy efficiency, 53, 63, 117, 160–165, 262, 368, 402, 403, 410, 419, 436, 441 energy per data item, 96 engineering effort, 63 entity declaration VHDL, 187, 189 enumerated type SysVer, 257 VHDL, 226 equivalence functional, see functional equivalence, 523 equivalence transform, 89, 90, 95 equivalent states, see redundant states, 523 Index 569 erratic operation, 357 Euler line, 315 event key of simulation/test, 332, 353 system-level, 69 event queue, 207 SysVer, 249, 253 VHDL, 207, 216 execution time, 207 exhaustive verification, 315 expected responses, 308, 341 explicit state model, 264 Extendable instruction set processor, 81 extension field, 172 external timing, see I/O timing, 391 F fab (semiconductor fabrication plant), 18 fab-lite vendor, 19 fabless vendor, 19 fabric, 9 fabrication process, 7 factoring, 489 fail safe, 535 fall time, see ramp time, 473 fanout, 417 tree, 364, 375 Fast Fourier Transform (FFT), 112 fault coverage, 27 grading, 27 model, 319 simulation, 309 tolerance, 535 feedback bottleneck, 133 feedback loop architecture-level functional, 133 architecture-level nonfunctional, 150 FET, see also MOSFET, 1, 35 field-programmable analog array (FPAA), 56 gate array (FPGA), 47, 304 logic (FPL), 11, 41–492 file VHDL, 226 fine-grained FPGA, 48 finite acceptor, 526 finite field, see Galois field, 63 finite precision arithmetics, 72, 136 finite state machine (FSM), 15, 38, 71, 264, 265, 301, 447, 524–542 FireWire, 385 first-in first-out (FIFO) queue, 288, 314 first-in first-out (FIFO) synchronizer, 454 first-time-right design, 30 flash memory, 44, 124 flattening, 489 flip-flop, 4, 215, 461, 496 D-type, 497 dual-edge-triggered (DETFF), 402 E-type, 432, 499 JK-type, 500 scan-type, 401, 498 single-edge-triggered (SETFF), 396 T-type, 499 floating gate, 44 floating point arithmetics, 72, 90 floating point number, 475 floorplanning, 29 flow control statement, 226 flowchart, 264 FO4 delay, 104, 174 focussed ion-beam (FIB), 30 forbidden interval, 199, 244 forbidden state, 501, 505 formal specification, 304 formal verification, 315 forward-annotation, 297 Fowler-Nordheim tunneling, 44 fractional core, 121 free-running clock, 378 frequency divider, 429 front-end design, 20 front-to-back environment, 33 full adder, 486 full handshaking, 450, 452 full-custom IC, 7 function SysVer, 257 VHDL, 228 function hazard, 376, 509 function latch, 412 functional equivalence, 527–530 functional gauge, see test suite, 308 functionality, 63, 301 fuse, 44 570 Index G gain-bandwidth product, 465 Galois field, 155, 172 gate array, 8 gate delay, 297, 512 gate equivalent (GE), 4, 36, 54, 58, 487 gated reset, 360, 375 general-purpose architecture, 65, 163 general-purpose IC, 5 generate statement SysVer, 255 VHDL, 220, 221 generic VHDL, 219 geometric layout, 11 glitch, 101, 106, 112, 117, 163, 364, 501, 508–512 globally asynchronous locally synchronous (GALS), 368 glue logic, 5, 30 golden model, 305, 334, 350 graceful degradation, 535 graphene, 550 Gray code, see unit-distance code, 445 Gray counter SysVer code, 311 VHDL code, 298 greatest common divisor (gcd), 172 grey box probing, 317 ground bounce, 365, 392, 510 group algebraic, 170, 171 H hafnium oxides, 551 half-frequency clocking, 403 hand layout, 11 handshake protocol, 314, 337, 385, 450–454 hardware accelerator, 306 hardware description language (HDL), 15, 26, 37, 475, 479 hardware procedure, 80 hazard, 279, 364, 508–512, 538 HDL synthesis, 15, 26, 262–274 helper engine, 76 heritage design, 379 hidden bit, 475 hierarchical composition, 186, 234 high-impedance SysVer “Z”, 244 VHDL “Z”, 198 high-level synthesis, see architecture synthesis, 1 hold mode, 497 hold time, 216, 219, 253, 254, 394, 416, 460, 468, 516 negative, 401 hold time fixing, 279, 402, 415, 421 home time, 517 Horner’s scheme, 117 host computer, 76 hot electron injection, 44 hot plug-in, 534 hybrid clock distribution, 421 hysteresis, 503 I I/O timing, 423–431 IC tester, see automated test equipment (ATE), 27, 122, 307, 333, 334 IEEE standard 1076 (VHDL), 181, 199 1076.1 (VHDL-AMS), 294 1076.2, 296 1076.3, 296 1076.4 (VITAL), 218, 387 1076a, 293 1497 (SDF), 297 1800 (SysVer), 182 1164, 199, 215 1532, 79 implementation loss, 89 implication chart algorithm, 532 implicit state model, 264 in-circuit programming, see in-system programming, 41 in-place computation, 112, 113, 156 in-system configuration (ISC), 11, 43, 80 indistiguishable states, see redundant states, 523 industrial control, 69 infinite field, 155 information hiding, 230 information signal, 370 injection-locked oscillator (ILO), 430 input delay timing constraint, 278 input register, see registered input, 391 input-to-output mapping, 309 insertion delay, 517 instance, 39 SysVer, 234 VHDL, 187 Index 571 instruction set, 66, 74, 77, 79 integrated circuit (IC), 4 integrated device manufacturer (IDM), 18 interconnect delay, 297, 417, 419, 512 interface SysVer, 236, 387 interrupt, 76, 520 inverter, 461 involutory, 107 IP module, see virtual component, 1 isomorphic architecture, 94, 126, 163, 165 isomorphic graphs, 94, 527 iteration bound, 134 iterative decomposition, 100, 130 J jitter, 393, 429 jumbled data, 447–450 K Karatsuba multiplication, 117 Karnaugh map, 479 Kibit/Kibyte, 5 L large-scale integration (LSI), 5 latch, 461, 496 D-type, 500 latch fall-through, 405 latch-based circuit, 404, 411, 412 latency, 95, 122, 127, 129, 527, 529 layout design, 29, 32 layout editor, 11 layout extraction, 29, 439 layout rule, 11 layout rule check, see design rule check (DRC), 1 layout versus schematic (LVS), 29 leaf cell, 39 leakage suppression, 281 least common multiple (lcm), 172 least significant bit (LSB), 474 level signaling, see return-to-zero (RZ), 445 level-sensitive bistable, 496 level-sensitive one-phase clocking, 412 level-sensitive scan design (LSSD), 409 level-sensitive two-phase clocking, 404 library, 39 VHDL, 232 library characterization, 32, 174, 416, 468 library vendor, 31 linear feedback shift register (LFSR), 187, 194, 234, 240, 539 linear system, 73 linked state machines, 539 LISA, 79 lithographic square, 124 load synchronous, see clear, 357 lockup, 534 lockup latch, 401 lockup situation, 447 logic SysVer data type, 243 logic equation, 480 logic family, 401 logic hazard, 511 logic inverse, 173, 477 logic minimization, 487 logic one SysVer “1”, 244 VHDL “1”, 198 logic one “1”, 477 logic state, 199, 244 logic system, see multiple value logic system, 179 logic value, 198, 243, 477 logic zero SysVer “0”, 244 VHDL “0”, 198 logic zero “0”, 477 long path, 275 longest path, 95, 127, 133, 157, 262, 371, 372, 398, 514 delay, 104, 129, 278, 413 lookup table (LUT), 9, 42, 48, 50, 71, 74, 142, 153 loop unfolding, 134 M macro, 13 macrocell, 14 generator, 14 maintenance, 218 majority function, 485 majority gate, 503 manufacturability analysis, 29 marginal triggering, 376, 401, 458–466, 505, 517 marketing, 5 mask-programmed gate array (MPGA), see semi-custom IC, 1 master latch, 465 572 Index master wafer, 7 Matlab, 16, 338, 341 matrix inversion, 74 Mealy machine, 374, 524 SysVer code, 270 VHDL code, 267 Mealy-type output, 315, 536 mean time between error (MTBE), 465 medium-scale integration (MSI), 5 Medvedev machine, 526 Medvedev-type output, 536 megacell, 13 memorizing, see sequential circuit behavior, 179, 478 memory, 72, 120, 272, 322 bound, 126, 165 configuration, 120 interleaving, 123 loop, 461, 498 model, 272 refresh, 120 timing, 122 memoryless, see combinat. circuit behavior, 179, 478 metastability, 365, 461, 501, 505 resolution time, 461 method of finite differences, 117 Mibit/Mibyte, 5 microelectromechanical system (MEMS), 19 microprocessor, 56, 102, 119 minimum bit encoding, 59, 541 minority function, 485 mixed-signal design, 56 mixed-signal model, see VHDL-AMS, 179 model under test (MUT), 307, 331–346 VHDL, 341–344 modport SysVer, 236, 387 modularity, 186, 234 module SysVer, 240, 279 module SysVer, 234 module instantiation SysVer, 235 monoflop, 374 monoid, 170, 171 monotone, 484 Moore machine, 525 Moore’s law, 179 Moore-type output, 536 MOS, 35 MOSFET, 35 most significant bit (MSB), 474 Muller-C, 368, 496, 503 multi domain model, 295 multi-cycle operation, 96 multi-cycle path, 438 multi-driver node, 201, 235, 245, 246 multi-level logic, 483 multi-stage logic, see multi-level logic, 473 multi-valued logic, 125 multicore, 109 multimedia extension (MMX), 78 multipath filter, 131 multiple value logic system SysVer MVL-4, 244 VHDL MVL-9 system., 198 multiple-instruction multiple-data (MIMD), 78 multiplexer (MUX), 192, 432, 485 multiplexing, 111 multiplier array, 493 Bough-Wooley, 494 Braun, 494 multiply-accumulate (MAC), 55, 70 mutual exclusion element (MUTEX), 368, 504 N n-cube, 479, 511 NAND gate, 4, 36 Nassi-Shneiderman diagram, 264 native compiled code, 231 near hazard, 510 negative timing condition, 218 net, 39 netlist, 12, 37 netlist generator, 221 next state function, see transition function, 523 NMOS, 35 node, 39 node activity, 163 noise margin, 394 non-alphanumerical character, 389 non-recurring costs, 10 non-recursive computation, 126 non-return-to-zero (NRZ), 451 Index 573 non-volatile, 44 nonblocking assignment SysVer, 251 nonlinear loop, 140 not a number (NaN), 328, 475 number representation scheme, 473 numeric overflow, 321 O object VHDL, 226, 295 offset-binary (O-B), 205, 473, 475 on-chip interconnect, 431 on-chip memory, 120 on-chip variations, 106 on-chip variations (OCV), 392, 421, 512 one’s complement, see 1’s complement (1’C), 473 one-hot encoding, 59, 447, 541 one-shot, 360, 374 open collector, see open drain, 179 open drain, 201 Open Source VHDL Verification Methodology (OS-VVM), 328, 346 operating conditions, 467 operator VHDL and SysVer, 289 operator reordering, see associativity transform, 63 OR-plane, 491 orientation of binary vectors, 204, 248 output delay timing constraint, 278 output function, 524 output register, 279, see registered output, 391 over-the-cell routing, 13 P package encapsulation, 39 VHDL, 39 package SysVer, 258 VHDL, 228 pad, 39 PAL, 493 parallel, see concurrency, 179 parameter SysVer, 254 parametrized circuit model, 218 parasitic state, 534 Pareto-optimal, 276 partial handshaking, 453 partitioning, 279 pass mode, 496 pass transistor, 43 passive pull-up/-down, 199, 244 path algebra, 156 pausable clock, 468 permittivity, 548, 551 perovskite, 551 Petri net, 182, 304, 503 phantom cell, see cell abstract, 1 phase locked loop (PLL), 56, 295, 429, 449, 458 phase-locked loop (PLL), 340 photomask, 7 physical design verification, 29 physical model, 21 pin, 39 ping-pong, 113 pipeline interleaving, 144 pipeline register, 103 pipelining, 103, 109, 127, 146, 398 coarse grain, 104 fine grain, 104, 413 PLA, 491 place and route (P&R), 12, 29 plane, 491 platform IC, 57, 82 plesiochronous interface, 466 PMOS, 35 polling, 519 port, 39 port SysVer, 234, 254 VHDL, 187, 219 port clause VHDL, 187 port map SysVer, 236, 387 VHDL, 189 portable design, 379 posedge SysVer, 238, 250 positional number system, 204, 248, 473 post-layout, 29 power estimation, 26 power-delay product (PDP), 96 574 Index precedence, 170, 483 printed circuit board (PCB), 4 procedural block SysVer, 237 procedural model, 195, 241 procedure VHDL, 228 process passive, HDL, 216, 312 SysVer, 237–239, 251 VHDL, 191–194, 211 process statement VHDL, 192, 206, 212 process variation, 431 product-of-sums (PoS), 482 production testing, 309 productivity, 12, 18 programmable array logic, see PAL, 473 programmable logic array, see PLA, 473 propagation delay, 48, 219, 254, 275, 514 property, 310, 350 protocol adapter, 336 pseudo code, 231 PTV condition, 297, 399, 467 PTV variations, 392, 426, 430 pull protocol, 450 pulse-clocked latch, 441 push protocol, 450 Q quantity VHDL-AMS, 295 R race path, see shortest path, 391 radiation, 45 RAM, 272, 506 dual-port, 507 embedded, 120 ramp time, 417, 516 random access memory, see RAM, 473 random logic, 491 random number generator, 328 random verification, see directed random verification, 322 rapid prototyping, 304, 437 ray tracing, 79 reactive system, 69, 182, 304 read-only memory, see ROM, 473 real-world data, 321 reconfigurable computing, 43, 79 reconfigurable coprocessor, see reconfigurable computing, 63 reconvergent fanout, 364, 374, 511 record VHDL, 227 recovery time, 517 recursive computation, 133 reduced instruction set computer (RISC), 102 redundant logic, 488, 512 redundant states, 532 reg SysVer data type, 243 register, 120, 165, 193, 238 register balancing, see retiming, 63 register file, 454 register transfer level (RTL), 15, 26, 179, 282–283, 284, 341 registered input, 427 registered output, 427, 538 reject clause VHDL, 209, 276 release time, see recovery time, 473 removal time, see home time, 473 repeated wire, 419 repeater, 419 replication, 108, 131 request line, 450 reset, 370, 375 asynchronous, 193, 238, 370, 375, 377, 498 conditioning, 377 mechanism, 535 signal, 344, 377 skew, 378 SysVer, 253 VHDL, 215 resistivity, 550 resolution function SysVer, 246 VHDL, 201 resource sharing, 100, 111 response acquisition ⊤, 332, 343, 354 rest of the bits (shorthand notation) SysVer, 238, 245 VHDL, 193, 201 resynchronization register, 538 retain delay, see contamination delay, 473 retiming, 126 return-to-zero (RZ), 452 reuse, see design reuse, 1 Index 575 ring, 170 commutative with unity, 171, 172 with unity, 172 ring oscillator, 360 ripper, see break out, 1 ripple-carry adder (RCA), 97 rise time, see ramp time, 473 rising_edge(...) VHDL function, 215 ROM, 5, 272, 493 routing, 48 routing channel, 8, 13 row, see cell row, 1 RS-latch or RS-flip-flop, see seesaw, 473 runt pulse, 501, 509, 510, 512 S sampling time, see data-call window, 473 scalar acquisition, 456 scaling, 35, 174 scan flip-flop, see flip-flop scan-type, 391 insertion, 401 mode signal, 377 path, 27, 281, 340, 400, 409, 443, 526 test, 436, 498 schedule, 168, 282 scheduling, 26 schematic diagram, 37, 281 schematic entry/editor, 12 sea-of-gates, 8 seesaw, 373, 377, 471, 496, 501 selected signal assignment VHDL, 192 self-checking, 315 self-referencing function, see zero-latency loop, 473 self-timed, 372, 504, 505 self-timed clocking, 361, 367 semi-custom IC, 7, 48 semigroup, 170, 171 semiring, 155, 156, 170, 173 commutative, 171 sensitivity list, 264 SysVer, 250, 251 VHDL, 211, 212 separation gate, 8 sequential circuit behavior, 185, 213, 263, 478 code execution, 185, 192, 207, 238, 249 set, see reset, 357 setup time, 216, 219, 253, 254, 394, 416, 460, 468, 516 setup-and-hold window, see data-call window, 473 severity level SysVer, 313 VHDL, 216 shared variable VHDL, 293, 341 shimming register, 106 shortest path, 398, 399, 514 delay, 278 sign-and-magnitude (S&M), 248, 374, 473 signal VHDL, 191, 210, 226 signal declaration VHDL, 189 signal transition graph (STG), 304, 451, 503 signed SysVer modifier, 248 VHDL data type, 203 signed number, 474 silicon, 4 silicon dioxide (SiO2), 551 silicon foundry, 19 silicone, 4 simple programmable logic device (SPLD), 46 simulation, 25, 26, 306–346, 454, 470 event-driven, 206–209, 366 post-layout, 29 VHDL, 341–344 simulation model, 416, 468 bistable, 462 simulation region SysVer, 249 simulation report, 341 simulation time, 207 single-edge-triggered one-phase clocking, 97, 396 single-instruction multiple-data (SIMD), 78 single-rail, 482 single-wire level-sensitive two-phase clocking, 411 size-time product, see AT-product, 63 skew margin, 394–415 slack, 96, 275, 398, 422 slew rate, 518 clock, 468 small-scale integration (SSI), 5 snapper, 199, 244, 373, 496, 503 sodium beta-alumina (SBA), 551 576 Index software engineering, 332 special-purpose architecture, see dedicated architecture, 63 specifications, 17, 25, 63, 301–306 speculative completion, 372 sphere decoder, 145 SR-latch or SR-flip-flop, see seesaw, 473 SRAM, 5, 120, 507 cell, 461 stallable, 452, 456 standard VHDL package, 230 standard cell, 13 standard delay format (SDF), 297 standard part, 11 start state, 127, 524 start symbol SysVer, 257 VHDL, 231 state assignment, see state encoding, 523 chart, 182 encoding, 262, 272, 541 graph, 182, 304, 350, 524 machine, see finite state machine (FSM), 523 reduction, 262, 272, 532, 540 table, 524 transition, 370 transition diagram, see state graph, 523 statechart, 304, 539 static hazard, 509 static logic, see CMOS, static, 1 static memory, 43 static RAM, see SRAM, 473 status signal, 38, 370 std VHDL library, 233 std_logic VHDL data type, 198–203 std_logic_vector VHDL data type, 203–204 std_ulogic, see std_logic, 179 stimuli, 308, 341 stimulus application △, 332, 343, 354 stopover register, 424 storage requirements, 72 stored program, 38 structogram, see Nassi-Shneiderman diagram, 179 structural model, 20, 190, 195, 236, 241, 480 structured ASIC, 9 structuring, see factoring, 473 sub-word parallelism, 78, 164 subprogram VHDL, 228 subroutine SysVer, 257 subtractor, 474 subtype VHDL, 227 sum-of-products (SoP), 482 superposition, 117 superscalar, 109 supply droop, 431 supply voltage, 119, 469 switching activity, 441 switching algebra, 173, 477 switching noise, 410, 534 switching threshold, 416 symbol, see icon, 1 symmetric level-sensitive two-phase clocking, 404 symmetry in coefficient set, 117 of logic function, 484 synchronization, 445–470 failure, 465, 534 of reset, see reset conditioning, 357 synchronizer, 281 shared flip-flop, 471 two-stage, 452, 468 synchronous clear, see clear, 357 synchronous clocking, 360, 365 synchronous design guiding principles, 370–372 synchronous island, see clock domain, 357 synchronous output, 525 synthesis chunk, 279 synthesis constraint, 275 synthesis model, 15, 180, 274, 281 SysVer, 252 VHDL, 210 synthesis tool, 366 system tasks SysVer, 260, 313 system-on-a-chip (SoC), 6 SystemC, 180 SystemVerilog, 15, 180, 234–260, 262–285, 475 assertions (SVA), 313 systolic conversion, 130 Index 577 T T-diagram, 305 task SysVer, 257 Tcl, 277 technology mapping, 262 terminal, 39 test pattern, 319 test signal, 370 test suite, 308 test vector set, 27 testbench, 249, 308, 336, 341–346 testing, 401 testing (of physical chips), 301, 307, 334 textio VHDL package, 230 three-state output, 201, 245 threshold function, 485 threshold voltage MOSFET, 44 through path, 374, 536 throughput, 63, 95 tiled layout, 72, 491, 494, 506 time borrowing, 405, 412 time per data item, 95 time sharing, 110, 130, 146 time to market, 61, 63, 301 time-invariant, 73 timer, 521 timing check SysVer, 253 VHDL, 216 timing condition, 216, 253, 297, 460, 515 timing constraint, 262, 275–279, 518 timing library format (TLF), 400 timing overhead, 398 timing problem, 357 timing verification, 26, 277, 398, 400, 421, 438, 439 timing violation, 341, see marginal triggering, 445 toggle count, 319 toggling rate maximum, 518 top-down, 189 topological order, 354 transaction higher-level, 18 VHDL, 207 transformatorial system, 69, 182, 304 transistor count, 4 transistor model, 295 transition function, 524 transition signaling, see non-return-to-zero (NRZ), 445 transmission gate, 43 tree-height minimization, see associativity transform, 63 Triac, 319 truth table, 304, 478 TTL, 35, 199 turnaround time, 10, 306 two’s complement, see 2’s complement (2’C), 473 two-level logic, 482 two-stage logic, see two-level logic, 473 type, see data type, 179 type attribute VHDL, 227 type conversion VHDL, 298 U ultra-large-scale integration (ULSI), 5 unate, see monotone, 473 unclocked bistable, 360, 372 unclocked RAM, see asynchronous RAM, 473 unconditional output, see Moore-type output, 523 undecoded Moore type output, see Medvedev-type output, 523 uninitialized SysVer “X”, 244 VHDL “U”, 198 unit-distance code, 448, 455 universal transform, 116 Universal Verification Methodology (UVM), 346 unknown SysVer “X”, 244 VHDL “X”, 198 unknown “X”, 477 unsigned SysVer modifier, 248 VHDL data type, 203 unsigned number, 474 use clause VHDL, 232 useful skew, see clock skew scheduling, 391 user interface, 69 578 Index V var SysVer, 239 variable SysVer, 239 variable VHDL, 210, 226 vectored acquisition, 446 verification directed, 316, 320 dynamic, 307 static, 307 Verilog, 180 very long instruction word (VLIW), 78 VHDL, 15, 180, 186–233, 262–285, 293–300, 475 VHDL-AMS, see IEEE 1076.1, 179 via, 10 virtual component (VC), 17, 88, 428, 437, 456 virtual prototype, 18, 304 VITAL standard, see IEEE 1076.4, 179 Viterbi algorithm, 88, 92, 156 volatile, 507 W wafer, 4 processing, 7 wait statement, 264 SysVer, 250, 251 VHDL, 209, 212, 213, 276 wake-up condition SysVer, 250 VHDL, 213 wake-up signal, 209, 211, 213 wave pipelining, 413 waveform clock, 399, 404, 406, 415, 416, 468 signal, 365 weakly programmable satellite, 76 wearout, 125 website book’s companion, xvii wire SysVer data type, 243 wired-AND, 201 word width, 72, 164, 165, 219, 254 work VHDL library, 233 X XOR gate, 172, 483 Y Y-chart, 20 yield enhancement, 431 Z zero-delay clock distribution, 429 zero-latency loop, 93, 279, 360, 373, 376, 404, 502, 503, 538","libVersion":"0.5.0","langs":""}