@W: BN132 :"d:\libero_tests\abfn_gpio_uart_fab\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\libero_tests\abfn_gpio_uart_fab\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\libero_tests\abfn_gpio_uart_fab\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\libero_tests\abfn_gpio_uart_fab\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\libero_tests\abfn_gpio_uart_fab\component\work\uart_gpio_fab_sb_sb\coreuartapb_0_0\rtl\vlog\core\coreuart.v":257:0:257:5|Removing sequential instance UART_GPIO_FAB_SB_sb_0.CoreUARTapb_0_0.uUART.clear_parity_reg0 because it is equivalent to instance UART_GPIO_FAB_SB_sb_0.CoreUARTapb_0_0.uUART.clear_framing_error_reg0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\libero_tests\abfn_gpio_uart_fab\component\work\uart_gpio_fab_sb_sb\coreuartapb_0_0\rtl\vlog\core\coreuart.v":272:0:272:5|Removing sequential instance UART_GPIO_FAB_SB_sb_0.CoreUARTapb_0_0.uUART.clear_framing_error_reg because it is equivalent to instance UART_GPIO_FAB_SB_sb_0.CoreUARTapb_0_0.uUART.clear_parity_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT246 :"d:\libero_tests\abfn_gpio_uart_fab\component\work\uart_gpio_fab_sb_sb\ccc_0\uart_gpio_fab_sb_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT447 :"d:/libero_tests/abfn_gpio_uart_fab/designer/uart_gpio_fab_sb/synthesis.fdc":9:0:9:0|Timing constraint (through [get_nets { UART_GPIO_FAB_SB_sb_0.CORERESETP_0.ddr_settled UART_GPIO_FAB_SB_sb_0.CORERESETP_0.count_ddr_enable UART_GPIO_FAB_SB_sb_0.CORERESETP_0.release_sdif*_core UART_GPIO_FAB_SB_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"d:/libero_tests/abfn_gpio_uart_fab/designer/uart_gpio_fab_sb/synthesis.fdc":10:0:10:0|Timing constraint (from [get_cells { UART_GPIO_FAB_SB_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm0_areset_n_rcosc UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"d:/libero_tests/abfn_gpio_uart_fab/designer/uart_gpio_fab_sb/synthesis.fdc":11:0:11:0|Timing constraint (from [get_cells { UART_GPIO_FAB_SB_sb_0.CORERESETP_0.MSS_HPMS_READY_int UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { UART_GPIO_FAB_SB_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT447 :"d:/libero_tests/abfn_gpio_uart_fab/designer/uart_gpio_fab_sb/synthesis.fdc":12:0:12:0|Timing constraint (through [get_nets { UART_GPIO_FAB_SB_sb_0.CORERESETP_0.CONFIG1_DONE UART_GPIO_FAB_SB_sb_0.CORERESETP_0.CONFIG2_DONE UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SDIF*_PERST_N UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SDIF*_PSEL UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SDIF*_PWRITE UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SDIF*_PRDATA[*] UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_RESET_F2M UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_M3_RESET UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET UART_GPIO_FAB_SB_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design 
@W: MT447 :"d:/libero_tests/abfn_gpio_uart_fab/designer/uart_gpio_fab_sb/synthesis.fdc":13:0:13:0|Timing constraint (through [get_pins { UART_GPIO_FAB_SB_sb_0.UART_GPIO_FAB_SB_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design 
