[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of LFE5U-85F-8MG285C production of LATTICE SEMICONDUCTOR CORPORATION from the text: \nECP5 and ECP5- 5G Family \nData Sheet  \nFPGA -DS-02012 -2.8 \nApril 2022  \n \n \n\nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n2  FPGA- DS-02012- 2.8 \nDisclaimers  \nLattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or t he suitability of its \nproducts for any particular purpose. All information herein is provided AS IS,  with all faults and associated risk the responsibility entirely of the Buyer. \nBuyer shall not rely on any data and performance specifications or parameters provided  herein. Products sold by Lattice have been subject to limited \ntesting and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verif y the same. No Lattice \nproducts should be used in conjunction with m ission - or safety -critical or any other application in which the failure of Lattice’s product could create a \nsituation where personal injury, death, severe property or environmental damage may occur. The information provided in this d ocument is \nproprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any pr oducts at \nany time without notice.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to cha nge without notice.  \nFPGA- DS-02012- 2.8  3 \nContents  \nAcronyms in This Document  ................................................................................................................................................. 9 \n General Description  .................................................................................................................................................... 10 \n Features  ............................................................................................................................................................ 10 \n Architecture  ................................................................................................................................................................ 12 \n Overview  ........................................................................................................................................................... 12 \n PFU Blocks  ......................................................................................................................................................... 13 \n Slice  ............................................................................................................................................................... 14 \n Modes of Operation  ...................................................................................................................................... 17 \n Routing .............................................................................................................................................................. 18 \n Clocking Structure  ............................................................................................................................................. 18 \n sysCLOCK PLL  ................................................................................................................................................ 18 \n Clock Distribution Network  ............................................................................................................................... 20 \n Primary Clocks  .............................................................................................................................................. 20 \n Edge Clock  ..................................................................................................................................................... 21 \n Clock Dividers  .................................................................................................................................................... 22 \n DDRDLL  .............................................................................................................................................................. 23 \n sysMEM Memory  .............................................................................................................................................. 24 \n sysMEM Memory Block  ................................................................................................................................ 24 \n Bus Size Matching ......................................................................................................................................... 25 \n RAM Initialization and ROM Operation  ........................................................................................................ 25 \n Memory Cascading  ....................................................................................................................................... 25 \n Single, Dual and Pseudo -Dual Port Modes  ................................................................................................... 25 \n Memory Core Reset  ...................................................................................................................................... 26 \n sysDSP™ Slice  .................................................................................................................................................... 26 \n sysDSP Slice Approach Compared to General DSP  ....................................................................................... 26 \n sysDSP Slice Architecture Features  ............................................................................................................... 27 \n Programmable I/O Cells  .................................................................................................................................... 31 \n PIO ..................................................................................................................................................................... 33 \n Input Register Block  ...................................................................................................................................... 33 \n Output Register Block  ................................................................................................................................... 34 \n Tri-state Register Block  ..................................................................................................................................... 35 \n DDR Memory Support  ....................................................................................................................................... 36 \n DQS Grouping for DDR Memory  ................................................................................................................... 36 \n DLL Calibrated DQS Delay and Control Block (DQSBUF)  ............................................................................... 37 \n sysI/O Buffer  ..................................................................................................................................................... 39 \n sysI/O Buffer Banks  ....................................................................................................................................... 39 \n Typical sysI/O I/O Behavior during Power -up ............................................................................................... 40 \n Supported sysI/O Standards  ......................................................................................................................... 40 \n On-Chip Programmable Termination  ............................................................................................................ 41 \n Hot Socketing  ................................................................................................................................................ 42 \n SerDes and Physical Coding Sublayer  ................................................................................................................ 42 \n SerDes Block  ................................................................................................................................................. 44 \n PCS ................................................................................................................................................................ 44 \n SerDes Client Interface Bus  ........................................................................................................................... 45 \n Flexible Dual SerDes Architecture  ..................................................................................................................... 45 \n IEEE 1149.1- Compliant Boundary Scan Testability ........................................................................................... 45 \n Device Configuration  ......................................................................................................................................... 46 \n Enhanced Configuration Options  .................................................................................................................. 46 \n Single Event Upset (SEU) Support  ................................................................................................................. 46 \n On-Chip Oscillator  ......................................................................................................................................... 47 \n Density Shifting ................................................................................................................................................. 47 \n DC and Switching Characteristics  ............................................................................................................................... 48 \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n4  FPGA- DS-02012- 2.8 \n Absolute Maximum Ratings  .............................................................................................................................. 48 \n Recommended Operating Conditions  ............................................................................................................... 48 \n Power Supply Ramp Rates  .................................................................................................................................  49 \n Power -On-Reset Voltage Levels  ........................................................................................................................ 49 \n Power up Sequence  ........................................................................................................................................... 49 \n Hot Socketing Specifications  ............................................................................................................................. 49 \n Hot Socketing Requirements  ............................................................................................................................. 50 \n ESD Performance  ............................................................................................................................................... 50 \n DC Electrical Characteristics  .............................................................................................................................. 50 \n Supply Current (Static)  ...................................................................................................................................... 51 \n SerDes Power Supply Requirements1, 2, 3 ........................................................................................................... 52 \n sysI/O Recommended Operating Conditions  .................................................................................................... 54 \n sysI/O Single -Ended DC Electrical Characteristics4 ............................................................................................ 55 \n sysI/O Differential Electrical Characteristics  ..................................................................................................... 56 \n LVDS  .............................................................................................................................................................. 56 \n SSTLD  ............................................................................................................................................................. 56 \n LVCMOS33D  .................................................................................................................................................. 56 \n LVDS25E  ........................................................................................................................................................ 57 \n BLVDS25  ........................................................................................................................................................ 58 \n LVPECL33  ....................................................................................................................................................... 59 \n MLVDS25  ....................................................................................................................................................... 60 \n SLVS  ............................................................................................................................................................... 61 \n Typical Building Block Function Performance  ................................................................................................... 62 \n Derating Timing Tables  ...................................................................................................................................... 63 \n Maximum I/O Buffer Speed  .............................................................................................................................. 64 \n External Switching Characteristics  .................................................................................................................... 65 \n sysCLOCK PLL Timing  ......................................................................................................................................... 72 \n SerDes High -Speed Data Transmitter  ................................................................................................................ 73 \n SerDes/PCS Block Latency  .................................................................................................................................  74 \n SerDes High -Speed Data Receiver  ..................................................................................................................... 75 \n Input Data Jitter Tolerance  ................................................................................................................................ 75 \n SerDes External Reference Clock ....................................................................................................................... 76 \n PCI Express Electrical and Timing Characteristics .............................................................................................. 77 \n PCIe (2.5 Gb/s) AC and DC Characteristics  .................................................................................................... 77 \n PCIe (5 Gb/s) AC and DC Characteristics  ....................................................................................................... 78 \n CPRI LV2 E.48 Electrical and Timing Characteristics  .......................................................................................... 80 \n XAUI/CPRI LV E.30 Electrical and Timing Characteristics  .................................................................................. 81 \n AC and DC Characteristics  ............................................................................................................................. 81 \n CPRI LV E.24/SGMII (2.5 Gbps) Electrical and Timing Characteri stics  ............................................................... 81 \n AC and DC Characteristics  ............................................................................................................................. 81 \n Gigabit Ethernet/SGMII (1.25 Gbps)/CPRI LV E.12 Electrical and Timing Characteristics  .................................  82 \n AC and DC Characteristics  ............................................................................................................................. 82 \n SMPTE SD/HD -SDI/3G -SDI (Serial Digital Interface) Electrical and Timing  Characteristics  ............................... 83 \n AC and DC Characteristics  ............................................................................................................................. 83 \n sysCONFIG Port Timing Specifications  .............................................................................................................. 84 \n JTAG Port Timing Specifications  ........................................................................................................................ 89 \n Switching Test Conditions  .................................................................................................................................  90 \n Pinout Information  ..................................................................................................................................................... 92 \n Signal Descriptions  ............................................................................................................................................ 92 \n PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin  ........................................................ 95 \n Pin Information Summary  .................................................................................................................................  95 \n LFE5UM/LFE5UM5G  ..................................................................................................................................... 95 \n LFE5U  ............................................................................................................................................................ 97 \n Ordering Information  .................................................................................................................................................. 98 \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to cha nge without notice.  \nFPGA- DS-02012- 2.8  5 \n ECP5/ECP5 -5G Part Number Description  .......................................................................................................... 98 \n Ordering Part Numbers  ..................................................................................................................................... 99 \n Commercial  ................................................................................................................................................... 99 \n Industrial  ..................................................................................................................................................... 101 \nSupplemental Information  ............................................................................................................................................... 104 \nFor Further Information ................................................................................................................................................ 104 \nRevision History  ................................................................................................................................................................ 105 \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n6  FPGA- DS-02012- 2.8 \nFigures  \nFigure 2.1. Simplified Block Diagram, LFE5UM/LFE5UM5G -85 Device (Top Level)  ............................................................ 13 \nFigure 2.2. PFU Diagram  ..................................................................................................................................................... 14 \nFigure 2.3. Slice Diagram  .................................................................................................................................................... 15 \nFigure 2.4. Connectivity Supporting LUT5, LUT6, LUT7, and LUT8  ..................................................................................... 16 \nFigure 2.5. General Purpose PLL Diagram  ........................................................................................................................... 19 \nFigure 2.6. LFE5UM/LFE5UM5G -85 Clocking  ...................................................................................................................... 20 \nFigure 2.7. DCS Waveforms  ................................................................................................................................................ 21 \nFigure 2.8. Edge Clock Sources per Bank  ............................................................................................................................ 22 \nFigure 2.9. ECP5/ECP5 -5G Clock Divider Sources  ............................................................................................................... 22 \nFigure 2.10. DDRDLL Functional Diagram  ........................................................................................................................... 23 \nFigure 2.11. ECP5/ECP5 -5G DLL Top Level View (For LFE -45 and LFE -85) .......................................................................... 24 \nFigure 2.12. Memory Core Reset  ........................................................................................................................................ 26 \nFigure 2.13. Comparison of General DSP and ECP5/ECP5 -5G Approaches  ........................................................................ 27 \nFigure 2.14. Simplified sysDSP Slice Block Diagram  ............................................................................................................ 29 \nFigure 2.15. Detailed sysDSP Slice Diagram  ........................................................................................................................ 30 \nFigure 2.16. Group of Four Programmable I/O Cells on Left/Right Sides  ........................................................................... 32 \nFigure 2.17. Input Register Block for PIO on Top Side of the Device  .................................................................................. 33 \nFigure 2.18. Input Register Block for PIO on Left and Right Side of the Device  .................................................................. 33 \nFigure 2.19. Output Register Block on Top Side  ................................................................................................................. 34 \nFigure 2.20. Output Register Block on Left and Right Sides  ............................................................................................... 35 \nFigure 2.21. Tri -state Register Block on Top Side  ............................................................................................................... 35 \nFigure 2.22. Tri -state Register Block on Left and Right Sides .............................................................................................. 36 \nFigure 2.23. DQS Grouping on the Left and Right Edges  .................................................................................................... 37 \nFigure 2.24. DQS Control and Delay Block (DQSBUF)  ......................................................................................................... 38 \nFigure 2.25. ECP5/ECP5 -5G Device Family Banks  ............................................................................................................... 39 \nFigure 2.26. On -Chip Termination  ...................................................................................................................................... 41 \nFigure 2.27. SerDes/PCS Duals (LFE5UM/LFE5UM5G -85) .................................................................................................. 43 \nFigure 2.28. Simplified Channel Block Diagram for SerDes/PCS Block  ............................................................................... 44 \nFigure 3.1. LVDS25E Output Termination Example  ............................................................................................................ 57 \nFigure 3.2. BLVDS25 Multi -point Output Example  .............................................................................................................. 58 \nFigure 3.3. Differential LVPECL33 ....................................................................................................................................... 59 \nFigure 3.4. MLVDS25 (Multipoint Low Voltage Differential Signaling)  ............................................................................... 60 \nFigure 3.5. SLVS Interface  ................................................................................................................................................... 61 \nFigure 3.6. Receiver RX.CLK.Centered Waveforms  ............................................................................................................. 69 \nFigure 3.7. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms  ......................................................................... 69 \nFigure 3.8. Transmit TX.CLK.Centered and DDR Memory Output Waveforms  ................................................................... 69 \nFigure 3.9. Transmit TX.CLK.Aligned Waveforms  ................................................................................................................ 70 \nFigure 3.10. DDRX71 Video Timing Waveforms  .................................................................................................................. 70 \nFigure 3.11. Receiver DDRX71_RX Waveforms  ................................................................................................................... 71 \nFigure 3.12. Transmitter DDRX71_TX Waveforms  .............................................................................................................. 71 \nFigure 3.13. Transmitter and Receiver Latency Block Diagram  .......................................................................................... 74 \nFigure 3.14. SerDes External Reference Clock Waveforms  .................................................................................................  76 \nFigure 3.15. sysCONFIG Parallel Port Read Cycle  ................................................................................................................ 85 \nFigure 3.16. sysCONFIG Parallel Port Write Cycle  ............................................................................................................... 86 \nFigure 3.17. sysCONFIG Slave Serial Port Timing  ................................................................................................................ 86 \nFigure 3.18. Power -On-Reset (POR) Timing  ........................................................................................................................ 87 \nFigure 3.19. sysCONFIG Port Timing  ................................................................................................................................... 87 \nFigure 3.20. Configuration from PROGRAMN Timing  ......................................................................................................... 88 \nFigure 3.21. Wake -Up Timing  ............................................................................................................................................. 88 \nFigure 3.22. Master SPI Configuration Waveforms  ............................................................................................................ 89 \nFigure 3.23. JTAG Port Timing Waveforms  ......................................................................................................................... 90 \nFigure 3.24. Output Test Load, LVTTL and LVCMOS Standards  .......................................................................................... 90 \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to cha nge without notice.  \nFPGA- DS-02012- 2.8  7 \nTables  \nTable 1.1. ECP5 and ECP5- 5G Family Selection Guide  ........................................................................................................ 11 \nTable 2.1. Resources and Modes Available per Slice  .......................................................................................................... 14 \nTable 2.2. Slice Signal Descriptions  ..................................................................................................................................... 16 \nTable 2.3. Number of Slices Required to Implement Distributed RAM  .............................................................................. 17 \nTable 2.4. PLL Blocks Signal Descriptions ............................................................................................................................ 19 \nTable 2.5. DDRDLL Ports List  ............................................................................................................................................... 23 \nTable 2.6. sysMEM Block Configurations  ............................................................................................................................ 25 \nTable 2.7. Maximum Number of Elements in a Slice  .......................................................................................................... 31 \nTable 2.8. Input Block Port Description  .............................................................................................................................. 34 \nTable 2.9. Output Block Port Description  ........................................................................................................................... 35 \nTable 2.10. Tri -state Block Port Description  ....................................................................................................................... 36 \nTable 2.11. DQSBUF Port List Description  .......................................................................................................................... 38 \nTable 2.12. On -Chip Termination Options for Input Modes  ............................................................................................... 41 \nTable 2.13. LFE5UM/LFE5UM5G SerDes Standard Support  ............................................................................................... 43 \nTable 2.14. Available SerDes Duals per LFE5UM/LFE5UM5G Devices ................................................................................ 44 \nTable 2.15. LFE5UM/LFE5UM5G Mixed Protocol Support  .................................................................................................  45 \nTable 2.16. Selectable Master Clock (MCLK) Frequencies during Configuration (Nominal)  ............................................... 47 \nTable 3.1. Absolute Maximum Ratings  ............................................................................................................................... 48 \nTable 3.2. Recommended Operating Conditions  ................................................................................................................ 48 \nTable 3.3. Power Supply Ramp Rates  .................................................................................................................................  49 \nTable 3.4. Power -On-Reset Voltage Levels  ......................................................................................................................... 49 \nTable 3.5. Hot Socketing Specifications  .............................................................................................................................. 49 \nTable 3.6. Hot Socketing Requirements  ............................................................................................................................. 50 \nTable 3.7. DC Electrical Characteristics  ............................................................................................................................... 50 \nTable 3.8. ECP5/ECP5 -5G Supply Current (Static)  ............................................................................................................... 51 \nTable 3.9. ECP5UM  ............................................................................................................................................................. 52 \nTable 3.10. ECP5- 5G ........................................................................................................................................................... 53 \nTable 3.11. sysI/O Recommended Operating Conditions  ................................................................................................... 54 \nTable 3.12. Single -Ended DC Characteristics  ...................................................................................................................... 55 \nTable 3.13. LVDS  .................................................................................................................................................................  56 \nTable 3.14. LVDS25E DC Conditions  .................................................................................................................................... 57 \nTable 3.15. BLVDS25 DC Conditions  ................................................................................................................................... 58 \nTable 3.16. LVPECL33 DC Conditions  .................................................................................................................................. 59 \nTable 3.17. MLVDS25 DC Conditions  .................................................................................................................................. 60 \nTable 3.18. Input to SLVS .................................................................................................................................................... 61 \nTable 3.19. Pin -to-Pin Performance  .................................................................................................................................... 62 \nTable 3.20. Register -to-Register Performance  ................................................................................................................... 63 \nTable 3.21. ECP5/ECP5 -5G Maximum I/O Buffer Speed  ..................................................................................................... 64 \nTable 3.22. ECP5/ECP5 -5G External Switching Characteristics  ........................................................................................... 65 \nTable 3.23. sysCLOCK PLL Timing  ........................................................................................................................................ 72 \nTable 3.24. Serial Output Timing and Levels  ...................................................................................................................... 73 \nTable 3.25. Channel Output Jitter  ....................................................................................................................................... 73 \nTable 3.26. SerDes/PCS Latency Breakdown  ...................................................................................................................... 74 \nTable 3.27. Serial Input Data Specifications  ....................................................................................................................... 75 \nTable 3.28. Receiver Total Jitter Tolerance Specification  ................................................................................................... 75 \nTable 3.29. External Reference Clock Specification (refclkp/refclkn)  ................................................................................. 76 \nTable 3.30. PCIe (2.5 Gb/s)  ................................................................................................................................................. 77 \nTable 3.31. PCIe (5 Gb/s)  .................................................................................................................................................... 78 \nTable 3.32. CPRI LV2 E.48 Electrical and Timing Characteristics  ........................................................................................ 80 \nTable 3.33. Transmit  ........................................................................................................................................................... 81 \nTable 3.34. Receive and Jitter Tolerance  ............................................................................................................................ 81 \nTable 3.35. Transmit  ........................................................................................................................................................... 81 \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n8  FPGA- DS-02012- 2.8 \nTable 3.36. Receive and Jitter Tolerance  ............................................................................................................................ 82 \nTable 3.37. Transmit  ........................................................................................................................................................... 82 \nTable 3.38. Receive and Jitter Tolerance  ............................................................................................................................ 82 \nTable 3.39. Transmit  ........................................................................................................................................................... 83 \nTable 3.40. Receive  ............................................................................................................................................................. 83 \nTable 3.41. Reference  Clock  ............................................................................................................................................... 83 \nTable 3.42. ECP5/ECP5 -5G sysCONFIG Port Timing Specifications  ..................................................................................... 84 \nTable 3.43. JTAG Port Timing Specifications  ....................................................................................................................... 89 \nTable 3.44. Test Fixture Required Components, Non- Terminated Interfaces  .................................................................... 91 \n \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  9 \nAcronyms in This Document  \nA list of acronyms used in this document.  \nAcronym  Definition  \nALU Arithmetic Logic Unit  \nBGA  Ball Grid Array  \nCDR Clock and Data Recovery  \nCRC Cycle Redundancy Code  \nDCC Dynamic Clock Control  \nDCS Dynamic Clock Select  \nDDR  Double Data Rate  \nDLL Delay -Locked Loops  \nDSP Digital Signal Processing  \nEBR Embedded Block RAM  \nECLK  Edge Clock  \nFFT Fast Fourier Transforms  \nFIFO  First In First Out  \nFIR Finite Impulse Response  \nLVCMOS  Low-Voltage Complementary Metal Oxide Semiconductor  \nLVDS  Low-Voltage Differential Signaling  \nLVPECL  Low Voltage Positive Emitter Coupled Logic  \nLVTTL  Low Voltage Transistor -Transistor Logic  \nLUT Look Up Table  \nMLVDS  Multipoint Low-Voltage Differential Signaling  \nPCI Peripheral Component Interconnect  \nPCS Physical Coding Sublayer  \nPCLK  Primary Clock  \nPDPR  Pseudo Dual Port RAM  \nPFU Programmable Functional Unit  \nPIC Programmable I/O Cells  \nPLL Phase -Locked Loops  \nPOR  Power On Reset  \nSCI SerDes  Client Interface  \nSerDes  Serializer/Deserializer  \nSEU Single Event Upset  \nSLVS  Scalable Low -Voltage Signaling  \nSPI Serial Peripheral Interface  \nSPR Single Port RAM  \nSRAM  Static Random -Access Memory  \nTAP Test Access Port  \nTDM  Time Division Multiplexing  \n \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n10  FPGA- DS-02012- 2.8 \n1. General Description  \nThe ECP5 ™/ECP5 -5G™ family of FPGA devices is \noptimized to deliver high performance features such as \nan enhanced DSP architecture, high speed SerDes  \n(Serializer/Deserializer) , and high speed source \nsynchronous interfaces , in an economical  FPGA fabric. \nThis combination is ach ieved through advances in \ndevice architecture and the use of 40  nm technology \nmaking the devices suitable for high -volume, high -\nspeed, and low-cost applications.  \nThe ECP5/ECP5- 5G device family covers look -up-table \n(LUT) capacity to 84k  logic elements and supports up \nto 365  user I/O. The ECP5/ECP5 -5G device family also \noffers up to 156 18 ×  18 multipliers and a wide range \nof parallel I/O  standards.  \nThe ECP5/ECP5- 5G FPGA fabric is optimized high \nperformance with low power and low cost in mind. The ECP5/\n ECP5 -5G devices utilize reconfigurable SRAM \nlogic technology and provide popular building blocks \nsuch as LUT -based logic, distributed and embedded \nmemory, Phase- Locked Loops (PLLs), Delay -Locked \nLoops (DLLs), pre -engineered source synchrono us I/O \nsupport, enhanced sysDSP slices and advanced \nconfiguration support, including encryption and \ndual -boot capabilities.  \nThe pre -engineered source synchronous logic \nimplemented in the ECP5/ECP5 -5G device family \nsupports a broad  range of interface standa rds \nincluding DDR2/3, LPDDR2/3, XGMII , and 7:1 LVDS.  \nThe ECP5/ECP5- 5G device family also features high \nspeed SerDes  with dedicated Physical Coding Sub layer \n(PCS) functions. High jitter tolerance and low transmit \njitter allow the SerDes  plus PCS blocks to b e configured \nto support an array of popular  data protocols including \nPCI Express ®, Ethernet (XAUI, GbE, and SGMII) and \nCPRI. Transmit De -emphasis with  pre- and post -\ncursors, and Receive Equalization settings make the \nSerDes  suitable for transmission and reception over \nvarious forms of media.  \nThe ECP5/ECP5- 5G devices also provide flexible, \nreliable and secure configuration options, such as \ndual -boot  capability, bit -stream encryption, and \nTransFR field upgrade features.  \nECP5 -5G family devices have made some enhancement \nin the SerDes  compared to ECP5UM devices. These  \nenhancements increase the performance of the SerDes  \nto up to 5 Gb/s data rate.  \nThe ECP5 -5G family devices are pin -to-pin compatible \nwith the ECP5UM devices. These a llows a migration \npath  for you to port designs from ECP5UM to ECP5 -5G \ndevices to get higher performance.  The Lattice Diamond™ design software allows large \ncomplex designs to be efficiently implemented using \nthe ECP5/ECP5 -5G FPGA family. Synthesis library \nsupport for ECP5/ECP5 -5G devices is available for \npopular logic  synthesis tools. The Diamond tools use \nthe synthesis tool output along with the constraints \nfrom its floor planning tools to place and route the \ndesign in the ECP5/ECP5- 5G device. The tools ext ract \nthe timing from the routing and  back -annotate it into \nthe design for timing verification.  \nLattice provides many pre -engineered IP (Intellectual \nProperty) modules for the ECP5/ECP5 -5G family. By \nusing  these configurable soft core IPs as standardized \nblocks, designers are free to concentrate on the unique \naspects of  their design, increasing their productivity.  \n1.1. Features  \n• Higher Logic Density for Increased System  \nIntegration  \n• 12k to 84 k LUTs  \n• 197 to 365 user programmable I/O  \n• Embedded SerDes  \n• 270 Mb/s, up to 3. 2 Gb/s, SerDes  interface  \n(ECP5)  \n• 270 Mb/s, up to 5.0 Gb/s, SerDes  interface  \n(ECP5 -5G) \n• Supports eDP in RDR (1.62 Gb/s) and HDR  \n• (2.7 Gb/s)  \n• Up to four channels per device: PCI Express,  \nEtherne t (1GbE, SGMII, XAUI), and CPRI  \n• sysDSP™  \n• Fully cascadable slice archi tecture  \n• 12 to 160 slices for high performance multiply and accumulate  \n• Powerful 54 -bit ALU operations  \n• Time Division Multiplexing MAC Sharing  \n• Rounding and truncation  \n• Each slice supports  \n Half 36 × 36, two 18 × 18 or four  \n9 × 9 multipliers  \n Advanced 18  × 36 MAC and  \n18 × 18 Multiply -Multiply -Accumulate \n(MMAC) operations  \n• Flexible Memory Resources  \n• Up to 3.744 Mb sysMEM™ Embedded Block  \nRAM (EBR)  \n• 194k  to 669k  bits distributed RAM  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  11 \n• sysCLOCK Analog PLLs and DLLs  \n• Four DLLs and  four PLLs in LFE5 -45 and  \nLFE5 -85; two DLLs and two PLLs in LFE5 -25 \nand LFE5 -12 \n• Pre-Engineered Source Synchronous I/O  \n• DDR registers in I/O cells  \n• Dedicated read/write levelling functionality  \n• Dedicated gearing logic  \n• Source synchronous standards support  \n• ADC/ DAC, 7:1 LVDS, XGMII  \n• High Speed ADC/DAC devices  \n• Dedicated DDR2/DDR3 and LPDDR2/LPDDR3 \nmemory support with DQS logic, up to 800 Mb/s data -rate \n• Programmable sysI/O™ Buffer Supports\n Wide \nRange of Interfaces  \n• On-chip termination  \n• LVTTL and LVCMOS 33/25/18/15/12  \n• SSTL 18/15 I, II  \n• HSUL12  \n• LVDS, Bus -LVDS, LVPECL, RSDS, MLVDS  \n• subLVDS and SLVS, SoftIP MIPI D -PHY \nreceiver/transmitter interfaces  • Flexible Device Configuration  \n• Shared bank for configuration I/O  \n• SPI boot flash interface  \n• Dual -boot images supported  \n• Slave SPI  \n• TransFR™ I/O for simple field updates  \n• Single Event Upset (SEU) Mitigation  Support  \n• Soft Error Detect – Embedded hard macro  \n• Soft Error Correction – Without stopping user \noperation  \n• Soft Error Injection – Emulate SEU event to \ndebug system error handling  \n• System Level Support  \n• IEEE 1149.1 and IEEE 1532 compliant  \n• Reveal Logic Analyzer  \n• On-chip oscillator for initialization and general \nuse \n• V core power supply for ECP5, 1.2 V core power supply for ECP5UM5G  \n \n \nTable 1.1. ECP5 and ECP5 -5G Family Selection Guide  \nDevice  LFE5UM -25 \nLFE5UM5G -25 LFE5UM -45 \nLFE5UM5G -45 LFE5UM -85 \nLFE5UM5G -85 LFE5U -\n12 LFE5U -\n25 LFE5U -\n45 LFE5U -\n85 \nLUTs ( k) 24 44 84 12 24 44 84 \nsysMEM Blocks (18 kb) 56 108 208 32 56 108 208 \nEmbedded Memory ( kb) 1,008  1944  3744  576 1,008  1944  3744  \nDistributed RAM Bits ( kb) 194 351 669 97 194 351 669 \n18 × 18 Multipliers  28 72 156 28 28 72 156 \nSerDes  (Dual/Channels)  1/2 2/4 2/4 0 0 0 0 \nPLLs/DLLs  2/2 4/4 4/4 2/2 2/2 4/4 4/4 \nPackages ( SerDes  Channels /I/O Count)  \n144 TQFP  \n(20 mm × 20 mm, 0.5 mm ) — — — 0/98 0/98 0/98 — \n256 caBGA  \n(14 mm × 14 mm, 0.8 mm)  — — — 0/197 0/197 0/197 — \n285 csfBGA  \n(10 mm × 10 mm, 0.5  mm)  2/118 2/118 2/118 0/118 0/118 0/118 0/118 \n381 caBGA  \n(17 mm × 17 mm, 0.8 mm)  2/197 4/203 4/205 0/197 0/197 0/203 0/205 \n554 caBGA  \n(23 mm × 23 mm , 0.8 mm ) — 4/245 4/259 — — 0/245 0/259 \n756 caBGA  \n(27 mm × 27 mm, 0.8 mm ) — — 4/365 — — — 0/365 \n \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n12  FPGA- DS-02012- 2.8 \n2. Architecture  \n2.1. Overview  \nEach ECP5/ECP5- 5G device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed \nbetween the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and rows of sysDSP™ Digital Signal \nProcessing slices, as shown  in Figure 2.1. The LFE5 -85 devices have three rows of DSP  slices, the LFE5 -45 devices have \ntwo rows , and both LFE5 -25 and LFE5 -12 devices have one. In addition, the LFE5UM/LFE5UM5G  devices contain SerDes  \nDuals on the bottom of the device.  \nThe Programmable Functional Unit (PFU) contains the building blocks for logic, arithmetic, RAM , and ROM functions. \nThe PFU block is optimized for flexibility, allowing complex designs to be implemented quickly and efficiently.  Logic \nBlocks are arranged in a two- dimensional array.  \nThe ECP5/ECP5- 5G devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large, dedicated 18 Kb \nfast memor y blocks. Each sysMEM block can be configured in a variety of depths and widths as RAM  or ROM. In \naddition, ECP5/ECP5- 5G devices contain up to three rows of DSP slices. Each DSP slice has multipliers and \nadder/accumulators, which are the building blocks fo r complex signal processing capabilities.  \nThe ECP5 devices feature up to four embedded 3.2 Gb/s SerDes  channels , and the ECP5 -5G devices feature up to four \nembedded 5 Gb/s SerDes  channels . Each SerDes  channel contains independent 8b/10b encoding / decoding , polarity \nadjust and elastic buffer logic.  Each group of two SerDes  channels, along with its Physical Coding Sublayer (PCS) block, \ncreates a dual DCU  (Dual Channel Unit). The functionality of the SerDes /PCS duals can be controlled by SRAM cell \nsettings du ring device configuration or by registers that are addressable during device operation. The registers in every \ndual can  be programmed via the SerDes  Client Interface (SCI). These DCUs (up to two) are located at the bottom of the  \ndevices.  \nEach PIC block encompasses two PIOs (PIO pairs) with their respective sysI/O buffers. The sysI/O buffers of the  \nECP5/ECP5 -5G devices are arranged in seven banks (eight banks for LFE5 -85 devices in caBGA756 and  caBGA554 \npackages), allowing the implementation of a wide variet y of I/O standards. One of these banks (Bank 8)  is shared with \nthe programming interfaces. Half  of the PIO pairs on the left and right edges of the device can be  configured as LVDS \ntransmit pairs, and all pairs on left and right can be configured as LVDS r eceive pairs. The PIC  logic in the left and right \nbanks also includes pre -engineered support to aid in the implementation of high speed  source synchronous standards \nsuch as XGMII, 7:1 LVDS, along with memory interfaces including DDR3 and  LPDDR3.  \nThe ECP5/E CP5-5G registers in PFU and sysI/O can be configured to be SET or RESET. After power up and the  device is \nconfigured, it enters into user mode with these registers SET/RESET according to the configuration setting, allowing the \ndevice entering to a known st ate for predictable system function.  \nOther blocks provided include PLLs, DLLs and configuration functions. The ECP5/ECP5 -5G architecture provides  up to \nfour Delay -Locked Loops (DLLs) and up to four Phase -Locked Loops (PLLs). The PLL and DLL blocks are  located at the \ncorners of each device.  \nThe configuration block that supports features such as configuration bit -stream decryption, transparent updates  and \ndual -boot support is located at the bottom of each device, to the left of the SerDes  blocks. Every device  in the  \nECP5/ECP5 -5G family supports a sysCONFIG™ ports located in that same corner, powered by V CCIO 8, allowing  for serial \nor parallel device configuration.  \nIn addition, every device in the family has a JTAG port. This family also provides an on- chip osci llator and soft error  \ndetect capability. The ECP5 devices use 1.1 V and ECP5UM5G devices use 1.2 V as their core voltage.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  13 \n \nFigure 2.1. Simplified Block Diagram, LFE5UM/LFE5UM5G -85 Device (Top Level)  \n2.2. PFU Blocks  \nThe core of the ECP5/ECP5 -5G device consists of PFU blocks. Each PFU block consists of four interconnected  slices \nnumbered 0 -3, as shown in Figure 2.2. Each slice contains two LUTs. All the interconnections to and from  PFU blocks \nare from routing. There are 50 inputs and 23 outputs associated with each PFU block.  \nThe PFU block can be used in Distributed RAM or ROM function, or used to perform Logic, Arithmetic, or ROM  \nfunctions. Table 2.1 shows the functions each slice can perform in either mode.  \n\nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n14  FPGA- DS-02012-2.8 \nFF FF FF FF FF FF FF FF\n \nFigure 2.2. PFU Diagram  \n2.2.1.  Slice  \nEach slice contains two LUT4s feeding two registers. In Distributed SRAM mode, Slice 0 through Slice 2 are configured \nas distributed memory, and Slice 3 is used as Logic or ROM. Table 2.1 shows the capability of the slices  along with the \noperation modes they enable. In addition, each PFU contains logic that allows t he LUTs to be combined to perform \nfunctions such as LUT5, LUT6, LUT7 and LUT8. There is control logic to perform set/reset functions (programmable as \nsynchronous/ asynchronous), clock select, chip -select and wider RAM/ROM functions.  \nTable 2.1. Resources and Modes Available per Slice  \nSlice  PFU (Used in Distributed SRAM)  PFU (Not used as Distributed SRAM)  \nResources  Modes  Resources  Modes  \nSlice 0  2 LUT4s and 2 Registers  RAM  2 LUT4s and 2 Registers  Logic, Ripple, ROM  \nSlice 1  2 LUT4s and 2 Registers  RAM  2 LUT4s and 2 Registers  Logic, Ripple, ROM  \nSlice 2  2 LUT4s and 2 Registers  RAM  2 LUT4s and 2 Registers  Logic, Ripple, ROM  \nSlice 3  2 LUT4s and 2 Registers  Logic, Ripple, ROM  2 LUT4s and 2 Registers  Logic, Ripple, ROM  \n \nFigure 2.3 shows an overview of the internal logic of the slice. The registers in the slice can be configured fo r \npositive/negative and edge triggered or level sensitive clocks.  \nEach slice has 14 input signals , 13 signals from routing and one from the carry -chain (from the adjacent slice or  PFU). \nThere are five outputs , four to routing and one to carry -chain (to the  adjacent PFU). There are two inter slice/  PFU \noutput signals that are used to support wider LUT functions, such as LUT6, LUT7 , and LUT8. Table 2.2 and Figure 2.3 list \nthe signals associated with all the slices. Figure 2.4 shows the connectivity of the inter -slice/PFU signals that support \nLUT5, LUT6, LUT7 , and LUT8.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  15 \nLUT4 &\nCARRY *\nFF\nLUT4 &\nCARRY *FXA\nFXB\nM1\nM0\nA1\nB1\nC1\nD1\nF1\nF1\nQ1FCO\nFFF0\nF0\nQ0\nFCICE\nCLK\nLSR\nFor Slices 0 and 1, memory control signals are generated from Slice 2 as follows: \nWCK is CLK\nWRE is from LSRDI[3:2] for Slice 1 and DI[1:0] for Slice 0 data from Slice 2WAD [A:D] is a 4-bit address from slice 2 LUT inputNotes :A0\nB0\nC0\nD0\nFrom Different Slice/PFU\n \nFigure 2.3. Slice Diagram  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n16  FPGA- DS-02012-2.8 \nSLICE 3A1\nB1\nC1\nD1\nA0\nB0\nC0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 2A1\nB1\nC1\nD1\nA0\nB0C0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 1A1\nB1\nC1\nD1\nA0\nB0C0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 0A1\nB1\nC1\nD1\nA0\nB0C0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0LUT8\nLUT5\nLUT6\nLUT5\nLUT6\nLUT5LUT7\nLUT5LUT7 Output \nTo Next PFUPFU Col (n-1)\nLUT7 Output \nFrom Previous PFUPFU Col (n) PFU Col (n+1)SLICE 3A1\nB1\nC1\nD1\nA0\nB0C0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 2A1\nB1\nC1\nD1\nA0\nB0C0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 1A1\nB1\nC1\nD1\nA0\nB0C0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 0A1\nB1\nC1\nD1\nA0\nB0C0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0LUT8\nLUT5\nLUT6\nLUT5\nLUT6\nLUT5LUT7\nLUT5\nSLICE 3A1\nB1\nC1\nD1\nA0\nB0C0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 2A1\nB1\nC1\nD1\nA0\nB0C0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 1A1\nB1\nC1\nD1\nA0\nB0C0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0SLICE 0A1\nB1\nC1\nD1\nA0\nB0C0\nD0\nFXB\nFXAF1\nQ1\nF0\nQ0LUT8\nLUT5\nLUT6\nLUT5\nLUT6\nLUT5LUT7\nLUT5\n \nFigure 2.4. Connectivity Supporting LUT5, LUT6, LUT7, and LUT8  \nTable 2.2. Slice Signal Descriptions  \nFunction  Type  Signal Names  Description  \nInput  Data signal  A0, B0, C0, D0  Inputs to LUT4  \nInput  Data signal  A1, B1, C1, D1  Inputs to LUT4  \nInput  Multi- purpose  M0 Multipurpose Input  \nInput  Multi- purpose  M1 Multipurpose Input  \nInput  Control signal  CE Clock Enable \nInput  Control signal  LSR Local Set/Reset  \nInput  Control signal  CLK System Clock  \nInput  Inter -PFU signal  FCI Fast Carry -in1 \nInput  Inter -slice signal  FXA Intermediate signal to generate LUT6, LUT7 and LUT82 \nInput  Inter -slice signal  FXB Intermediate signal to generate LUT6, LUT7 and LUT82 \nOutput  Data signals  F0, F1  LUT4 output register bypass signals \nOutput  Data signals  Q0, Q1  Register outputs  \nOutput  Inter -PFU signal  FCO Fast carry chain output1 \nNotes : \n1. See Figure 2.3 for connection details.  \n2. Requires two adjacent PFU s. \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  17 \n2.2.2.  Modes of Operation  \nSlices 0- 2 have up to four potential modes of operation: Logic, Ripple, RAM , and ROM. Slice 3 is not needed for  RAM \nmode, it can be used in Logic, Ripple, or ROM modes.  \n2.2.2.1.  Logic Mode  \nIn this mode, the LUTs in each slice are configured as  4-input combinatorial lookup tables. A LUT4 can have 16  possible \ninput combinations. Any four input logic functions can be generated by programming this lookup table.  Since there are \ntwo LUT4s per slice, a LUT5 can be constructed within one slice. Larger look -up tables such as  LUT6, LUT7 , and LUT8 \ncan be constructed by concatenating other slices. Note that LUT8 requires more than four  slices.  \n2.2.2.2.  Ripple Mode  \nRipple mode supports the efficient implementation of small arithmetic functions. In ripple mode, the following \nfunctions can be implemented by each slice:  \n• Addition 2 -bit \n• Subtraction 2 -bit \n• Add/Subtract 2 -bit using dynamic control  \n• Up counter 2 -bit \n• Down counter 2 -bit \n• Up/Down counter with asynchronous clear  \n• Up/Down counter with preload (sync)  \n• Ripple mode multiplier building block  \n• Multiplier support  \n• Comparator functions of A and B inputs  \n• A greater -than -or-equal -to B \n• A not -equal -to B \n• A less -than -or-equal -to B \nRipple Mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this \nconfiguration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are generated on a per slice basis to allow fast arithmetic functions to be constructed by concatenating Slices.  \n2.2.2.3.  RAM Mode  \nIn this mode, a 16 × 4-bit distributed single port RAM (SPR) can be constructed in one PFU using each LUT block in\n Slice \n0 and Slice 1 as a 16 × 2-bit memory in each slice. Slice 2 is used to provide memory address and control signals.  \nA 16 × 2-bit pseudo dual port RAM (PDPR) memory is created in one PFU by using one Slice as the read- write  port and \nthe other companion slice as the read -only port. The slice with the read- write port updates the SRAM data  contents in \nboth slices at the same write cycle.  \nECP5/ECP5 -5G devices  support distributed memory initialization.  \nThe Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software \nconstruct s these using distributed memory primitives that represent the capabilities of the P FU. Table 2.3 lists the \nnumber of slices required to implement different distributed RAM primitives. For more information about  using RAM in \nECP5/ECP5 -5G devices, refer to ECP5 and ECP5 -5G Memory Usage Guide ( FPGA -TN-02204 ). \nTable 2.3. Number of Slices Required to Implement Distributed RAM  \nRAM  Number of Slices  \nSPR 16 X 4 3 \nPDPR 16 X 4  6 \nNote : SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n18  FPGA- DS-02012- 2.8 \n2.2.2.4.  ROM Mode  \nROM mode uses the LUT logic; hence, Slices 0 through 3 can be used in ROM mode. Preloading is accomplished  \nthrough the programming interface during PFU configuration.  \nFor more information, refer to ECP5 and ECP5 -5G Memory Usage Guide ( FPGA -TN-02204 ). \n2.3. Routing  \nThere are many resources provided in the ECP5/ECP5 -5G devices to route signals individually or as busses with  related \ncontrol signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing)  segments.  \nThe ECP5/ECP5- 5G family has an enhanced routing architecture that produces a compact design. The Diamond  design \nsoftware tool suites take the output of the synthesis tool and places and routes the design.  \n2.4. Clocking Structure  \nECP5/ECP5 -5G clocking structure consists of clock synthesis blocks  (sysCLOCK PLL ); balanced clock t ree networks  (PCLK \nand ECLK trees ); and efficient clock logic modules  (CLOCK DIVIDER and Dynamic Clock Select  (DCS), Dynamic Clock \nControl (DCC) and DLL ). All of these function s are described below.  \n2.4.1.  sysCLOCK PLL  \nThe sysCLOCK  PLLs provide the ability to synthesize clock frequencies. The devices in the ECP5/ECP5 -5G family  support \ntwo to four full -featured General Purpose PLLs. The sysCLOCK PLLs provide the ability to synthesize  clock frequencies.  \nThe architecture of the PLL is shown in Figure 2.5. A description of the PLL functionality follows.  \nCLKI is the reference frequency input to the PLL and its source can come from two different external CLK inputs or  from \ninternal routing. A non- glitchless 2- to-1 input multiplexor is provided to dynamically select between two different \nexternal reference clock sources. The CLKI input feeds into the input Clock Divider block.  \nCLKFB is th e feedback signal to the PLL which can come from internal feedback path, routing or an external I/O  pin. The \nfeedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock  output.  \nThe PLL has four clock outputs CL KOP, CLKOS, CLKOS2 and CLKOS3. Each output has its own output divider,  thus \nallowing the PLL to generate different frequencies for each output. The output dividers can have a value from  1 to 128. \nThe CLKOP, CLKOS, CLKOS2, and CLKOS3 outputs can all be used to drive the primary clock network.  Only CLKOP and \nCLKOS outputs can go to the edge clock network.  \nThe setup and hold times of the device can be improved by programming a phase shift into the CLKOS, CLKOS2,  and \nCLKOS3 output clocks which advance s or delay s the output clock with reference to the CLKOP output clock.  This phase \nshift can be either programmed during configuration or can be adjusted dynamically using the PHASESEL, PHASEDIR, \nPHASESTEP, and PHASELOADREG ports.  \nThe LOCK signal is asserted when the  PLL determines it has achieved lock and de -asserted if a loss of lock is  detected.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  19 \nRefclk Divider M Phase \nDetector ,\nVCO, and\nLoop FilterCLKOP \nDivider \n(1-128)\nLock \nDetectFeedback \nClock DividerCLK0\nCLK1SELRefclk\nENCLKOPCLKOP\nCLKOS\nCLKOS 2\nCLKOS 3CLKIPLLCSOUTPLLREFCS\nVCO\nCLKFBFBKSELCLKOS \nDivider \n(1-128)\nCLKOS 2\nDivider \n(1-128)\nCLKOS 3\nDivider \n(1-128)VCO\nVCO\nVCO\nInternal Feedback\nCLKOP, CLKOS, CLKOS 2, CLKOS 3\nRST\nSTDBYPHASESTEPPHASEDIRPHASESEL[1:0]Dynamic \nPhase \nAdjustPHASELOADREG\nLOCKENCLKOS\nENCLKOS 2\nENCLKOS 3CLKI\nCLKI2\n \nFigure 2.5. General Purpose PLL Diagram  \nTable 2.4 provides a description of the signals in the PLL blocks. \nTable 2.4. PLL Blocks Signal Descriptions  \nSignal  Type  Description  \nCLKI Input  Clock Input to PLL from external pin or routing  \nCLKI2  Input  Mixed clock input to PLL  \nSEL Input  Input Clock select, selecting from CLKI and CLKI2 inputs  \nCLKFB  Input  PLL Feedback Clock  \nPHASESEL[1:0] Input  Select which output to be adjusted on Phase by PHASEDIR, PHASESTEP, PHASELODREG  \nPHASEDIR  Input  Dynamic Phase adjustment direction.  \nPHASESTEP  Input  Dynamic Phase adjustment step.  \nPHASELOADREG  Input  Load dynamic phase adjustment values into PLL.  \nCLKOP Output  Primary PLL output clock (with phase shift adjustment)  \nCLKOS Output  Secondary PLL output clock (with phase shift adjust)  \nCLKOS2  Output  Secondary PLL output clock2 (with phase shift adjust)  \nCLKOS3  Output  Secondary PLL output clock3 (with phase shift adjust)  \nLOCK Output  PLL LOCK to CLKI, Asynchronous signal. Active high indicates PLL lock \nSTDBY  Input  Standby signal to power down the PLL  \nRST Input  Resets the PLL  \nENCLKOP  Input  Enable PLL output CLKOP  \nENCLKOS  Input  Enable PLL output CLKOS  \nENCLKOS2  Input  Enable PLL output CLKOS2  \nENCLKOS3  Input  Enable PLL output CLKOS3  \n \nFor more details on the PLL , you can refer to the ECP5 and ECP5 -5G sysClock PLL/DLL Design and Usage Guide ( FPGA -\nTN-02200) . \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n20  FPGA- DS-02012-2.8 \n2.5. Clock Distribution Network  \nThere are two main clock distribution networks for any member of the ECP5/ECP5 -5G product family, namely Primary \nClock (PCLK) and Edge Clock (ECLK). These clock networks have the clock sources come from many di fferent sources, \nsuch as Clock Pins, PLL outputs, DLLDEL outputs, Clock divider outputs, SerDes /PCS clocks and  some on chip generated \nclock signal. There are clock dividers (CLKDIV) blocks to provide the slower clock from  these clock sources.  \nECP5/ECP5 -5G also supports glitchless dynamic enable function (DCC) for the PCLK Clock  to save dynamic power. There \nare also some logics to allow dynamic glitchless selection between two clocks for  the PCLK network (DCS).  \nOverview of Clocking Network is shown in Figure 2.6 for LFE5UM/LFE5UM5G -85 device.  \n \n \nFigure 2.6. LFE5UM/LFE5UM5G -85 Clocking  \n2.5.1.  Primary Clocks  \nThe ECP5/ECP5- 5G device family provides low- skew, high fan -out clock distribution to all synchronous elements in  the \nFPGA fabric through the Primary Clock Network.  \nThe primary clock network is divided into four clocking quadrants: Top Left (TL), Bottom Left (BL), Top Right (TR),  and \nBottom Right (BR). Each of these quadrants has 16 clocks that can be distributed to the fabric in the quadrant.  \nThe Lattice Diamond software can automatically route each clock to one of the four quadrants up to a maximum of  16 \nclocks per quadrant. You  can change how the clocks are routed by specifying a preference in the Lattice  Diamond \nsoftware to locate the clock to specific. The ECP5/ECP5 -5G device provides you  with a maximum o f 64 unique clock \ninput sources that can be routed to the primary Clock network.  \nPrimary clock sources are:  \n• Clock input pins  \n• PLL outputs  \n• CLKDIV outputs  \n• Internal FPGA fabric entries (with minimum general routing)  \n• SerDes /PCS/PCSDIV clocks  \n• OSC clock  \nThese sou rces are routed to one of four clock switches called a Mid Mux. The outputs of the Mid MUX are routed to  \nthe center of the FPGA where another clock switch, called the Center MUX, is used to route the primary clock  sources \nto primary clock distribution to t he ECP5/ECP5 -5G fabric. These routing muxes are shown in Figure 2.6. Since there is a \nmaximum of 60 unique clock input sources to the clocking quadrant s, there are potentially 64  unique clock domains \nthat can be used in the ECP5/ECP5 -5G Device. For more information about the primary  clock tree and connections, \nrefer to ECP5 and ECP5 -5G sysClock PLL/DLL Design and Usage Guide ( FPGA -TN-02200) . \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  21 \n2.5.1.1.  Dynamic Clock Control  \nThe Dynamic Clock Control ( DCC),  Quadrant Clock enable/disable feature allows internal logic control of  the quadrant \nprimary clock network. When a clock network is disabled, the clock signal is static and not toggle. All the logic fed by \nthat clock does  not toggle, reducing the overall power consumption of the device. The disable function does  not create \nglitch and  increase the clock latency to the primary clock network.  \nThis DCC controls the clock sources from the Primary CLOCK MIDMUX before they are fed to the Primary Center  MUXs \nthat drive the quadrant clock network. For more information about the DCC, re fer to ECP5 and ECP5 -5G sysClock \nPLL/DLL Design and Usage Guide (FPGA -TN-02200) . \n2.5.1.2.  Dynamic Clock Select  \nThe Dynamic Clock Select ( DCS) is a smart multiplexer function available in the primary clock routing. It switches \nbetween two independent  input clock sources. Depending on the operation modes, it switches be tween two (2) \nindependent input clock  sources either with or without any glitches. This is achieved regardless of when the select \nsignal is toggled. Both  input clocks must be running to achieve functioning glitch -less DCS output clock, but it is not \nrequir ed running  clocks when used as non- glitch -less normal clock multiplexer.  \nThere are two DCS blocks per device that are fed to all quadrants. The inputs to the DCS block come from all the  output \nof MIDMUXs and Clock from CIB located at the center of the PLC array core. The output of the DCS is connected to one \nof the inputs of Primary Clock Center MUX.  \nFigure 2.7 shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed to other \nmodes. For more information about the DCS, refer to ECP5 and ECP5 -5G sysClock PLL/DLL Design and Usage Guide \n(FPGA -TN-02200) . \nCLK0\nSEL\nCLKOCLK1\n \nFigure 2.7. DCS Waveforms  \n2.5.2.  Edge Clock  \nECP5/ECP5 -5G devices have a number of high -speed edge clocks that are intended for use with the PIOs in the  \nimplementation of high -speed interfaces. There are two ECLK networks per bank I /O on the Left and Right sides of  the \ndevices.  \nEach Edge Clock can be sourced from the following:  \n• Dedicated Clock input pins (PCLK)  \n• DLLDEL output (Clock delayed by 90o)  \n• PLL outputs (CLKOP and CLKOS)  \n• ECLKBRIDGE  \n• Internal Nodes  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n22  FPGA- DS-02012-2.8 \nFrom\nECLKBRIDGE\nECLKSYNCFrom ECLK of\nother bank on same\n side\nTo ECLKBRIDGE \nto go to other sideTo ECLK of other\nbank on same sideECLK Tree\nFrom RoutingTop Left / Right PCLK Pin\nTop Left / Right DLLDEL Output\nTop Right / Left PLL CLKOP\nTop Right / Left PLL CLKOS\nBottom Right / Left PLL CLKOP\nBottom Right / Left PLL CLKOS\nBottom Left / Right PCLK Pin\nBottom Left / Right DLLDEL Output\n \nFigure 2.8. Edge Clock Sources per Bank  \nThe edge clocks have low injection delay and low skew. They are used for DDR Memory or Generic DDR interfaces. For \ndetailed information on Edge Clock connections, refer to ECP5 and EC P5-5G sysClock PLL/DLL Design and Usage Guide \n(FPGA -TN-02200) . \n2.6. Clock Dividers  \nECP5/ECP5 -5G devices have two clock dividers, on e on the left side and one on the right side of the device. These  are \nintended to generate a slower -speed system clock from a high -speed edge clock. The block operates in a ÷2, ÷3.5 mode \nand maintains a known phase relationship between the divided down clock and the high- speed clock  based on the \nrelease of its reset signal.  \nThe clock dividers can be fed from selected PLL outputs, external primary clock pins multiplexed with the DDRDEL  Slave \nDelay or from routing. The clock divider outputs serve as primary c lock sources and feed into the clock distribution \nnetwork. The Reset (RST) control signal resets input and asynchronously forces all outputs to low. The SLIP  signal slips \nthe outputs one cycle relative to the input clock. For further information on clock dividers, refer to  ECP5 and ECP5 -5G \nsysClock PLL/DLL Design and Usage Guide ( FPGA -TN-02200 ). Figure 2.9 shows the clock divider  connections.  \nPrimary Clock Pin OR\nDLLDEL output clock\nPLL clock output\n(CLKOP/CLKOS)\nPrimary \nClock Tree \nOR RoutingTo Primary Clock Tree \nOR Routing\nRST\nSLIPCLKDIV\n(/2 or /3.5)\n \nFigure 2.9. ECP5/ECP5 -5G Clock Divider Sources  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  23 \n2.7. DDRDLL  \nEvery DDRDLL (master DL L block) can generate phase shift code representing the amount of delay in a delay  block that \ncorresponding to 90° phase of the reference clock input. The reference clock can be either from  PLL, or input pin. This \ncode is used in the DQSBUF block that cont rols a set of DQS pin groups to interface with  DDR memory (slave DLL). \nThere are two  DDRDLLs that supply two sets of codes (for two different reference clock  frequencies) to each side of the \nI/O (at each of the corners). The DQSBUF uses this code to contro ls the DQS  input of the DDR memory to 90° shift to \nclock DQs at the center of the data eye for DDR memory interface.  \nThe code is also sent to another slave DLL, DLLDEL, that takes a clock input and generates a 90 ° shift  clock output to \ndrive the clocking structure. This is useful to interface edge -aligned Generic DDR, where 90 ° clocking needs to be \ncreated. Figure 2.10 shows DDRDLL functional diagram.  \nCLK\nRST\nUDDCNTLN\nFREEZEDDRDEL\nLOCKDDRDLL\nDCNTL [7:0]\n \nFigure 2.10. DDRDLL Functional Diagram  \nTable 2.5. DDRDLL Ports List  \nPort Name  Type  Description  \nCLK Input  Reference clock input to the DDRDLL. Should run at the same frequency as the clock to the delay  code . \nRST Input  Reset Input to the DDRDLL . \nUDDCNTLN  Input  Update Control to update the delay code. The code is the DCNTL[7:0] outputs. These outputs are \nupdated when the UDDCNTLN signal is LOW.  \nFREEZE  Input  FREEZE goes high and, without a glitch, turns off the DLL internal clock and the ring oscillator output \nclock. When FREEZE goes low, it turns them back on.  \nDDRDEL  Output  The delay codes from the DDRDLL to be used in DQSBUF or DLLDEL . \nLOCK Output  Lock output to indicate the DDRDLL has valid delay output . \nDCNTL [7:0] Output  The delay codes from the DDRDLL available for the user IP . \n \nThere are four identical DDRDLLs, one in each of the four corners in LFE5 -85 and LFE5- 45 devices, and two  DDRDLLs in \nboth LFE5 -25 and LFE5 -12 devices in the upper two corners. Each DDRDLL can generate delay code base d on the \nreference frequency. The slave DLL (DQSBUF and DLLDEL) use the code to delay the signal, to create the phase  shifted \nsignal used for either DDR memory, to  creat e 90° shift clock. Figure 2.11 shows the DDRDLL and  the slave DLLs on the \ntop level view.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n24  FPGA- DS-02012-2.8 \nLFE5 Device\nConfig I /O\n \nFigure 2.11. ECP5/ECP5 -5G DLL Top Level View (For LFE -45 and LFE -85) \n2.8. sysMEM Memory  \nECP5/ECP5 -5G devices contain a number of sysMEM Embedded Block RAM ( EBR). The EBR consists of an 18  Kb RAM \nwith memory core, dedicat ed input registers and output registers with separate clock and clock enable.  Each EBR \nincludes functionality to support true dual -port, pseudo dual -port, single -port RAM, ROM and FIFO buffers (via external \nPFUs).  \n2.8.1.  sysMEM Memory Block  \nThe sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in  a \nvariety of depths and widths as listed  in Table 2.6. FIFOs ca n be implemented in sysMEM EBR blocks by implementing \nsupport logic with PFUs. The EBR block facilitates parity checking by supporting an optional parity bit for  each data \nbyte. EBR blocks provide byte -enable support for configurations with 18 -bit and 36 -bit data widths. For  more \ninformation, refer to ECP5 and ECP5 -5G Memory Usage Guide ( FPGA -TN-02204) . \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  25 \nTable 2.6. sysMEM Block Configurations  \nMemory Mode  Configurations  \nSingle Port  16,384 × 1 \n8,192 × 2 \n4,096  × 4 \n2,048  × 9 \n1,024  × 18 \n512 × 36 \nTrue Dual Port  16,384  × 1 \n8,192  × 2 \n4,096  × 4 \n2,048  × 9 \n1,024  × 18 \nPseudo Dual Port  16,384  × 1 \n8,192  × 2 \n4,096  × 4 \n2,048 × 9 \n1,024 × 18 \n512 × 36 \n \n2.8.2.  Bus Size Matching  \nAll of the multi -port memory modes support different widths on each of the ports. The RAM bits are mapped LSB  word \n0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for  each port \nvaries, this mapping scheme applies to each port.  \n2.8.3.  RAM Initialization and ROM Operation  \nIf desired, the contents of the RAM can be pre -loaded during device configuration. By preloading the RAM block  during \nthe chip configuration cycle and disabling the  write controls, the sysMEM block can also be utilized as a  ROM.  \n2.8.4.  Memory Cascading \nLarger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools  cascade \nmemory transparently, based on specific design inputs.  \n2.8.5.  Single, Dual and Pseudo -Dual Port Modes  \nIn all the sysMEM RAM modes the input data and address for the ports are registered at the input of the memory  \narray. The output data of the memory is optionally registered at the output.  \nEBR memory supports the followi ng forms of write behavior for single port or dual port operation:  \n• Normal – Data on the output appears only during a read cycle. During a write cycle, the data (at the current \naddress) does not appear on the output. This mode is supported for all data widt hs. \n• Write Through – A copy of the input data appears at the output of the same port during a write cycle. This mode is \nsupported for all data widths.  \n• Read -Before- Write – When new data is written, the old content of the address appears at the output. This m ode is \nsupported for x9, x18, and x36 data widths.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n26  FPGA- DS-02012-2.8 \n2.8.6.  Memory Core Reset  \nThe memory array in the EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously or \nsynchronously. RSTA and RSTB are local signals, which reset the outp ut latches associated with Port A  and Port B, \nrespectively. The Global Reset (GSRN) signal can reset both ports. The output data latches and associated resets for both ports are as shown in Figure 2.12. \nQSETD\nLCLR\nOutput Data\n LatchesMemory Core Port A[ 17:0]\nQSETD Port B [17:0]\nRSTB\nGSRN\nProgrammable DisableRSTALCLR\n \nFigure 2.12. Memory Core Reset  \nFor further information on the sysMEM  EBR block, see the list of technical documentation in Supplemental  Information  \nsection.  \n2.9. sysDSP™ Slice  \nThe ECP5/ECP5- 5G family p rovides an enhanced sysDSP architecture, making it ideally suited for low -cost,  \nhigh -performance Digital Signal Processing (DSP) applications. Typical functions used in these applications are Finite  \nImpulse Response (FIR) filters, Fast Fourier Transforms (FFT) functions, Correlators, Reed -Solomon/Turbo/Convolution \nencoders and decoders. These complex signal processing functions use similar building blocks such as multiply -adders \nand multiply- accumulators.  \n2.9.1.  sysDSP Slice Approach Compared to General DSP  \nConve ntional general -purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with  fixed \ndata -width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by  higher \nclock speeds. In the EC P5/ECP5- 5G device family, there are many DSP slices that can be used to support  different data \nwidths. This allows designers to use highly parallel implementations of DSP functions. Designers can  optimize DSP \nperformance vs. area by choosing appropriate le vels of parallelism. Figure 2.13 compares the fully  serial \nimplementation to the mixed parallel and serial implementation.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  27 \nMultiplier\n0Multiplier\n1x x x\nMultiplier\nk\n(k adds)\nOutputSingle\nMultiplierxOperand\nAOperand\nA\nOperand\nBOperand\nBOperand\nBOperand\nAOperand\nA\nOperand\nB\nAccumulatorM loops\nFunction Implemented in\nGeneral Purpose DSP\nFunction Implemented in ECP5/ECP5-5G   \n   m/k\naccumulatem\n/k\nloops\n+\n \nFigure 2.13. Comparison of General DSP and ECP5/ECP5 -5G Approaches  \n2.9.2.  sysDSP Slice Architecture Features  \nThe ECP5/ECP5- 5G sysDSP  Slice has been significantly enhanced to provide functions needed for advanced processing \napplications. These enhancements provide improved flexibility and resource utilization.  \nThe ECP5/ECP5- 5G sysDSP Slice supports many functions that include the follow ing: \n• Symmetry support. The primary target application is wireless. 1D Symmetry is useful for many applications that \nuse FIR filters when their coefficients have symmetry or asymmetry characteristics. The main motivation for using 1D symmetry is cost/size optimization. The expected size reduction is up to 2x.  \n• Odd mode – Filter with Odd number of taps  \n• Even mode – Filter with Even number of taps  \n• Two dimensional (2D) symmetry mode – supports 2D filters for mainly video applications  \n• Dual -multiplier architecture.  Lower accumulator overhead to half and the latency to half compared to single \nmultiplier architecture  \n• Fully cascadable DSP across slices. Support for symmetric, asymmetric and non -symmetric filters.  \n• Multiply (one 18 × 36, two 18 × 18 or four 9 × 9 Multipl ies per Slice)  \n• Multiply (36 × 36 by cascading across two sysDSP slices)  \n• Multiply Accumulate (supports one 18 × 36 multiplier result accumulation or two 18 × 18 multiplier result \naccumulation)  \n• Two Multiplies feeding one Accumulate per cycle for increased pr ocessing with lower latency (two 18 × 18 \nMultiplies feed into an accumulator that can accumulate up to 52 bits)  \n• Pipeline registers  \n• 1D Symmetry support. The coefficients of FIR filters have symmetry or negative symmetry characteristics.  \n• Odd mode – Filter wi th Odd number of taps  \n• Even mode – Filter with Even number of taps  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n28  FPGA- DS-02012- 2.8 \n• 2D Symmetry support. The coefficients of 2D FIR filters have symmetry or negative symmetry characteristics.  \n• 3 × 3 and 3  × 5 – Internal DSP Slice support  \n• 5 × 5 and larger size 2D blocks –  Sem i internal DSP Slice support  \n• Flexible saturation and rounding options to satisfy a diverse set of applications situations  \n• Flexible cascading across DSP slices  \n• Minimizes fabric use for common DSP and ALU functions  \n• Enables implementation of FIR Filter or similar structures using dedicated sysDSP slice resources only  \n• Provides matching pipeline registers  \n• Can be configured to continue cascading from one row of sysDSP slices to another for longer cascade chains  \n• Flexible and Powerful Arithmetic Logic Unit (ALU) Supports:  \n• Dynamically selectable ALU OPCODE  \n• Ternary arithmetic (addition/subtraction of three inputs)  \n• Bit-wise two -input logic operations (AND, OR, NAND, NOR, XOR and XNOR)  \n• Eight flexible and programmable ALU flags that can be used for multiple pattern detection scenarios, such as, \noverflow, underflow and convergent rounding.  \n• Flexible cascading across slices to get larger functions  \n• RTL Synthesis friendly synchronous reset on all registers, while still suppor ting asynchronous reset for legacy users  \n• Dynamic MUX selection to allow Time Division Multiplexing (TDM) of resources for applications that require \nprocessor -like flexibility that enables different functions for each clock cycle  \nFor most cases, as shown in  Figure 2.14, the ECP5/ECP5 -5G sysDSP slice is backwards -compatible with the  \nLatticeECP2™ and LatticeECP3™ sysDSP block, such that, legacy application s can be targeted to the ECP5/  ECP5 -5G \nsysDSP slice. Figure 2.14 shows the diagram of  sysDSP, and Figure 2.15 shows the detailed diagram.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  29 \nCIN[53:0] (hardwired\ncascade from le\nft DSP)\nCLK[3:0]\nCE[3:0]\nRST[3:0]\nDYNOP0[10:0],\nDYNOP1[10:0]\nSRIA[17:0]\nSRIB[17:0]\nHardwired from DSP\nBlock on Left18\n18In Reg A 0\nIn Reg B 0In Reg A 1In Reg B 1In Reg A 0In Reg B 0In Reg A 1In Reg B 1\nCasc\nA136x36 (Mult36)\n9+/-9 9+/-9 9+/-9 9+/-9 9+/-9 9+/-9 9+/-9 9+/-9\n18+/-18 18+/-18 18+/-18 18+/-1818\n18One of theseSROA[17:0]\nSROB[17:0]\nTo DSPBlock onRight and toCIB OutputsOne of these One of these9x9 9x9 9x9 9x9 9x9 9x9 9x9 9x9\nMult18-0 Mult18-1 Mult18-2 Mult18-1PR0 (36) PR1 (36) PR2 (36) PR3 (36)ALU24 ALU24 ALU24 ALU24Accumulator/ALU (54) Accumulator/ALU (54)OutA0 (18)\nOutB0 (18)\nOutA1 (18)\nOutB1 (18)\nOutA2 (18)\nOutB2 (18)\nOutA3 (18)\nOutB3 (18)\nGSRSIGNEDA[3:0]SIGNEDB[3:0]SOURCEA[3:0]SOURCEB[3:0]Flags[7:0]COUT[53:0] (hardwiredcascade to right DSP)C0[53:0]\nMUA0[17:0]\nMUB0[17:0]\nMUA1[17:0]MUB1[17:0]\nMUA2[17:0]MUB2[17:0]\nMUA3[17:0]MUB3[17:0]\nC0[53:0]MUP0[17:0]\nMUP0[35:18]\nMUP1[17:0]\nMUP1[35:18]\nMUP2[17:0]\nMUP2[35:18]\nMUP3[17:0]\nMUP3[35:18]SLICE 1 SLICE 0\nCasc\nA0\n \nFigure 2.14. Simplified sysDSP Slice Block Diagram  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n30  FPGA- DS-02012-2.8 \nMUIA0 MUIB0 OPCODE_PA MUIA1 MUIB1\nINT_A INT_B\nINT_B\nINT_AIR \nIR IR IR IR \nIR \nIR IR IR \nIR \nDSP SLICEDSP \nCore Logic\nFLAGS RALUCMUXCINC_ALUA ALU B ALU\nShift 18LMULTA MULTB\n00SRIBSRIAC OPA0 DYNOP OPA1\nSROA\nSROBSRIBK_PA\nIR \nMUOP1IR DSP \nPreAdder Logic\nMUOP0R= A ± B ± C\nR = Logic (B, C)BMUX AMUXPR PR\nORCOUT\nOR OR FR  ==PR  =+/- +/-\n \nFigure 2.15. Detailed sysDSP Slice Diagram  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  31 \nIn Figure 2.15, note that A_ALU, B_ALU, and C_ALU are internal signals generated by combining bits from AA, AB,  BA BB \nand C inputs. For further information, refer to ECP5 and ECP5 -5G sysDSP Usage Guide ( FPGA -TN-02205 ). \nThe ECP5/ECP5- 5G sysDSP block supports the following basic elements.  \n• MULT (Multiply)  \n• MAC (Multiply, Accumulate)  \n• MULTADDSUB (M ultiply, Addition/Subtraction)  \n• MULTADDSUBSUM (Multiply, Addition/Subtraction, Summation)  \nTable 2.7 shows the capabilities of each of the ECP5/ECP5 -5G slices versus the above functions.  \nTable 2.7. Maximum Number of Elements in a Slice  \nWidth of Multiply  x9 x18 x36 \nMULT  4 2 1/2 \nMAC  1 1 — \nMULTADDSUB  2 1 — \nMULTADDSUBSUM  * * — \n*Note : Two slices are required for two m9x9addsubsum, and two slices are required for one m18x18addsubsum.  \nSome options are available in the four elements. The input register in all the elements can be directly loaded or can  be \nloaded as a shift register from previous operand registers. By selecting dynamic operation,  the following operations are \npossible:  \n• In the Add/Sub option the Accumulator can be switched between addition and subtract ion on every cycle.  \n• The loading of operands can switch between parallel and serial operations.  \nFor further information, refer to ECP5 and ECP5 -5G sysDSP Usage Guide ( FPGA -TN-02205 ). \n2.10. Programmable I/O Cells  \nThe programmable logic associated with an I/O is called a PIO. The individual PIO are connected to their  respective \nsysI/O buffers and pads. On the ECP5/ECP5 -5G devices, the Programmable I/O cells (PIC) are assembled into groups of \nfour PIO  cells called a Programmable I/O Cell or PIC. The PICs are placed on all four sides of the device.  \nOn all the ECP5/ECP5- 5G devices, two adjacent PIOs can be combined to provide a complementary output driver  pair. \nAll PIO pairs can implement differential receivers. Half of the PIO pairs on the left and right edges of these  devices can \nbe configured as true LVDS transmit pair s. \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n32  FPGA- DS-02012-2.8 \nCore\nLogic /\nRouting\nInput\nRegister\nBlock\nOutput and\nTristate\nRegister\nBlockPin DPIO DInput\nRegister\nBlock\nOutput and\nTristate\nRegister\nBlockPin CPIO CInput\nRegister\nBlock\nOutput and\nTristate\nRegister\nBlockPin BPIO BInput\nRegister\nBlock\nOutput and\nTristate\nRegister\nBlockPin APIO A1 PIC\nInput\nGearboxOutput\nGearbox\n \nFigure 2.16. Group of Four Programmable I/O Cells on Left/Right Sides  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  33 \n2.11. PIO \nThe PIO contains three blocks: an input register block, output register block , and tri -state register block. These  blocks \ncontain registers for operating in a variety of modes along with the necessary clock and selection logic.  \n2.11.1.  Input Register Block  \nThe input register blocks for the PIOs on all edges contain delay elements and registers that can be  used to condition \nhigh -speed interface signals before they are passed to the device core. In addition , the input register blocks for  the \nPIOs on the left and right edges include built -in FIFO logic to interface to DDR and LPDDR memory.  \nThe Input register block on the right and left sides includes gearing logic and registers to implement IDDRX1  and \nIDDRX2 functions. With two PICs sharing the DDR register path, it can also implement IDDRX71 function used for  7:1 \nLVDS interfaces. I t uses three sets of registers to  shift, update, and transfer to implement gearing and the clock  domain \ntransfer. The first stage registers samples the high -speed input data by the high- speed edge clock on its  rising and \nfalling edges. The second stage registers perform data alignmen t based on the control signals. The third  stage pipeline \nregisters pass the data to the device core synchronized to the low -speed system clock. The t op side  of the device \nsupport s IDDRX1 gearing function. For more information on gearing function, refer to ECP5 and ECP5 -5G High -Speed \nI/O Inter face ( FPGA -TN-02035 ). \nFigure 2.17 shows the input register block for the PIOs on the top edge.  \nProgrammable\nDelay Cell\nINFFD\nSCLK\nRSTQ[1:0]INCK\nINFF\nQ\nIDDRX1\n \nFigure 2.17. Input Register Block for PIO on Top Side of the Device  \nFigure 2.18 shows the input register block for the PIOs located on the left and right edges.  \nINFFD\nDelayed DQS\nECLK\nSCLK\nRST\nALIGNWDFIFO Q[1:0]/\nQ[3:0]/\nQ[6:0]*INCK\nINFF\nQ\nGeneric\nIDDRX1\nIDDRX2\nIDDRX71*\nMemory\nIDDRX2ECLKProgrammable\nDelay Cell\n*For 7:1 LVDS interface only. It is required to use PIO pair pins (PIOA/B or PIOC/D).\n \nFigure 2.18. Input Register Block for PIO on Left and Right Side of the Device  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n34  FPGA- DS-02012-2.8 \n2.11.1.1.  Input FIFO \nThe ECP5/ECP5- 5G PIO has dedicated input FIFO per single -ended pin for input data register for DDR Memory  \ninterfaces. The FIFO resides before the gearing logic. It transfers data from DQS domain to continuous ECLK  domain. On \nthe Write side of the FIFO, it is clocked by DQS clock which is the delayed version of the DQS Strobe  signal from DDR \nmemory. On the Read side of FIFO, it is clocked by ECLK. ECLK may be any high speed clo ck with identical frequency as \nDQS (the frequency of the memory chip). Each DQS group has one FIFO control block.  It distributes FIFO read/write \npointer to every PIC in same DQS group. DQS Grouping and DQS Control Block is  described in DDR Memory Support  \nsection.  \nTable 2.8. Input Block Port Description \nName  Type  Description  \nD Input  High Speed Data Input  \nQ[1:0]/Q[3:0]/Q[6:0]  Output  Low Speed Data to the device core  \nRST Input  Reset to the Output Block  \nSCLK  Input  Slow Speed System Clock  \nECLK  Input  High Speed Edge Clock  \nDQS  Input  Clock from DQS control Block used to clock DDR memory data  \nALIGNWD  Input  Data Alignment signal from device core.  \n \n2.11.2.  Output Register Block  \nThe output register block registers signal from the core of the device before they are passed to the sysI /O buffers.  \nECP5/ECP5 -5G output data path has output programmable flip flops and output gearing logic. On the left and right  \nsides, the output register  block can support 1x, 2x, and 7:1 gearing enabling high speed DDR interfaces and DDR  \nmemory interfaces. On the top side, the banks  support 1x gearing. ECP5/ECP5 -5G output data path diagram is  shown in  \nFigure 2.19. The programmable delay cells are also available in the output data path.  \nFor detailed description of the output register block modes and usage, refer to ECP5 and ECP5- 5G High -Speed I/O \nInter face ( FPGA -TN-02035 ). \nDProgrammable\nDelay CellQ\nGeneric\nODDRX1OUTFF\nRST\nSCLK\nD[1:0]\n \nFigure 2.19. Output Register Block on Top Side  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  35 \nD\nQ\nGeneric\nODDRX1/ODDRX2/\nODDR71*\nMemory\nODDRX2\nOSHX2Programmable\nDelay Cell\nOUTFF\nRST\nSCLK\nECLK\nDQSW\nDQSW270\nD[1:0]/\nD[3:0]/\nD[6:0]*\n*For 7:1 LVDS interface only.  It is required to use PIO pair pins PIOA/B.\n \nFigure 2.20. Output Register Block on Left and Right Sides  \nTable 2.9. Output Block Port Description  \nName  Type  Description  \nQ Output  High Speed Data Output  \nD Input  Data from core to output SDR register  \nD[1:0]/D[3:0]/ D[6:0]  Input  Low Speed Data from device core to output DDR register  \nRST Input  Reset to the Output Block  \nSCLK  Input  Slow Speed System Clock  \nECLK  Input  High Speed Edge Clock  \nDQSW  Input  Clock from DQS control Block used to generate DDR memory DQS output  \nDQSW270 Input  Clock from DQS control Block used to generate DDR memory DQ output  \n \n2.12. Tri-state Register Block  \nThe tri -state register block registers tri- state control signals from the core of the device before they are passed to the  \nsysI/O buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip -flops that  then \nfeeds the output. In DDR , operation used mainly for DDR memory interface can be implemented on the left  and r ight \nsides of the device. Here two  inputs feed the tri -state  registers clocked by both ECLK and SCLK.  \nFigure 2.21 and Figure 2.22 show the Tri -state Register Block functions on the device. For detailed description of  the tri-\nstate  register block modes and usage, refer to ECP5 and ECP5 -5G High -Speed I/O Inter face ( FPGA -TN-02035 ). \nTSFFTD\nRST\nSCLKTQ\n \nFigure 2.21. Tri-state Register Block on Top Side  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n36  FPGA- DS-02012-2.8 \nTSFFTDTQ\nTHSX2RST\nSCLK\nECLK\nDQSW\nDQSW270\nT[1:0] \nFigure 2.22. Tri-state Register Block on Left and Right Sides  \nTable 2.10. Tri-state Block Port Description  \nName  Type  Description  \nTD Input  Tri-state  Input to Tri-state  SDR Register  \nRST Input  Reset to the Tri-state  Block  \nTD[1:0]  Input  Tri-state  input to TSHX2 function  \nSCLK  Input  Slow Speed System Clock  \nECLK  Input  High Speed Edge Clock  \nDQSW  Input  Clock from DQS control Block used to generate DDR memory DQS output  \nDQSW270  Input  Clock from DQS control Block used to generate DDR memory DQ output  \nTQ Output  Output of the Tri-state  block  \n \n2.13. DDR Memory Support  \n2.13.1.  DQS Grouping for DDR Memory  \nCertain PICs have additional circuitry to allow the implementation of high -speed source synchronous and DDR2,  DDR3, \nLPDDR2 or LPDDR3 memory interfaces. The support varies by the edge of the device as detailed below.  \nThe left and right sides of the PIC have fully functional elements supporting DDR2, DDR3, LPDDR2, or LPDDR3  memory \ninterfaces. Every 16 PIOs on the left and right sides are grouped into one DQS group, as shown in Figure 2.23. Within \neach DQS group, there are two pre -placed pins for DQS and DQS# signals. The rest of the pins  in the DQS group can be \nused as DQ signals and DM signal. The number of pins in each DQS group bonded out is  package dependent. DQS \ngroups with less than 11 pins bonded out can only be used for LPDDR2/3 Command/  Address busses. In DQS groups \nwith more than 11 pins bonded out, up to two pre -defined pins are assigned to be  used as  virtual  VCCIO, by driving these \npins to HIGH, with the user connecting these pins to V CCIO power su pply. These connections create soft  connections to \nVCCIO thru these output pins, and make better connections on  VCCIO to help to reduce SSO noise. For details, refer to \nECP5 and ECP5 -5G High -Speed I/O Inter face ( FPGA -TN-0203 5). \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  37 \nPIO A\nsysI/O Buffer PIO C\nsysI/O Buffer PIO D\nsysI/O Buffer PIO A\nsysI/O Buffer PIO B\nsysI/O Buffer PIO C\nsysI/O Buffer PIO DsysI/O Buffer\nsysI/O Buffer PIO B\nDQSBUF DelayDQS\nPIO A\nsysI/O Buffer PIO C\nsysI/O Buffer PIO D\nsysI/O Buffer PIO A\nsysI/O Buffer PIO B\nsysI/O Buffer PIO CsysI/O Buffer PIO B\nsysI/O Buffer PIO DPad A (T)\nPad B (C)\nPad C\nPad D\nPad A (T)\nPad B (C)\nPad C\nPad D\nPad A (T)\nPad B (C)\nPad C\nPad D\nPad A (T)\nPad B (C)\nPad C\nPad DsysI/O Buffer\n \nFigure 2.23. DQS Grouping on the Left and Right Edges  \n2.13.2.  DLL Calibrated DQS Delay and Control Block (DQSBUF)  \nTo support DDR memory interfaces (DDR2/3, LPDDR2/3), the DQS strobe signal from the memory must be used  to \ncapture the data (DQ) in the PIC registers during memory reads. This signal is output from the DDR memory  device \naligned to data transitions and must be time shifted before it can be used to capture data in the PIC. This  time shifted is \nachieved by using DQSDEL programmable delay line in the DQS Delay Block (DQS read circuit).  The DQSDEL is \nimplemented as a slave delay line and works in conjunction with a master DDRDLL.  \nThis block also includes slave delay line to generate delayed clocks used in the write side to generate DQ and DQS  with \ncorrect phases within one DQS group. There is a third delay line inside this block used to provide write leveling  feature \nfor DDR write if needed.  \nEach of the read and write side delays can be dynamically shifted using margin control signals that can be controlled by \nthe core logic.  \nFIFO Control Block shown in Figure 2.24 generates the Read and Write Pointers for the FIFO block inside the Input \nRegister Block. These pointers are generated to control the DQS to ECLK domain crossing using the FIFO module.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n38  FPGA- DS-02012-2.8 \nDQS\nREAD[1:0]\nREADCLKSEL[1:0]BURSTDET\nDATAVALIDPreamble/Postamble Management\n&\nBurst Detect\nFIFO Control & Datavalid\nGeneration\nRead Side Slave Delay with\nDynamic Margin Control\nWrite Side Slave Delay with\nDynamic Margin Control\nDYNDELAY[7:0]\n(Write Leveling delay)ECLK\nSCLK\nDQSDEL\n(90 Deg. Delay Code\nfrom DDRDLL)\nWrite\nLevelingRDLOADN, RDMOVE, RDDIRECTION\n(Read Side Dynamic Margin Control)\nWRLOADN, WRMOVE, WRDIRECTION\n(Write Side Dynamic Margin Control)\nPAUSERDPNTR[2:0]\nWRPN\nTR[2:0]\nDQSR90 (Read Side)\nDQSW (Write Side)\nDQSW270 (Write Side)RDCFLAGWRCFLAG\n \nFigure 2.24. DQS Control and Delay Block (DQSBUF)  \nTable 2.11. DQSBUF Port L ist Description  \nName  Type  Description  \nDQS  Input  DDR memory DQS strobe  \nREAD[1:0]  Input  Read Input from DDR Controller  \nREADCLKSEL[1:0]  Input  Read pulse selection  \nSCLK  Input  Slow System Clock  \nECLK  Input  High Speed Edge Clock (same frequency as DDR memory)  \nDQSDEL  Input  90° Delay Code from DDRDLL  \nRDLOADN, RDMOVE, RDDIRECTION  Input  Dynamic Margin Control ports for Read delay  \nWRLOADN, WRMOVE, WRDIRECTION  Input  Dynamic Margin Control ports for Write delay  \nPAUSE  Input  Used by DDR Controller to Pause write side signals during \nDDRDLL Code update or Write Leveling  \nDYNDELAY[7:0]  Input  Dynamic Write Leveling Delay Control  \nDQSR90  Output  90° delay DQS used for Read  \nDQSW270  Output  90° delay clock used for DQ Write  \nDQSW  Output  Clock used for DQS Write  \nRDPNTR[2:0]  Output  Read Pointer for IFIFO module  \nWRPNTR[2:0]  Output  Write Pointer for IFIFO module  \nDATAVALID  Output  Signal indicating start of valid data  \nBURSTDET  Output  Burst Detect indicator  \nRDFLAG  Output  Read Dynamic Margin Control output to indicate max value  \nWRFLAG  Output  Write Dynamic Margin Control output to indicate max value  \n \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  39 \n2.14. sysI/O Buffer  \nEach I/O is associated with a flexible buffer referred to as a sysI/O buffer. These buffers are arranged around the  \nperiphery of the device in groups referred to as banks. The sysI/O buffers allow you  to implement the wide variety  of \nstandards that are found in today’s systems including LVDS, HSUL, BLVDS, SSTL Class I and II, LVCMOS,  LVTTL, LVPECL, \nand MIPI. \n2.14.1.  sysI/O Buffer Banks  \nECP5/ECP5 -5G devices have seven sysI/O buffer banks, two banks per side at Top, Left and Right, plus one at the  \nbottom left side. The bottom left side bank (Bank 8) is a shared I/O bank. The I/O in that bank contains both dedicated \nand shared I/O for sysConfig function. When a shared pin is not used for configuration, it is available as a  user I/O. For \nLFE5 -85 devices, there is an additional I/O bank (Bank 4) that is not available in other device in the  family.  \nIn ECP5/ECP5 -5G devices, the Left and  Right sides are tailored to support high performance interfaces, such as  DDR2, \nDDR3, LPDDR2, LPDDR3 and other high speed source synchronous standards. The banks on the Left and  Right sides of \nthe devices feature LVDS input and output buffers, data -width g earing, and DQSBUF block to support DDR2/3 and \nLPDDR2/3 interfaces. The I/O on the top and bottom banks do not have LVDS input and output  buffer, and gearing \nlogic, but can use LVCMOS to emulate most of differential output signaling.  \nEach sysI /O bank has its own I/O supply voltage (V CCIO). In addition, the banks on the Left and Right sides of the  device, \nhave voltage reference input (shared I/O pin), VREF1 per bank, which allow it to be completely independent  of each \nother. The V REF voltage is used to set t he threshold for the referenced input buffers, such as SSTL.  Figure 2.25 shows the \nseven banks and their associated supplies.  \nIn ECP5/ECP5 -5G devices,  single -ended output buffers and ratioed input buffers (LVTTL  and LVCMOS) are powered \nusing VCCIO. LVTTL, LVCMOS33, LVCMOS25 , and LVCMOS12 can also be set as fixed threshold inputs independent of \nVCCIO. \nBank 0 Bank 1\nBOTTOMSerDesTOP\n*Note: Only 85K device has this bank . \nFigure 2.25. ECP5/ECP5 -5G Device Family Banks  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n40  FPGA- DS-02012- 2.8 \nECP5/ECP5 -5G devices contain t wo types of sysI/O buffer pairs:  \n• Top (Bank 0 and Bank 1) and Bottom (Bank 8 and Bank 4) sysI /O Buffer Pairs (Single- Ended Only)  \nThe sysI/O buffers in the Banks at top and bottom of the device consist of ratioed single -ended output drivers  and \nsingle -ended input buffers. The I/O in these banks are not usually used as a pair, except when used as  emulated \ndifferential output pair. They are used as individual I/O and be configured as different I/O modes,  as long as they \nare compatible with the V CCIO voltage in the bank. When used as emulated differential outputs, the pair can be used \ntogether.  \nThe top and bottom side I /O also support hot socketing . They support I /O standards from 3.3 V to 1.2 V. They  are \nideal for general purpose I/O, or as ADDR/CMD bus for DDR2/DDR3 applications, or for used as emulated \ndifferential signaling.  \nBank 4 I/O only exists in the LFE5- 85 device.  \nBank 8 is a bottom bank t hat shares with sysConfig I/O. During configuration, these I/O are used for programming \nthe device. Once the configuration is completed, these I/O can be released and you  can use  these I/O for functional \nsignals in his design.  \nThe top and bottom side pads can be identified by the Lattice Diamond tool.  \n• Left and Right (Bank 2, Bank 3, Bank 6, and Bank 7) sysI/O Buffer Pairs (50% Differential and 100% Single -Ended \nOutputs)  \nThe sysI/O buffer pairs in the left and right banks of the device consist of two single -ended output drivers, two  \nsingle -ended input buffers (both ratioed and referenced) and half of the sysI/O buffer pairs (PIOA/B pairs)  also has \na high -speed differential output driver. One of the referenced input buffers can also be configured as  a differen tial \ninput. In these banks the two pads in the pair are described as true  and comp , where the true  pad is associated \nwith the positive side of the differential I/O, and the comp (complementary) pad is associated with the negative side of the differential I/O.  \nIn addition, programmable on -chip input termination (parallel or differential, static or dynamic) is supported on\n \nthese sides, which is required for DDR3 interface. However, there is no support for hot -socketing for the I/O  pins \nlocated o n the left and right side of the device as the PCI clamp is always enabled on these pins.  \nLVDS differential output drivers are available on 50% of the buffer pairs on the left and right banks.  \n2.14.2.  Typical sysI/O I/O Behavior during Power -up \nThe internal Power -On-Reset (POR) signal is deactivated when V CC, VCCIO8  and VCCAUX  have reached satisfactory  levels. \nAfter the POR signal is deactivated, the FPGA core logic becomes active. It is your  responsibility to  ensure that all other \nVCCIO banks are active with valid  input logic levels to properly control the output logic states of  all the I/O banks that are \ncritical to the application. For more information about controlling the output logic state with  valid input logic levels \nduring power -up in ECP5/ECP5- 5G devices, see the list of technical documentation in Supplemental  Information  \nsection . \nThe VCC and VCCAUX  supply the power to the FPGA cor e fabric, whereas the V CCIO supplies power to the I/O buffers. In \norder to simplify system design while providing consistent and predictable I/O behavior, it is recommended  that the I/O \nbuffers be powered -up prior to the FPGA core fabric. V CCIO supplies should be powered -up before or  together with the \nVCC and VCCAUX  supplies.  \n2.14.3.  Supported sysI/O Standards  \nThe ECP5/ECP5- 5G sysI/O buffer supports both single -ended and differential standards. Single -ended standards  can be \nfurther subdivided into LVCMOS, LVTTL and other standards. The buffers support the LVTTL, LVCMOS  1.2 V, 1.5 V, 1.8V, \n2.5 V and 3.3 V standards. In the LVCMOS and LVTTL modes, the buffer has individual configuration options for drive \nstrength, slew rates, bus maintenance (weak pull -up or weak pull -down)  and open drain. Other single -ended standards \nsupported include SSTL and HSUL. Differential standards supported include LVDS, differential SSTL and differential \nHSUL. For further information on utilizing the sysI/O buffer  to support a variet y of standards, refer to ECP5 and ECP5 -\n5G sysI /O Usage Guide (FPGA -TN-02032) . \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  41 \n2.14.4.  On-Chip Programmab le Termin ation  \nThe ECP5/ECP5- 5G devices support a variety of programmable on -chip terminations options, including:  \n• Dynamically switchable Single -Ended Termination with programmable resistor values of 50 Ω, 75 Ω, or 150 Ω.  \n• Common mode termination of 100 Ω for differ ential inputs.  \nZoZo\nZo+\n-VREF\nOFF-chip ON-chip\nParallel Single-Ended InputZoTERM\ncontrolVCCIO\nZo = 50 Ω, 75 Ω, or 150 Ω  \nto V CCIO /2\n+\n-2ZoZo = 50\nDifferential InputOFF-chip ON-chip\n \nFigure 2.26. On -Chip Termination \nSee Table 2.12 for termination options for input modes.  \nTable 2.12. On -Chip Termination Options for Input Modes  \nIO_TYPE  Terminate to V CCIO/2* Differential Termination Resistor* \nLVDS25  — 100 \nBLVDS25  — 100 \nMLVDS  — 100 \nLVPECL33  — 100 \nsubLVDS  — 100 \nSLVS  — 100 \nHSUL12  50, 75, 150  — \nHSUL12D — 100 \nSSTL135_I / II 50, 75, 150  — \nSSTL135D_I / II  — 100 \nSSTL15_I / II 50, 75, 150  — \nSSTL15D_I / II — 100 \nSSTL18_I / II 50, 75, 150  — \nSSTL18D_I / II — 100 \n*Note s:  \n• TERMINATE to V CCIO/2 (Single -Ended) and DIFFRENTIAL TERMINATION RESISTOR when turned on can only have  one setting per \nbank. Only left and right banks have this feature.  \n• Use of TERMINATE to V CCIO/2 and DIFFRENTIAL TERMINATION RESISTOR are mutually exclusive in an I/O bank.  On-chip \ntermination tolerance ±20%. \nRefer to ECP5 and ECP5 -5G sysI /O Usage Guide ( FPGA -TN-02032) for on -chip termination usage and value ranges.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n42  FPGA- DS-02012- 2.8 \n2.14.5.  Hot Socketing  \nECP5/ECP5 -5G devices have been carefully designed to ensure predictable behavior duri ng power -up and power -down. \nDuring power -up and power -down sequences, the I/O remain in tri -state until the power supply voltage is  high enough \nto ensure reliable operation. In addition, leakage into I/O pins is controlled within specified limits.  See the Hot \nSocketing Specifications  section . \n2.15. SerDes  and Physical Coding Sublayer  \nLFE5UM/LFE5UM5G devices feature up to four  channels of embedded SerDes /PCS arranged in dual -channel  blocks at \nthe bottom of the devices. Each chan nel supports up to 3.2 Gb/s (ECP5), or up to 5 Gb/s (ECP5 -5G) data rate. Figure \n2.27 shows the position of the dual blocks for the LFE5 -85. Table 2.13 shows the location of available SerDes  Duals for \nall devices. The LFE5UM/LFE5UM5G SerDes /PCS supports a range of popular serial  protocols, including:  \n• PCI Express Gen1 and Gen2 (2.5 Gb/s) on ECP5 UM; Gen 1, Gen2 (2.5 Gb/s and 5 Gb/s) on ECP5- 5G \n• Ethernet (XAUI, GbE –  1000 Base CS/SX/LX and SGMII)  \n• SMPTE SDI (3G -SDI, HD -SDI, SD -SDI) \n• CPRI (E.6.LV: 614.4 Mb/s, E.12.LV: 1228.8 Mb/s, E.24.LV: 2457.6 Mb/s, E.30.LV: 3072 Mb/s), also  \nE.48.LV2:4915 Mb/s in ECP5- 5G \n• JESD204A/B – ADC and DAC converter interface: 312.5 Mb/s to 3.125 Gb/s (ECP5) / 5 Gb/s (ECP5- 5G)  \nEach dual contains two dedicate d SerDes  for high speed, full duplex serial data transfer. Each dual also has a  PCS block \nthat interfaces to the SerDes  channels and contains protocol specific digital logic to support the standards listed above. \nThe PCS block also contains interface logic to the FPGA fabric. All PCS logic for dedicated protocol support can also be \nbypassed to allow raw 8 -bit or 10- bit interfaces to the FPGA fabric.  \nEven though the SerDes /PCS blocks are arranged in duals, multiple baud rates can be supported within a dual  with the \nuse of dedicated, per channel /1, /2 and /11 rate dividers. Additionally, two duals can be arranged together  to form x4 \nchannel link.  \nECP5UM devices and ECP5 -5G devices are pin -to-pin compatible. But, the ECP5UM devices require 1.1 V on  VCCA, \nVCCHR X and VCCHTX supplies. ECP5- 5G devices require 1.2 V on these supplies. When designing  either family device \nwith migration in mind, these supplies need to be connected such that it is possible to adjust  the voltage level on these \nsupplies.  \nWhen a SerDes  Dual in a 2- Dual device is not used, the power V CCA power supply for that Dual should be connected. It is \nadvised to connect the V CCA of unused channel to V CC core  power supply if you do not use the Dual at  all, or it should be \nconnected to a different regul ated supply, if that Dual may be used in the future.  \nFor an unused channel in a Dual, it is advised to connect the V CCHTX  to V CCA, and you  can leave VCCHRX  unconnected.  \nFor information on how to use the SerDes /PCS blocks to support specific protocols, as w ell on how to combine  multiple \nprotocols and baud rates within a device, refer to ECP5 and ECP5 -5G SerDes /PCS Usage Guide  ( FPGA -TN-02206) . \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  43 \nsysI/O Bank 7 sysI/O Bank 6\nsysI/O Bank 2 sysI/O Bank 3\nsysI/O Bank 4 sysI/O Bank 8SerDes /PCS\nDual 0SerDes /PCS\nDual 1CH0\nCH1CH0\nCH1sysI/O Bank 0 sysI/O Bank 1\n \nFigure 2.27. SerDes /PCS Duals (LFE5UM/LFE5UM5G -85) \nTable 2.13. LFE5UM/LFE5UM5G SerDes  Standard Support  \nStandard  Data Rate (Mb/s)  Number of General/Link Width  Encoding Style  \nPCI Express 1.1 and 2.0  \n2.02 2500  x1, x2, x4  8b10b  \n5000 2  x1, x2  8b10b  \nGigabit Ethernet  1250  x1 8b10b  \nSGMII  1250  x1 8b10b  \n2500  x1 8b10b  \nXAUI  3125  x4 8b10b  \nCPRI -1 614.4  x1, x2, x4  8b10b  \nCPRI -2 1228.8  \nx1 8b10b CPRI -3 2457.6  \nCPRI -4 3072.0  \nCPRI -5 4915.2 2  \nSD-SDI (259M, 344M) 1  270 x1 NRZI/Scrambled  \nHD-SDI (292M)  1483.5  \n1485 x1 NRZI/Scrambled  \n3G-SDI (424M)  2967  \n2970 x1 NRZI/Scrambled  \n5000  — — \nJESD204A/B  3125  x1 8b/10b  \nNotes : \n1. For SD -SDI rate , the SerDes is bypassed and SerDes  input  signals are directly connected to the FPGA routing.  \n2. For ECP5 -5G family devices only.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n44  FPGA- DS-02012-2.8 \nTable 2.14. Available SerDes  Duals per LFE5UM/LFE5UM5G Devices  \nPackage  LFE5UM/LFE5UM5G -25 LFE5UM/LFE5UM5G -45 LFE5UM/LFE5UM5 G-85 \n285 csfBGA  1 1 1 \n381 caBGA  1 2 2 \n554 caBGA  — 2 2 \n756 caBGA  — — 2 \n \n2.15.1.  SerDes  Block  \nA SerDes  receiver channel may receive the serial differential data stream, equalize the signal, perform Clock and  Data \nRecovery (CDR) and de -serialize the data stream before passing the 8 - or 10- bit data to the PCS logic. The  SerDes  \ntransmitter channel may receive the parallel 8- or 10 -bit data, serialize the data and transmit the serial bit  stream \nthrough the differential drivers. Figure 2.28 shows a single -channel SerDes /PCS block. Each SerDes  channel provides a \nrecovered clock and a SerDes  transmit clock to the PCS block and to the FPGA core logic.  \nEach transmit channel, receiver channel, and SerDes  PLL shares the same power supply (V CCA). The output  and input \nbuffers of each channel have their own independent power supplies (V CCHTX  and V CCHRX ). \nHD OUT P\nHD OUT N\n* 1/8 or 1/10 line r ateDeserialize\nr\n1:8/1:10Word \nAlignment\n8b/10b \nDecoder\nSerialize\nr\n8:1/10:18b/10b\nEncoderSerDes PCS\nBypassBypass Bypass Bypass\nDe-emph asis\nTx DriverReceiverRecovered Clock *\nReceive Clock\nTransm it Cl ockSerDes  Tx \nCl ockReceive \nData\nTransmit \nDataCl ock /\nData\nRecoveryRX_REFCLK\nHDINP\nHDINNEqualizer\nBypassDo w nsa mpl\ne\nFIFO\nUpsampl\ne\nFIFORecovered \nCl ock\nTX PLL\n(Per Dual )TX  REFC LKPolarity\nAd just\nPolarit\ny\nAd justCTC\nFIF\nOFPGA Core\n \nFigure 2.28. Simplified Channel Block Diagram for SerDes /PCS Block  \n2.15.2.  PCS \nAs shown in Figure 2.28, the PCS receives the parallel digital data from the deserializer and selects the polarity,  \nperforms word alignment, decodes (8b/10b), provides Clock Tolerance Compensation and transfers the clock  domain \nfrom the recovered clock to the FPGA clock via the Down Sample FIFO.  \nFor the transmit channel, the PCS block receives the parallel data from the FPGA c ore, encodes it with 8b/10b,  selects \nthe polarity and passes the 8/10- bit data to the transmit SerDes  channel.  \nThe PCS also provides bypass modes that allow a direct 8 -bit or 10- bit interface from the SerDes  to the FPGA  logic. The \nPCS interface to the FPGA  can also be programmed to run at 1/2 speed for a 16 -bit or 20 -bit interface to  the FPGA logic.  \nSome of the enhancements in LFE5UM/LFE5UM5G SerDes /PCS include:  \n• Higher clock/channel granularity: Dual channel architecture provides more clock resource per channel.  \n• Enhanced Tx de -emphasis: Programmable pre- and post -cursors improves Tx output signaling \n• Bit-slip function in PCS: Improves logic needed to perform Word Alignment function  \nRefer to ECP5 and ECP5 -5G SerDes /PCS Usage Guide ( FPGA -TN-02206) for more information.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  45 \n2.15.3.  SerDes  Client Interface Bus  \nThe SerDes  Client Interface (SCI) is an IP interface that allows you  to change the configuration thru this  interface. This is \nuseful when you need to fine- tune some settings, such as input and output buffer that need  to be optimized based on \nthe channel characteristics. It is a simple register configuration interface that allows  SerDes /PCS configuration without \npower cycling the device.  \nThe Diamond design tools support all modes of the PCS. Most modes are dedicated to applications associated  with a \nspecific industry standard data protocol. Other more general purpose modes allow you  to define their own  operation. \nWith these tools, you  can define the mode for each dual in a design.  \nPopular standards such as 10  Gb Ethernet, x4 PCI Express and 4x Serial RapidIO can be implemented using IP  (available \nthrough Lattice), with two duals (Four SerDes  channels and PCS) and some additional logic from the  core.  \nThe LFE5UM/LFE5UM5G devices support a wide range of protocols. Within the same dual, the LFE5UM/  LFE5UM5G \ndevices support mixed protocols with semi -independent clocking as long as the required clock frequencies are integer \nx1, x2, or x11 multiples of each other. Tab le 2.15 lists the allowable combination of primary  and secondary protocol \ncombinations.  \n2.16. Flexible Dual SerDes  Architecture  \nThe LFE5UM/LFE5UM5G SerDes  architecture is a dual channel- based architecture. For most SerDes  settings  and \nstandards, the whole dual (consisting of two SerDes  channels) is treated as a unit. This helps in silicon area  savings, \nbetter utilization, higher granularity on clock/ SerDes  channel and overall lower cost.  \nHowever, for some specific standards, the LFE5UM/LFE5UM5G dual -channel architecture provides flexibility; more  \nthan one standard can be supported within the same dual.  \nTable 2.15 lists the standards that can be mixed and matched within the same dual. In general, the SerDes  standards  \nwhose nominal data rates are either the same or a defined subset of each other, can be supported within  the same \ndual. The two Protocol columns of the table define the different combinations of protocols that can be  implemented \ntogether within a Dual.  \nTable 2.15. LFE5UM/LFE5UM5G Mixed Protocol Support  \nProtocol   Protocol  \nPCI Express 1.1  with  SGMII  \nPCI Express 1.1  with  Gigabit Ethernet  \nCPRI -3 with  CPRI -2 and CPRI -1 \n3G-SDI with  HD-SDI and SD -SDI \n \nThere are some restrictions to be aware of when using spread spectrum clocking. When a dual shares a PCI  Express x1 \nchannel with a non- PCI Express channel, ensure that the reference clock for the dual is compatible with  all protocols \nwithin the dual. For e xample, a PCI Express spread spectrum reference clock is not compatible with  most Gigabit \nEthernet applications because of tight CTC ppm requirements.  \nWhile the LFE5UM/LFE5UM5G architecture allows  the mixing of a PCI Express channel and a Gigabit Ethernet,  or SGMII \nchannel within the same dual, using a PCI Express spread spectrum clocking as the transmit reference  clock causes  a \nviolation of the Gigabit Ethernet, and SGMII transmit jitter specifications.  \nFor further information on SerDes , refer to  ECP5 and ECP5 -5G SerDes /PCS Usage Guide (FPGA -TN-02206) . \n2.17. IEEE 1149.1- Compliant Boundary Scan Testability  \nAll ECP5/ECP5 -5G devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant Test  Access \nPort (TAP). This allows functional testing of the circuit board on which the device is mounted through a  serial scan path \nthat can access all critical logic nodes. Internal registers are linked internally, allowing test data to  be shifted in and \nloaded directly onto test nodes, or test data to be captured and shifted out for verification. The test  access port \nconsists of dedicated I/O: TDI, TDO, TCK , and TMS. The test access port uses V CCIO 8 for power  supply.  \nFor more information, refer to ECP5 and ECP5 -5G sysCONFIG Usage Guide ( FPGA -TN-02039) . \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n46  FPGA- DS-02012- 2.8 \n2.18. Device Configuration  \nAll ECP5/ECP5 -5G devices contain two ports that can be used for device configuration. The Test Access Port  (TAP), \nwhich supports bit -wide configuration, and the sysCONFIG port, support dual -byte, byte and serial configuration. The \nTAP supports both the IEEE Standard 1149.1 Boundary Scan specification and the IEEE Standard  1532 In -System \nConfiguration specificat ion. There are 11 dedicated pins for TAP and sysConfig supports (TDI,  TDO, TCK, TMS, CFG[2:0], \nPROGRAMN, DONE, INITN , and CCLK). The remaining sysCONFIG pins are used as dual function pins. Refer to ECP5 and \nECP5 -5G sysCONFIG Usage Guide ( FPGA -TN-02039 ) for more information about using  the dual -use pins as general \npurpose I/O. \nThere are various ways to configure a n ECP5/ECP5 -5G device:  \n• JTAG  \n• Standard Serial Peripheral Interface (SPI) – Interface to boot PROM Support x1, x2, x4 wide SPI memory  interfaces.  \n• System microprocessor to drive a x8 CPU port SPCM mode  \n• System microprocessor to drive a serial slave S PI port (SSPI mode)  \n• Slave Serial model (SCM)  \nOn power -up, the FPGA SRAM is ready to be configured using the selected sysCONFIG port. Once a configuration  port is \nselected, it remain s active throughout that configuration cycle. The IEEE 1149.1 port can be a ctivated any  time after \npower -up by sending the appropriate command through the TAP port.  \nECP5/ECP5 -5G devices also support the Slave SPI Interface. In this mode, the FPGA behaves like a SPI Flash  device (slave \nmode) with the SPI port of the FPGA to perfor m read -write operations.  \n2.18.1.  Enhanced Configuration Options  \nECP5/ECP5 -5G devices have enhanced configuration features such as: decryption support, decompression support, \nTransFR™ I/O and dual -boot and multi -boot image support.  \n2.18.1.1.  TransFR (Transparent Field Reconf iguration)  \nTransFR I/O (TFR) is a unique Lattice technology that allows you  to update their logic in the field without interrupting \nsystem operation using a single ispVM command. TransFR I/O allows I/O states to be frozen during device  \nconfiguration. This allows the device to be field updated with a minimum of system disruption and downtime. Refer to  \nMinimizing System Interruption During Configuration Using TransFR Technology ( FPGA -TN-02198)  for details.  \n2.18.1.2.  Dual -Boot and Multi -Boot Image Support  \nDual -boot and multi -boot images are supported for applications re quiring reliable remote updates of configuration  \ndata for the system FPGA. After the system is running with a basic configuration, a new boot image can be downloaded \nremotely and stored in a separate location in the configuration storage device. Any time a fter the update the  \nECP5/ECP5 -5G devices can be re- booted from this new configuration file. If there is a problem, such as corrupt  data \nduring download or incorrect version number with this new boot image, the ECP5/ECP5 -5G device can revert  back to \nthe ori ginal backup golden configuration and try again. This all can be done without power cycling the system. For more \ninformation, refer to ECP5 and ECP5 -5G sysCONFIG Usage Guide (FPGA -TN-02039) . \n2.18.2.  Single Event Upset (SEU) Support  \nECP5/ECP5 -5G devices support SEU mitigation with three supporting functions:  \n• SED – Soft Error Detect  \n• SEC – Soft Error Correction  \n• SEI – Soft Error Injection  \nECP5/ECP5 -5G devices have dedicated logic to perform Cycle Redundancy Code (CRC) checks. During configuration, the \nconfiguration data bitstream can be checked with the CRC logic block. In addition, the ECP5/ECP5- 5G device can also be \nprogrammed to utilize a Soft Error Detect (SED) mode that checks for soft errors in configuration SRAM. The SED operation can be run in the background during user mode. If a soft error occurs, during user\n mode (normal operation) \nthe device can be programmed to generate an error signal.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  47 \nWhen an error is detected, and your  error handling software determines the error did not create any risk to the  system \noperation, the SEC tool allows the device to be re -configured in the background to correct the affected bit.  This \noperation allows the user functions to continue to operate without stopping the system function.  \nAdditional SEI tool is also available in the Diamond Software, by creating a frame of data to be programmed into  the \ndevice in the background with one bit changed, without stopping the user functions on the device. This emulates an \nSEU situation, allowing you  to test and monitor its error handling software.  \nFor further information on SED support, re fer to LatticeECP3, ECP5 and ECP5 -5G Soft Error Detec tion (SED)/Correction \n(SEC) Usage Guide  ( FPGA -TN-02207) . \n2.18.3.  On-Chip Oscillator  \nEvery ECP5/ECP5 -5G device has an internal CMOS oscillator which is used to derive a Master Clock (MCLK) for  \nconfiguration. The oscillator and the MCLK run continuously and are available to user logic after configuration is  \ncompleted. The software default value o f the MCLK is nominally 2.4 MHz. Table 2.16 lists all the available MCLK  \nfrequencies. When a different Master Clock is selected during the design process, the following sequence takes  place:  \n Device powers up with a nominal Master Clock fr equency of 2.4 MHz.  \n During configuration, you can  select a different master clock frequency.  \n The Master Clock frequency changes to the selected frequency once the clock configuration bits are received.  \n If you do  not select a master clock frequency, then th e configuration bitstream defaults to the MCLK frequency of \n2.4 MHz.  \nThis internal oscillator is available to you  by routing it as an input clock to the clock tree. For further information  on the \nuse of this oscillator for configuration or user mode, refer  to ECP5 and ECP5 -5G sysCONFIG  Usage Guide (FPGA -TN-\n02039)  and ECP5 and ECP5 -5G sysClock PLL/DLL Design and Usage Guide ( FPGA -TN-02200) . \nTable 2.16. Selectable Master Clock (MCLK) Frequencies d uring Configuration (Nominal)  \nMCLK Frequency (MHz)  \n2.4 \n4.8 \n9.7 \n19.4  \n38.8  \n62 \n2.19. Density Shifting  \nThe ECP5/ECP5- 5G family is designed to ensure that different density devices in the same family and in the same  \npackage have the same pinout. Furthermore, the architecture ensures a high success rate when performing design  \nmigration from lower density devices to higher density devices. In many cases, it is also poss ible to shift a lower \nutilization design targeted for a high -density device to a lower density device. However, the exact details of the final  \nresource utilization impacts  the likelihood of success in each case. An example is that some user I/O may  become No \nConnects in smaller devices in the same package. Refer to the ECP5/ECP5 -5G Pin Migration Tables  and Diamond \nsoftware for specific restrictions and limitations.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n48  FPGA- DS-02012-2.8 \n3. DC and Switching Characteristics  \n3.1. Absolute Maximum Ratings  \nTable 3.1. Absolute Maximum Ratings  \nSymbol  Parameter  Min Max  Unit  \nVCC Supply Voltage  –0.5 1.32 V \nVCCA Supply Voltage  –0.5 1.32  V \nVCCAUX , VCCAUXA  Supply Voltage  –0.5 2.75  V \nVCCIO Supply Voltage  –0.5 3.63  V \n— Input or I/O Transient Voltage Applied  –0.5 3.63  V \nVCCHRX , VCCHTX  SerDes  RX/TX Buffer Supply Voltages  –0.5 1.32  V \n— Voltage Applied on SerDes  Pins –0.5 1.80  V \nTA Storage Temperature (Ambient)  –65 150 °C \nTJ Junction Temperature  — +125  °C \nNotes : \n1. Stres s above those listed under the Absolute Maximum Ratings  may cause permanent damage to the device. Functional \noperation of the  device at these or any other conditions above those indicated in the operational sections of this specification is \nnot implied.  \n2. Compliance with the Lattice Thermal Management document is required.  \n3. All voltages referenced to GND.  \n3.2. Recommended Operating Conditions  \nTable 3.2. Recommended Operating Conditions  \nSymbol  Parameter   Min Max  Unit  \nVCC2 Core Supply Voltage  ECP5  1.045  1.155  V \nECP5 -5G 1.14  1.26  V \nVCCAUX2, 4  Auxiliary Supply Voltage  — 2.375  2.625  V \nVCCIO2, 3 I/O Driver Supply Voltage  — 1.14  3.465  V \nVREF1 Input Reference Voltage  — 0.5 1.0 V \ntJCOM Junction Temperature, Commercial Operation  — 0 85 °C \ntJIND Junction Temperature, Industrial Operation  — –40 100 °C \nSerDes  External Power Supply5 \nVCCA SerDes  Analog Power Supply  ECP5UM 1.045 1.155 V \nECP5-5G 1.164 1.236 V \nVCCAUXA  SerDes  Auxiliary Supply Voltage  — 2.374 2.625 V \nVCCHRX6 SerDes  Input Buffer Power Supply  ECP5UM 0.30 1.155 V \nECP5-5G 0.30 1.26 V \nVCCHTX  SerDes  Output Buffer Power Supply  ECP5UM 1.045 1.155 V \nECP5-5G 1.14 1.26 V \nNotes : \n1. For correct operation, all supplies except V REF must be held in their valid operation range. This is true independent of feature \nusage.  \n2. All supplies with same voltage, except SerDes Power Supplies, should be connected together.  \n3. See recommended voltages by I/O standard in Table 3.4. \n4. VCCAUX ramp rate must not exceed 30 mV/µs during power -up when transitioning between 0 V and 3 V.  \n5. Refer to ECP5 an d ECP5 -5G SerDes/PCS Usage Guide ( FPGA- TN-02206) for information on board considerations for SerDes  \npower supplies.  \n6. VCCHRX is used for Rx termination. It can be biased to Vcm if external AC coupling is used. This voltage needs to meet all the HDin \ninput  voltage level requirements specified in the Rx section of this Data Sheet.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  49 \n3.3. Power Supply Ramp Rates  \nTable 3.3. Power Supply Ramp Rates  \nSymbol  Parameter Min Typ Max Unit  \ntRAMP Power Supply ramp rates for all supplies  0.01 — 10 V/ms \nNote : Assumes monotonic ramp rates.  \n3.4. Power -On-Reset Voltage Levels  \nTable 3.4. Power -On-Reset Voltage Levels   \nSymbol  Parameter  Min Typ Max  Unit  \nVPORUP  All Devices  Power -On-Reset ramp -up \ntrip point (Monitoring V CC, \nVCCAUX , and V CCIO8) VCC 0.90 — 1.00 V \nVCCAUX  2.00 — 2.20 V \nVCCIO8 0.95 — 1.06 V \nVPORDN  All Devices  Power -On-Reset ramp -\ndown trip point (Monitoring \nVCC, and V CCAUX  VCC 0.77 — 0.87 V \nVCCAUX  1.80 — 2.00 V \nNotes : \n• These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.  \n• Only V\nCCIO8 has a Power- On-Reset ramp up trip point. All other V CCIOs do not have Power -On-Reset ramp up detection.  \n• VCCIO8 does not have a Power- On-Reset ramp down detection. V CCIO8 must rem ain within the Recommended Operating \nConditions to ensure proper operation.  \n3.5. Power up Sequence  \nPower -On-Reset  (POR) puts the ECP5/ECP5 -5G device in a reset state. POR is released when V CC, VCCAUX , and  VCCIO8  are \nramped above the V PORUP  voltage, as specified  above.  \nVCCIO8  controls the voltage on the configuration I/O pins. If the ECP5/ECP5 -5G device is using Master SPI mode  to \ndownload configuration data from external SPI Flash, it is required to ramp V CCIO8  above VIH of the external SPI  Flash, \nbefore at least one of the other two supplies ( VCC and/or VCCAUX ) is ramped to V PORUP voltage level. If the  system cannot \nmeet this power up sequence requirement, and requires the V CCIO8  to be ramped last, then the  system must keep either \nPROGRAMN or INITN pin LOW durin g power up, until V CCIO8  reaches VIH of the external  SPI Flash. This ensures the \nsignals driven out on the configuration pins to the external SPI Flash meet the V IH voltage requirement of the SPI Flash.  \nFor LFE5UM/LFE5UM5G devices, it is required to power up VCCA, before V CCAUXA  is powered up.  \n3.6. Hot Socketing Specifications  \nTable 3.5. Hot Socketing Specifications  \nSymbol  Parameter  Condition  Min Typ Max  Unit  \nIDK_HS  Input or I/O Leakage Current \nfor Top and Bottom Banks Only  0 ≤ VIN ≤ VIH (Max ) — — ±1 mA \nIDK Input or I/O Leakage Current for Left and Right Banks Only  0 ≤ VIN < VCCIO — — ±1 mA \nVCCIO  ≤ VIN ≤ VCCIO  + 0.5  V — 18 — mA \nNotes : \n1. VCC, VCCAUX  and VCCIO  should rise/fall monotonically.  \n2. IDK is additive to I PU, IPD or IBH. \n3. LVCMOS and LVTTL only.  \n4. Hot socket specification defines when the hot socketed device's junction temperature is at 85 oC or below. When the hot \nsocketed device's  junction temperature is above 85 oC, the I DK current can exceed ±1 mA.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n50  FPGA- DS-02012-2.8 \n3.7. Hot Socketing Requirements  \nTable 3.6. Hot Socketing Requirements  \nDescription  Min Typ Max Unit  \nInput current per SerDes I/O pin when device is powered down and inputs \ndriven.  — — 8 mA \nInput current per HDIN pin when device power supply is off, inputs driven1, 2 — — 15 mA \nCurrent per HDIN pin when device power ramps up, input driven3 — — 50 mA \nCurrent per HDOUT pin when device power supply is off, outputs pulled up4 — — 30 mA \nNotes : \n1. Device is powered down with all supplies grounded, both HDINP and HDINN inputs driven by a CML driver with maximum \nallowed output  VCCHTX , 8b/10b data, no external AC coupling.  \n2. Each P and N input must have less than the specified maximum input current during hot plug. For a device with 2 DCU, the tota l \ninput current would be 15 mA × 4 channels × 2 input pins per channel = 120 mA.  \n3. Device power supplies are ramping up (V CCA and V CCAUX ), both HDINP and HDINN inputs are driven by a CML driver with \nmaximum  allowed output V CCHTX , 8b/10b data, internal AC coupling.  \n4. Device is powered down with all supplies grounded. Both HDOUTP and HDOUN outputs are pulled up to V CCHTX by the far end \nrece iver termination of 50 Ω single ended.  \n3.8. ESD Performance  \nRefer to the ECP5 and ECP5 -5G Product Family Qualification Summary  for complete qualification data,  including ESD \nperformance.  \n3.9. DC Electrical Characteristics  \nOver Recommended Operating Conditions  \nTable 3.7. DC Electrical Characteristics  \nSymbol  Parameter  Condition  Min Typ Max  Unit  \nIIL, IIH1, 4 Input or I/O Low Leakage  0 ≤ VIN ≤ VCCIO — — 10 µA \nIIH1, 3 Input or I/O High Leakage  VCCIO  < VIN ≤ VIH(MAX)  — — 100 µA \nIPU I/O Active Pull -up Current , \nsustaining logic HIGH state  0.7 V CCIO  ≤ VIN ≤ VCCIO –30 — — µA \nI/O Active Pull -up Current , pulling \ndown from logic HIGH state  0 ≤ VIN ≤ 0.7 V CCIO — — –150 µA \nIPD I/O Active Pull -down Current , \nsustaining logic LOW state  0 ≤ VIN ≤  VIL (MAX)  30 — — µA \nI/O Active Pull -down Current , \npulling up from logic LOW state  0 ≤ VIN ≤ VCCIO — — 150 µA \nC1 I/O Capacitance2 VCCIO  = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, \nVCC = 1.2 V, VIO = 0 to VIH(MAX) — 5 8 pf \nC2 Dedicated Input Capacitance2 VCCIO  = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, \nVCC = 1.2 V, VIO = 0 to VIH(MAX) — 5 7 pf \nVHYST Hysteresis for Single -Ended \nInputs  VCCIO  = 3.3 V  — 300 — mV \nVCCIO  = 2.5 V  — 250 — mV \nNotes : \n1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri -stated. It is \nnot measured  with the output driver active. Bus maintenance circuits are disabled.  \n2. TA 25 oC, f = 1.0 MHz.  \n3. Applicable to general purpose I/O in top and bottom banks.  \n4. When used as V REF, maximum leakage= 25 µA.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  51 \n3.10. Supply Current (Static ) \nOver recommended operating conditions . \nTable 3.8. ECP5/ECP5 -5G Supply Current (Sta tic) \nSymbol  Parameter Device  Typical  Unit  \nICC Core Power Supply Current  LFE5U -12F/LFE5 U-25F/LFE5UM -25F 77 mA \nLFE5UM5G -25F 77 mA \nLFE5 U-45F/LFE5UM -45F 116 mA \nLFE5UM5G -45F 116 mA \nLFE5 U-85F/LFE5UM -85F 212 mA \nLFE5UM5G -85F 212 mA \nICCAUX  Auxiliary Power Supply Current  LFE5U -12F/LFE5 U-25F/LFE5UM -25F/ \nLFE5UM5G -25F 16 mA \nLFE5 U-45F/LFE5UM -45F/LFE5UM5G -45F 17 mA \nLFE5 U-85F/LFE5UM -85F/LFE5UM5G -85F 26 mA \nICCIO Bank Power Supply Current (Per Bank)  LFE5U -12F/LFE5 U-25F/LFE5UM -25F/ \nLFE5UM5G -25F 0.5 mA \nLFE5 U-45F/LFE5UM -45F/LFE5UM5G -45F 0.5 mA \nLFE5 U-85F/LFE5UM -85F/LFE5UM5G -85F 0.5 mA \nICCA SerDes  Power Supply Current (Per Dual)  LFE5UM -25F 11 mA \nLFE5UM5G -25F 12  mA \nLFE5UM -45F 9.5 mA \nLFE5UM5G -45F 11  mA \nLFE5UM -85F 9.5 mA \nLFE5UM5G -85F 11  mA \nNotes : \n• For further information on supply current, see the list of technical documentation in Supplemental  Information  section . \n• Assumes all outputs are tri- stated , all inputs are configured as LVCMOS and held at the VCCIO or GND.  \n• Frequency 0 Hz.  \n• Pattern represents a test bitstream to consume minimum static power. \n• TJ = 85 °C, power supplies at nominal voltage.  \n• To determine the ECP5/ECP5 -5G peak start -up current, use the Power Calculator tool in the Lattice Diamond Design software.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n52  FPGA- DS-02012-2.8 \n3.11. SerDes  Power Supply Requirements1, 2, 3 \nOver recommended operating conditions . \nTable 3.9. ECP5 UM \nSymbol  Description  Typ Max  Unit  \nStandby (Power Down)  \nICCA-SB VCCA Power Supply Current (Per Channel)  4 9.5 mA \nICCHRX -SB4 VCCHRX , Input Buffer Current (Per Channel)  — 0.1 mA \nICCHTX -SB VCCHTX , Output Buffer Current (Per Channel)  — 0.9 mA \nOperating (Data Rate = 3.125  Gb/s)  \nICCA-OP VCCA Power Supply Current (Per Channel)  43 54 mA \nICCHRX -OP5 VCCHRX , Input Buffer Current (Per Channel)  0.4 0.5 mA \nICCHTX -OP VCCHTX , Output Buffer Current (Per Channel)  10 13 mA \nOperating (Data Rate = 2.5 Gb/s)  \nICCA-OP VCCA Power Supply Current (Per Channel)  40 50 mA \nICCHRX -OP5 VCCHRX , Input Buffer Current (Per Channel)  0.4 0.5 mA \nICCHTX -OP VCCHTX , Output Buffer Current (Per Channel)  10 13 mA \nOperating (Data Rate = 1.25 Gb/s)  \nICCA-OP VCCA Power Supply Current (Per Channel)  34 43 mA \nICCHRX -OP5 VCCHRX , Input Buffer Current (Per Channel)  0.4 0.5 mA \nICCHTX -OP VCCHTX , Output Buffer Current (Per Channel)  10 13 mA \nOperating (Data Rate = 270 Mb/s)  \nICCA-OP VCCA Power Supply Current (Per Channel)  28 38 mA \nICCHRX -OP5 VCCHRX , Input Buffer Current (Per Channel)  0.4 0.5 mA \nICCHTX -OP VCCHTX , Output Buffer Current (Per Channel)  8 10 mA \nNotes : \n1. Rx Equalization enabled, Tx De-emphasis (pre- cursor and post -cursor) disabled  \n2. Per Channel current is calculated with both channels on in a Dual, and divide current by two. If only one channel is on, current is \nhigher.  \n3. To calculate with Tx De -emphasis enabled, use the Diamond Power Calculator tool.  \n4. For I CCHRX -SB, during Standby, input termination on Rx are disabled.  \n5. For I CCHRX -OP, during operational, the max specified when external AC coupling is used. If externally DC coupled, the power is \nbased on  current pulled down by external driver when the input is driven to LOW.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  53 \nTable 3.10. ECP5 -5G \nSymbol  Description  Typ Max Unit  \nStandby (Power Down)  \nICCA-SB VCCA Power Supply Current (Per Channel)  4 9.5 mA \nICCHRX -SB4 VCCHRX , Input Buffer Current (Per Channel)  — 0.1 mA \nICCHTX -SB VCCHTX , Output Buffer Current (Per Channel)  — 0.9 mA \nOperating (Data Rate = 5 Gb/s)  \nICCA-OP VCCA Power Supply Current (Per Channel)  58 67 \n mA \nICCHRX -OP5 VCCHRX , Input Buffer Current (Per Channel)  0.4 0.5 mA \nICCHTX -OP VCCHTX , Output Buffer Current (Per Channel)  10 13 mA \nOperating (Data Rate = 3.2 Gb/s)  \nICCA-OP VCCA Power Supply Current (Per Channel)  48 57 mA \nICCHRX -OP5 VCCHRX , Input Buffer Current (Per Channel)  0.4 0.5 mA \nICCHTX -OP VCCHTX , Output Buffer Current (Per Channel)  10 13 mA \nOperating (Data Rate = 2.5 Gb/s)  \nICCA-OP VCCA Power Supply Current (Per Channel)  44 53 mA \nICCHRX -OP5 VCCHRX , Input Buffer Current (Per Channel)  0.4 0.5 mA \nICCHTX -OP VCCHTX , Output Buffer Current (Per Channel)  10 13 mA \nOperating (Data Rate = 1.25 Gb/s)  \nICCA-OP VCCA Power Supply Current (Per Channel)  36 46 mA \nICCHRX -OP5 VCCHRX , Input Buffer Current (Per Channel)  0.4 0.5 mA \nICCHTX -OP VCCHTX , Output Buffer Current (Per Channel)  10 13 mA \nOperating (Data Rate = 270 Mb/s)  \nICCA-OP VCCA Power Supply Current (Per Channel)  30 40 mA \nICCHRX -OP5 VCCHRX , Input Buffer Current (Per Channel)  0.4 0.5 mA \nICCHTX -OP VCCHTX , Output Buffer Current (Per Channel)  8 10 mA \nNotes : \n1. Rx Equalization enabled, Tx De-emphasis (pre- cursor and post -cursor) disabled  \n2. Per Channel current is calculated with both channels on in a Dual, and divide current by two. If only one channel is on, current is \nhigher.  \n3. To calculate with Tx De -emphasis enabled, use the Diamond Power Calculator too l. \n4. For I CCHRX -SB, during Standby, input termination on Rx are disabled.  \n5. For I CCHRX -OP, during operational, the max specified when external AC coupling is used. If externally DC coupled, the power is \nbased on  current pulled down by external driver when the input is driven to LOW.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n54  FPGA- DS-02012-2.8 \n3.12. sysI/O Recommended Operating Conditions  \nTable 3.11. sysI/O Recommended Operating Conditions  \nStandard VCCIO VREF (V) \nMin Typ Max Min Typ Max \nLVCMOS331 3.135 3.3 3.465 — — — \nLVCMOS33D Output  3.135 3.3 3.465 — — — \nLVCMOS25D Output  2.375 2.5 2.625 — — — \nLVCMOS251 2.375 2.5 2.625 — — — \nLVCMOS18 1.71 1.8 1.89 — — — \nLVCMOS15  1.425  1.5 1.575  — — — \nLVCMOS121 1.14  1.2 1.26  — — — \nLVTTL331 3.135 3.3 3.465 — — — \nSSTL15_I, _II2 1.43  1.5 1.57  0.68  0.75  0.9 \nSSTL18_I, _II2 1.71  1.8 1.89  0.833  0.9 0.969  \nSSTL135_I, _II2 1.28  1.35  1.42  0.6 0.675  0.75  \nHSUL122 1.14 1.2 1.26 0.588 0.6 0.612 \nMIPI D -PHY LP Input3, 5 1.425  1.5 1.575  — — — \nLVDS251, 3   2.375  2.5 2.625  — — — \nsubLVS3 (Input only)  — — — — — — \nSLVS3 (Input only)  — — — — — — \nLVDS25E Output  2.375  2.5 2.625  — — — \nMLVDS 251, 3  2.375  2.5 2.625  — — — \nMLVDS 25E Output  2.375  2.5 2.625  — — — \nLVPECL331, 3  3.135  3.3 3.465  — — — \nLVPECL33E Output  3.135  3.3 3.465  — — — \nBLVDS2 51, 3   2.375  2.5 2.625  — — — \nBLVDS25 E  Output  2.375  2.5 2.625  — — — \nHSULD12D2, 3 1.14  1.2 1.26  — — — \nSSTL135D_I, II2, 3 1.28  1.35  1.42  — — — \nSSTL15D_I, II2, 3 1.43  1.5 1.57  — — — \nSSTL18D_I1, 2, 3, II1, 2, 3 1.71  1.8 1.89  — — — \nNotes : \n1. For input voltage compatibility, refer to ECP5 and ECP5- 5G sysI /O Usage Guide ( FPGA- TN-02032) . \n2. VREF is required when using Differential SSTL and HSUL to interface to DDR/LPDDR memories.  \n3. These differential inputs use LVDS input comparator, which uses V CCAUX  power  \n4. All differential inputs and LVDS25 output are supported in the Left and Right banks only. Refer to ECP5 and ECP5- 5G sysI /O \nUsage Guide  (FPGA- TN-02032)  for details.  \n5. MIPI D -PHY LP input can be implemented by powering V CCIO to 1.5 V, and select MIPI LP primitive to meet MIPI Alliance spec on \nVIH and V IL. It can  also be implemented as LVCMOS12 with V CCIO at 1.2 V, which would meet V IH/VIL spec on LVCMOS12. \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  55 \n3.13. sysI/O Single -Ended DC Electrical Characteristics4 \nTable 3.12. Single -Ended DC Characteristics  \nInput/Output \nStandard VIL VIH VOL Max \n(V) VOH Min  \n(V) IOL1 (mA)  IOH1 (mA)  Min (V)  Max (V)  Min (V)  Max (V)  \nLVCMOS33 –0.3 0.8 2.0 3.465 0.4 VCCIO – 0.4 16, 12, 8, 4  –16, –12, \n–8, –4 \nLVCMOS25 –0.3 0.7 1.7 3.465 0.4 VCCIO – 0.4 12, 8, 4  –12, –8, –4 \nLVCMOS18 –0.3 0.35 V CCIO  0.65 V CCIO  3.465 0.4 VCCIO – 0.4 12, 8, 4  –12, –8, –4 \nLVCMOS15 –0.3 0.35 V CCIO  0.65 V CCIO  3.465 0.4 VCCIO – 0.4 8, 4 –8, –4 \nLVCMOS12 –0.3 0.35 V CCIO  0.65 V CCIO  3.465 0.4 VCCIO – 0.4 8, 4 –8, –4 \nLVTTL33  –0.3 0.8 2.0 3.465 0.4 VCCIO – 0.4 16, 12, 8, 4  –16, –12, \n–8, –4 \nSSTL18_I  \n(DDR2 Memory)  –0.3 VREF – \n0.125  VREF + 0.125 3.465 0.4 VCCIO – 0.4 6.7 –6.7 \nSSTL18_II  –0.3 VREF – \n VREF + 0.125 3.465 0.28 VCCIO – 0.28 13.4 –13.4 \nSSTL15 _I  \n(DDR3 Memory)  –0.3 VREF – 0.1 VREF + 0.1 3.465 0.31 VCCIO – 0.31 7.5 –7.5 \nSSTL15_II  \n(DDR3 Memory)  –0.3 VREF – 0.1 VREF + 0.1  3.465 0.31 VCCIO – 0.31 8.8 –8.8 \nSSTL135_I \n(DDR3L Memory)  –0.3 VREF – 0.09 VREF + 0.09 3.465 0.27 VCCIO – 0.27 7 –7 \nSSTL135_II  \n(DDR3L Memory)  –0.3 VREF – 0.09 VREF + 0.09 3.465 0.27 VCCIO – 0.27 8 –8 \nMIPI D -PHY (LP)3 –0.3 0.55  0.88  3.465  — — — — \nHSUL12 \n(LPDDR2/3  \nMemory)  –0.3 VREF – 0.1 VREF + 0.1  3.465 0.3 VCCIO – 0.3 4 –4 \nNotes : \n1. For electromigration, the average DC current drawn by the I/O pads within a bank of I/O shall not exceed 10 mA per I/O (All I/O used in\n the same V CCIO). \n2. Not all I /O types are supported in all banks. Refer to ECP5 and ECP5- 5G sysI /O Usage Guide ( FPGA- TN-02032)  for details.  \n3. MIPI D -PHY LP input can be implemented by powering V CCIO to 1.5 V, and select MIPI LP primitive to meet MIPI Alliance spec on \nVIH and V IL. It can also be implemented as LVCMOS12 with V CCIO at 1.2 V, which would meet V IH/VIL spec on LVCMOS12. \n4. For I/O with mixed voltage support, V OH follows respective sysI/O bank V CCIO supply voltage, and V IL / V IH follows the I/O \nsignaling standard.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n56  FPGA- DS-02012-2.8 \n3.14. sysI/O Differential Electrical Characteristics  \n3.14.1.  LVDS  \nOver recommended operating conditions . \nTable 3.13. LVDS   \nParameter  Description  Test Conditions  Min Typ Max  Unit  \nVINP, VINM Input Voltage  — 0 — 2.4 V \nVCM Input Common Mode Voltage  Half the sum of the two Inputs  0.05 — 2.35 V \nVTHD Differential Input Threshold  Difference between the two Inputs ±100 — — mV \nIIN Input Current  Power On or Power Off  — — ±10 µA \nVOH Output High Voltage for V OP or V OM RT = 100 Ω  — 1.38 1.60 V \nVOL Output Low Voltage for V OP or V OM RT = 100 Ω  0.9 V  1.03 — V \nVOD Output Voltage Differential  (VOP - V OM), R T = 100 Ω  250 350 450 mV \n∆VOD Change in V OD Between High and \nLow — — — 50 mV \nVOS Output Voltage Offset  (VOP + V OM)/2, R T = 100 Ω  1.125 1.25 1.375 V \n∆VOS Change in V OS Between H and L  — — — 50 mV \nISAB Output Short Circuit Current  VOD = 0 V Driver outputs shorted to \neach other  — — 12 mA \nNote : On the left and right sides of the device, this specification is valid only for V CCIO = 2.5 V or 3.3 V.  \n3.14.2.  SSTLD  \nAll differential SSTL outputs are implemented as a pair of complementary single -ended outputs. All allowable  \nsingle -ended output classes (class I and class II) are supported in this mode.  \n3.14.3.  LVCMO S33D  \nAll I/O banks support emulated differential I/O using the LVCMOS33D I/O type. This option, along with the external  \nresistor network, provides the system designer the flexibility to place differential outputs on an I/O bank with 3.3 V  \nVCCIO. The defaul t drive current for LVCMOS33D output is 12 mA with the option to change the device strength to 4  mA, \n8 mA, 12 mA, or 16 mA. Follow the LVCMOS33 specifications for the DC characteristics of the LVCMOS33D.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  57 \n3.14.4.  LVDS25E  \nThe top and bottom sides of ECP5/ECP5 -5G dev ices support LVDS outputs via emulated complementary LVCMOS \noutputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 3.1 is one possible \nsolution for point -to-point signals.  \nVCCIO = 2.5 V (±5%)\nVCCIO = 2.5 V (±5%)\n8 mA8 mA\nON-chip OFF-chipTransmission line , Zo = 100 Ω differential  \nON-chip OFF-chipRS = 158 Ω  \n(±1%)RS = 100 Ω  \n(±1%)RS = 140 Ω  \n(±1%)RS = 158 Ω  \n(±1%)\n \nFigure 3.1. LVDS25E Output Termination Example  \nTable 3.14. LVDS25E DC Conditions  \nParameter  Description  Typical  Unit  \nVCCIO Output Driver Supply (±5%)  2.50  V \nZOUT Driver Impedance  20 Ω \nRS Driver Series Resistor (±1%)  158 Ω \nRP Driver Parallel Resistor (±1%)  140 Ω \nRT Receiver Termination ( ±1%) 100 Ω \nVOH Output High Voltage  1.43  V \nVOL Output Low Voltage  1.07  V \nVOD Output Differential Voltage  0.35  V \nVCM Output Common Mode Voltage  1.25  V \nZBACK Back Impedance  100.5  Ω \nIDC DC Output Current  6.03  mA \nNote : For input buffer, see Table 3.13. \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n58  FPGA- DS-02012-2.8 \n3.14.5.  BLVDS25  \nThe ECP5/ECP5-5G devices support the BLVDS standard. This standard is emulated using complementary LVCMOS \noutputs in conjunction with a parallel external resistor across the driver outputs. BLVDS is intended for use  when \nmulti -drop and bi -directional multi -point differential signaling is required. The scheme shown in Figure 3.2 is one \npossible solution for bi -directional multi -point differential signals.  \nHeavily loaded backplane, effective Zo ~ 45 Ω  to 90 Ω  differential\n2\n.5 V\nRTLRTRRS = 90 Ω RS = 90 Ω \n45 Ω – 90 Ω\n2.5 V2.5 V\n2.5 V 2.5 V 2.5 V 2.5 V2.5 V\n+\n–. . .+–. . .\n+\n–+–16 mA\n16 mA\n16 mA 16 mA 16 mA 16 mA16 mA16 mA\nRS = 90 Ω \nRS = 90 Ω RS = 90 Ω RS = 90 Ω RS = 90 Ω RS = 90 Ω 45 Ω – 90 Ω\n \nFigure 3.2. BLVDS25 Multi -point Output Example  \nOver recommended operating conditions . \nTable 3.15. BLVDS25 DC Conditions  \nParameter Description  Typical  \nUnit  Zo = 45  Ω Zo = 90  Ω \nVCCIO Output Driver Supply ( ±5%) 2.50 2.50 V \nZOUT Driver Impedance  10.00 10.00 Ω \nRS Driver Series Resistor ( ±1%) 90.00 90.00 Ω \nRTL Driver Parallel Resistor ( ±1%) 45.00 90.00 Ω \nRTR Receiver Termination ( ±1%) 45.00 90.00 Ω \nVOH Output High Voltage  1.38 1.48 V \nVOL Output Low Voltage  1.12 1.02 V \nVOD Output Differential Voltage  0.25 0.46 V \nVCM Output Common Mode Voltage  1.25 1.25 V \nIDC DC Output Current  11.24 10.20 mA \nNote : For input buffer, see Table 3.13. \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  59 \n3.14.6.  LVPECL33  \nThe ECP5/ECP5- 5G devices support the differential LVPECL standard. This standard is emulated using complementary \nLVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The LVPECL input standard is \nsupported by the LVDS differential input buffer. The scheme shown in Figure 3.3 is one possi ble solution for  \npoint -to-point signals.  \nTransmission line, \nZo = 100 Ω differential \nOff-chip On-chipVCCIO = 3.3 V \n(±5%)VCCIO = 3.3 V \n(±5%)\nRP = 196 Ω\n(±1%)RT = 100 Ω \n(±1%)RS = 93.1 Ω  \n(±1%)\nRS = 93.1 Ω \n(±1%)16 mA\n16 mA+\n–\nOff-chip On-chip\n \nFigure 3.3. Differential LVPECL33  \nOver recommended operating conditions .  \nTable 3.16. LVPECL33 DC Conditions  \nParameter  Description  Typical  Unit  \nVCCIO Output Driver Supply ( ±5%) 3.30  V \nZOUT Driver Impedance  10 Ω \nRS Driver Series Resistor ( ±1%) 93 Ω \nRP Driver Parallel Resistor ( ±1%) 196 Ω \nRT Receiver Termination ( ±1%) 100 Ω \nVOH Output High Voltage  2.05  V \nVOL Output Low Voltage  1.25  V \nVOD Output Differential Voltage  0.80  V \nVCM Output Common Mode Voltage  1.65  V \nZBACK Back Impedance  100.5  Ω \nIDC DC Output Current  12.11  mA \nNote : For input buffer, see Table 3.13. \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n60  FPGA- DS-02012-2.8 \n3.14.7.  MLVDS25  \nThe ECP5/ECP5- 5G devices support the differential MLVDS standard. This standard is emulated using complementary \nLVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The MLVDS input standard is \nsupported by the LVDS differential input buffer. The scheme shown in Figure 3.4 is one possible solution for  MLVDS \nstandard implementation. Resistor values in the figure are industry standard values for 1% resistors. \n16 mA2.5 V\n+\n-2.5 V \n+\n–2.5 V\n2.5 V+\n–Heavily loaded backplace, effective Zo~ 50 Ω  to 70 Ω  differential\n50 Ω  to 70 Ω  ±1%\n    R    = 35 Ω  S \n RTRRTL\n16 mA\n2.5 V 2.5 V\n+\n–\n mA6 12.5 V 2.5 V50 Ω  to 70 Ω  ±1%\n16 mA16 mA\n+\n–16 mAOE\nOE\nOE OE OE OEOE\nOE\n16 mA 16 mAR    = 35 Ω  S R    = 35 Ω  S \nR    = 35 Ω  S \nR    = 35 Ω  S R    = 35 Ω  S R    = 35 Ω  S R    = 35 Ω  S \n \nFigure 3.4. MLVDS25 (Multipoint Low Voltage Differential Signa ling)  \nTable 3.17. MLVDS25 DC Conditions  \nParameter Description  Typical  \nUnit  Zo=50 Ω Zo=70 Ω \nVCCIO Output Driver Supply ( ±5%) 2.50  2.50  V \nZOUT Driver Impedance  10.00  10.00  Ω \nRS Driver Series Resistor ( ±1%) 35.00  35.00  Ω \nRTL Driver Parallel Resistor ( ±1%) 50.00  70.00  Ω \nRTR Receiver Termination ( ±1%) 50.00  70.00  Ω \nVOH Output High Voltage  1.52  1.60  V \nVOL Output Low Voltage  0.98  0.90  V \nVOD Output Differential Voltage  0.54  0.70  V \nVCM Output Common Mode Voltage  1.25  1.25  V \nIDC DC Output Current  21.74  20.00  mA \nNote : For input buffer, see Table 3.13. \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  61 \n3.14.8.  SLVS  \nScalable Low -Voltage Signaling (SLVS) is based on a point -to-point signaling method defined in the JEDEC  JESD8 -13 \n(SLVS -400) standard. This standard evolved from the traditional LVDS standard and relies on the  advantage of its use of \nsmaller voltage swings and a lower common -mode voltage. The 200 mV (400 mV p -p) SLVS swing contributes to a \nreduction in power.  \nThe ECP5/ECP5- 5G devices can receive differential input up to 800 Mb/s with its  LVDS input buffer. This LVDS  input \nbuffer is used to meet the SLVS input standard specified by the JEDEC standard. The SLVS output parameters are \ncompared to ECP5/ECP5 -5G LVDS input parameters, as listed in Table 3.18. \nTable 3.18. Input to SLVS  \nParameter ECP5/ECP5 -5G LVDS Input  SLVS Output  Unit  \nVcm (min)  50 150 mV \nVcm (max)  2350 250 mV \nDifferential Voltage (min)  100 140 mV \nDifferential Voltage (max)  — 270 mV \n \nECP5/ECP5 -5G does not support SLVS output. However, SLVS output can be created using ECP5/ECP5 -5G LVDS outputs \nby level shift to meet the low Vcm/Vod levels required by SLVS. Figure 3.5 shows how the LVDS output can be shifted \nexternal to meet SLVS levels.  \n+\n-+\n–+\n-+\n–+\n–+\n-+\n-\nECP5/ECP5-5GR1=220 R3=15LVDS\nR2=47\n2.5 V Typical\nOn Chip On Chip\nLVDS Z0=50Z0=50R2=47R1=2202.5 V Typical\nR3=15SLVDS\n100 Ω Diff\nSLVDS Peer\n \nFigure 3.5. SLVS Interface  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n62  FPGA- DS-02012-2.8 \n3.15. Typical Building Block Function Performance \nTable 3.19. Pin -to-Pin Performance  \nFunction  –8 Timing  Unit  \nBasic Functions  \n16-Bit Decoder  5.06 ns \n32-Bit Decoder  6.08 ns \n64-Bit Decoder  5.06 ns \n4:1 Mux  4.45 ns \n8:1 Mux  4.63 ns \n16:1 Mux  4.81 ns \n32:1 Mux  4.85 ns \nNotes : \n1. I/O are configured with LVCMOS25 with V CCIO=2.5, 12 mA drive.  \n2. These functions were generated using Lattice Diamond design software tool. Exact performance may vary with the device and \nthe design  software tool version. The design software tool uses internal parameters that have been characterized but are not \ntested on every device.  \n3. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from Lattice Diamond \ndesign softwa re tool.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  63 \nTable 3.20. Register -to-Register Performance  \nFunction  –8 Timing  Unit  \nBasic Functions  \n16-Bit Decoder  441 MHz  \n32-Bit Decoder  441 MHz  \n64-Bit Decoder  332 MHz  \n4:1 Mux  441 MHz  \n8:1 Mux  441 MHz  \n16:1 Mux  441 MHz  \n32:1 Mux  441 MHz  \n8-Bit Adder  441 MHz  \n16-Bit Adder  441 MHz  \n64-Bit Adder  441 MHz  \n16-Bit Counter  384 MHz  \n32-Bit Counter  317 MHz  \n64-Bit Counter  263 MHz  \n64-Bit Accumulator  288 MHz  \nEmbedded Memory Functions  \n1024 ×18 True -Dual Port RAM (Write Through or Normal), with EBR Output Registers  272 MHz  \n1024 ×18 True -Dual Port RAM (Read -Before -Write), with EBR Output Registers  214 MHz  \nDistributed Memory Functions  \n16 × 2 Pseudo -Dual Port or 16  × 4 Single Port RAM (One PFU)  441 MHz  \n16 × 4 Pseudo -Dual Port (Two PFUs)  441 MHz  \nDSP Functions   \n9 × 9 Multiplier (All Registers)  225 MHz  \n18 × 18 Multiplier (All Registers)  225 MHz  \n36 × 36 Multiplier (All Registers)  225 MHz  \n18 × 18 Multiply -Add/Sub (All Registers)  225 MHz  \n18 × 18 Multiply/Accumulate (Input and Output Registers)  225 MHz  \nNotes : \n• These functions were generated using Lattice Diamond design software tool. Exact performance may vary with the device and \nthe design  software tool version. The design software tool uses internal parameters that have been characterized but are not \ntested on every device.  \n• Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from Lattice Diamond \ndesign software tool.  \n3.16. Derating Timing Tables  \nLogic timing provided in the following sections of this data sheet and the Diamond design tools are worst case numbers \nin the operating range. Actual delays at nominal temperature and voltage for best ca se process, can be much  better \nthan the values given in the tables. The Diamond design tool can provide logic timing numbers at a particular  \ntemperature and voltage.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n64  FPGA- DS-02012-2.8 \n3.17. Maximum I/O Buffer Speed  \nOver recommended operating conditions . \nTable 3.21. ECP5/ECP5 -5G Maximum I/O Buffer Speed  \nBuffer  Description  Max Unit  \nMaximum Input Frequency  \nLVDS25  LVDS, VCCIO  = 2.5 V  400 MHz  \nMLVDS25  MLVDS, Emulated, VCCIO  = 2.5 V  400 MHz  \nBLVDS25  BLVDS, Emulated, VCCIO  = 2.5 V  400 MHz  \nMIPI D -PHY (HS Mode)  MIPI Video  400 MHz  \nSLVS  SLVS similar to MIPI  400 MHz  \nMini LVDS  Mini LVDS  400 MHz  \nLVPECL33  LVPECL, Emulated, VCCIO  = 3.3 V  400 MHz  \nSSTL18 (all supported classes)  SSTL_18 class I, II, VCCIO  = 1.8 V  400 MHz  \nSSTL15 (all supported classes)  SSTL_15 class I, II, VCCIO  = 1.5 V  400 MHz  \nSSTL135 (all supported classes)  SSTL_135 class I, II, VCCIO  = 1.35 V  400 MHz  \nHSUL12 (all supported classes)  HSUL_12 class I, II, VCCIO  = 1.2 V  400 MHz  \nLVTTL33  LVTTL, VCCIO  = 3.3 V  200 MHz  \nLVCMOS33  LVCMOS, VCCIO  = 3.3 V  200 MHz  \nLVCMOS25  LVCMOS, VCCIO  = 2.5 V  200 MHz  \nLVCMOS18  LVCMOS, VCCIO  = 1.8 V  200 MHz  \nLVCMOS15  LVCMOS 1.5, VCCIO  = 1.5 V  200 MHz  \nLVCMOS12  LVCMOS 1.2, VCCIO  = 1.2 V  200 MHz  \nMaximum Output Frequency  \nLVDS25E  LVDS, Emulated, VCCIO  = 2.5 V  150 MHz  \nLVDS25  LVDS, VCCIO  = 2.5 V  400 MHz  \nMLVDS25  MLVDS, Emulated, VCCIO  = 2.5 V  150 MHz  \nBLVDS25  BLVDS, Emulated, VCCIO  = 2.5 V  150 MHz  \nLVPECL33  LVPECL, Emulated, VCCIO  = 3.3 V  150 MHz  \nSSTL18 (all supported classes)  SSTL_18 class I, II, VCCIO  = 1.8 V  400 MHz  \nSSTL15 (all supported classes)  SSTL_15 class I, II, VCCIO  = 1.5 V  400 MHz  \nSSTL135 (all supported classes)  SSTL_135 class I, II, VCCIO  = 1.35 V  400 MHz  \nHSUL12 (all supported classes)  HSUL12 class I, II, VCCIO  = 1.2 V  400 MHz  \nLVTTL33  LVTTL, V CCIO = 3.3 V  150 MHz  \nLVCMOS33 (For all drives)  LVCMOS, 3.3 V  150 MHz  \nLVCMOS25 (For all drives)  LVCMOS, 2.5 V  150 MHz  \nLVCMOS18 (For all drives)  LVCMOS, 1.8 V  150 MHz  \nLVCMOS15 (For all drives)  LVCMOS, 1.5 V  150 MHz  \nLVCMOS12 (For all drives)  LVCMOS, 1.2 V  150 MHz  \nNotes : \n• These maximum speeds are characterized but not tested on every device.  \n• Maximum I/O speed for differential output standards emulated with resistors depends on the layout. \n• LVCMOS timing is meas ured with the load specified in Table 3.44. \n• All speeds are measured at fast slew.  \n• Actual system operation may vary dependi ng on user logic implementation.  \n• Maximum data rate equals 2 times the clock rate when utilizing DDR.  \n• MIPI D -PHY HS mode receiver runs 400 MHz as LVDS25. It may exceed ±0.15 UI setup/hold budget at data rate of ≤1 Gbps MIPI \nAlliance Specification.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  65 \n3.18. External Switching Characteristics  \nOver recommended commercial operating conditions . \nTable 3.22. ECP5/ECP5 -5G External Switching Characteristics  \nParameter Description  Device  –8 –7 –6 Unit  Min Max  Min Max  Min Max  \nClocks  \nPrimary Clock  \nfMAX_PRI  Frequency for Primary Clock Tree  — — 370 — 303 — 257 MHz  \ntW_PRI  Clock Pulse Width for Primary \nClock  — 0.8 — 0.9 — 1.0 — ns \ntSKEW_PRI  Primary Clock Skew w ithin a \nDevice  — — 420 — 462 — 505 ps \nEdge Clock  \nfMAX_EDGE  Frequency for Edge Clock Tree  — — 400 — 350 — 312 MHz  \ntW_EDGE  Clock Pulse Width for Edge Clock  — 1.175  — 1.344  — 1.50  — ns \ntSKEW_EDGE  Edge Clock Skew within a Bank  — — 160 — 180 — 200 ps \nGeneric SDR Input  \nGeneral I/O Pin Parameters Using Dedicated Primary Clock Input without PLL  \ntCO Clock to Output - PIO Output \nRegister  All \nDevices  — 5.4 — 6.1 — 6.8 ns \ntSU Clock to Data Setup - PIO Input \nRegister  All \nDevices  0 — 0 — 0 — ns \ntH Clock to Data Hold - PIO Input \nRegister  All \nDevices  2.7 — 3 — 3.3 — ns \ntSU_DEL  Clock to Data Setup - PIO Input \nRegister with Data Input Delay  All \nDevices  1.2 — 1.33 — 1.46 — ns \ntH_DEL  Clock to Data Hold - PIO Input \nRegister with Data Input Delay  All \nDevices  0 — 0 — 0 — ns \nfMAX_IO  Clock Frequency of I/O and PFU \nRegister  All \nDevices  — 400 — 350 — 312 MHz  \nGeneral I/O Pin Parameters Using Dedicated Primary Clock Input with PLL  \ntCOPLL  Clock to Output - PIO Output \nRegister  All \nDevices  — 3.5 — 3.8 — 4.1 ns \ntSUPLL Clock to Data Setup - PIO Input \nRegister  All \nDevices  0.7 — 0.78 — 0.85 — ns \ntHPLL Clock to Data Hold - PIO Input \nRegister  All \nDevices  0.8 — 0.89 — 0.98 — ns \ntSU_DELPLL  Clock to Data Setup - PIO Input \nRegister with Data Input Delay  All \nDevices  1.6 — 1.78 — 1.95 — ns \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n66  FPGA- DS-02012-2.8 \nTable 3.22. ECP5/ECP5 -5G External Switching Characteristics  \nParameter Description  Device  –8 –7 –6 Unit  Min Max  Min Max  Min Max  \ntH_DELPLL  Clock to Data Hold - PIO Input \nRegister with Data Input Delay  All Devices  0 — 0 — 0 — ns \nGeneric DDR Input  \nGeneric DDRX1 Inputs With Clock and Data Centered at Pin (GDDRX1_RX.SCLK.Centered) Using PCLK Clock Input - Figure 3.6  \ntSU_GDDRX1_centered  Data Setup Before CLK Input  All Devices  0.52  — 0.52  — 0.52  — ns \ntHD_GDDRX1_centered  Data Hold After CLK Input  All Devices  0.52  — 0.52  — 0.52  — ns \nfDATA_GDDRX1_centered  GDDRX1 Data Rate  All Devices  — 500 — 500 — 500 Mb/s  \nfMAX_GDDRX1_centered  GDDRX1 CLK Frequency (SCLK)  All Devices  — 250 — 250 — 250 MHz  \nGeneric DDRX1 Inputs With Clock and Data Aligned at Pin (GDDRX1_RX.SCLK.Aligned ) Using PCLK Clock Input - Figure 3.7 \ntSU_GDDRX1_aligned  Data Setup from CLK Input  All Devices  — –\n0.55 — –0.55 — –0.55  ns + \n1/2 UI \ntHD_GDDRX1_aligned  Data Hold from CLK Input  All Devices  0.55 — 0.55 — 0.55 — ns + \n1/2 UI \nfDATA_GDDRX1_aligned  GDDRX1 Data Rate  All Devices  — 500 — 500 — 500 Mb/s  \nfMAX_GDDRX1_aligned  GDDRX1 CLK Frequency (SCLK)  All Devices  — 250 — 250 — 250 MHz  \nGeneric DDRX2 Inputs With Clock and Data Centered at Pin (GDDRX2_RX.ECLK.Centered) Using PCLK Clock Input, Left and \nRight  sides Only - Figure 3.6 \ntSU_GDDRX2_centered  Data Setup before CLK Input  All Devices  0.321  — 0.403  — 0.471  — ns \ntHD_GDDRX2_centered  Data Hold after CLK Input  All Devices  0.321  — 0.403  — 0.471  — ns \nfDATA_GDDRX2_centered  GDDRX2 Data Rate  All Devices  — 800 — 655.8  — 555.6  Mb/s  \nfMAX_GDDRX2_centered  GDDRX2 CLK Frequency (ECLK)  All Devices  — 400 — 327.9  — 277.8  MHz  \nGeneric DDRX2 Inputs With Clock and Data Aligned at Pin (GDDRX2_RX.ECLK.Aligned) Using PCLK Clock Input, Left and Right  \nsides Only - Figure 3.7 \ntSU_GDDRX2_aligned  Data Setup from CLK Input  All Devices  — –\n0.344  — –0.42 — -0.495 ns + 1/2  \nUI \ntHD_GDDRX2_aligned  Data Hold from CLK Input  All Devices  0.344 — 0.42 — 0.495 — ns + 1/2  \nUI \nfDATA_GDDRX2_aligned  GDDRX2 Data Rate  All Devices  — 800 — 700 — 624 Mb/s  \nfMAX_GDDRX2_aligned  GDDRX2 CLK Frequency \n All Devices  — 400 — 350 — 312 MHz  \nVideo DDRX71 Inputs With Clock and Data Aligned at Pin (GDDRX71_RX.ECLK) Using PLL Clock In put, Left and Right sides Only \nFigure 3.11 \ntSU_LVDS71_i  Data Setup from CLK Input  \n(bit i)  All Devices  — –\n0.271  — –0.39 — –0.41 ns+(1/2+i)  \n× UI \ntHD_LVDS71_i  Data Hold from CLK Input  \n(bit i)  All Devices  0.271 — 0.39 — 0.41 — ns+(1/2+i)  \n× UI \nfDATA_LVDS71  DDR71 Data Rate  All Devices  — 756 — 620 — 525 Mb/s  \nfMAX_LVDS71  DDR71 CLK Frequency (ECLK)  All Devices  — 378 — 310 — 262.5  MHz  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  67 \nTable 3.22. ECP5/ECP5 -5G External Switching Characteristics  \nParameter Description  Device  –8 –7 –6 Unit  Min Max  Min Max  Min Max  \nGeneric DDR Output  \nGeneric DDRX1 Outputs With Clock and Data Centered at Pin (GDDRX1_TX.SCLK.Centered ) Using PCLK Clock Input - Figure 3.6 \ntDVB_GDDRX1_centered  Data Output Valid before CLK \nOutput  All Devices  –0.67 — –0.67 — –0.67 — ns + \n1/2 UI \ntDVA_GDDRX1_centered  Data Output Valid after CLK \nOutput  All Devices  –0.67 — –0.67 — –0.67 — ns + \n1/2 UI \nfDATA_GDDRX1_centered  GDDRX1 Data Rate  All Devices  — 500 — 500 — 500 Mb/s  \nfMAX_GDDRX1_centered  GDDRX1 CLK Frequency (SCLK)  All Devices  — 250 — 250 — 250 MHz  \nGeneric DDRX1 Outputs With Clock and Data Aligned at Pin (GDDRX1_TX.SCLK.Aligned) Using PCLK Clock Input - Figure 3.9 \ntDIB_GDDRX1_aligned  Data Output Invalid before \nCLK Output  All Devices  –0.3 — –0.3 — –0.3 — ns \ntDIA_GDDRX1_aligned  Data Output Invalid after CLK \nOutput  All Devices  — 0.3 — 0.3 — 0.3 ns \nfDATA_GDDRX1_aligned  GDDRX1 Data Rate  All Devices  — 500 — 500 — 500 Mb/s  \nfMAX_GDDRX1_aligned  GDDRX1 CLK Frequency (SCLK)  All Devices  — 250 — 250 — 250 MHz  \nGeneric DDRX2 Outputs With Clock and Data Centered at Pin (GDDRX2_TX.ECLK.Centered) Using PCLK Clock Input, Left and \nRight  sides Only - Figure 3.8 \ntDVB_GDDRX2_centered  Data Output Valid Before CLK \nOutput  All Devices  –\n0.442  — –0.56 — –\n0.676  — ns + \n1/2 UI \ntDVA_GDDRX2_centered  Data Output Valid After CLK \nOutput  All Devices  — 0.442 — 0.56 — 0.676 ns + \n1/2 UI \nfDATA_GDDRX2_centered  GDDRX2 Data Rate  All Devices  — 800 — 700 — 624 Mb/s  \nfMAX_GDDRX2_centered  GDDRX2 CLK Frequency (ECLK)  All Devices  — 400 — 350 — 312 MHz  \nGeneric DDRX2 Outputs With Clock and Data Aligned at Pin (GDDRX2_TX.ECLK.Aligned) Using PCLK Clock Input, Left and Right  \nsides Only - Figure 3.9 \ntDIB_GDDRX2_aligned  Data Output Invalid before \nCLK Output  All Devices  –0.16 — –0.18 — –0.2 — ns \ntDIA_GDDRX2_aligned  Data Output Invalid after CLK \nOutput  All Devices  — 0.16 — 0.18 — 0.2 ns \nfDATA_GDDRX2_aligned  GDDRX2 Data Rate  All Devices  — 800 — 700 — 624 Mb/s  \nfMAX_GDDRX2_aligned  GDDRX2 CLK Frequency (ECLK)  All Devices  — 400 — 350 — 312 MHz  \nVideo DDRX71 Outputs With Clock and Data Aligned at Pin (GDDRX71_TX.ECLK) Using PLL Clock Input, Left and Right sides Only \n- Figure 3.12 \ntDIB_LVDS71_i  Data Output Invalid before \nCLK Out put All Devices  –0.16 — –0.18 — –0.2 — ns +  \n(i) × UI \ntDIA_LVDS71_i  Data Output Invalid after CLK \nOutput  All Devices  — 0.16 — 0.18 — 0.2 ns +  \n(i) × UI \nfDATA_LVDS71  DDR71 Data Rate  All Devices  — 756 — 620 — 525 Mb/s  \nfMAX_LVDS71  DDR71 CLK Frequency (ECLK)  All Devices  — 378 — 310 — 262.5  MHz  \nMemory Interface  \nDDR2/DDR3/DDR3L/LPDDR2/LPDDR3 READ (DQ Input Data are Aligned to DQS)   \ntDVBDQ_DDR2 \ntDVBDQ_DDR3 \ntDVBDQ_DDR3L \ntDVBDQ_LPDDR2 \ntDVBDQ_LPDDR3  Data Output Valid before DQS \nInput  All Devices  — –0.26 — –\n0.317 — –\n0.374 ns + 1/2 \nUI \ntDVADQ_DDR2 \ntDVADQ_DDR3 \ntDVADQ_DDR3L \ntDVADQ_LPDDR2 \ntDVADQ_LPDDR3  Data Output Valid after DQS \nInput  All Devices  0.26 — 0.317 — 0.374 — ns + 1/2 \nUI \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n68  FPGA- DS-02012-2.8 \nTable 3.22. ECP5/ECP5 -5G External Switching Characteristics  \nParameter Description  Device  –8 –7 –6 Unit  Min Max  Min Max  Min Max  \nfDATA_DDR2 \nfDATA_DDR3 \nfDATA_DDR3L \nfDATA_LPDDR2 \nfDATA_LPDDR3  DDR Memory Data Rate  All Devices  — 800 — 700 — 624 Mb/s  \nfMAX_DDR2  \nfMAX_DDR3 \nfMAX_DDR3L \nfMAX_LPDDR2 \nfMAX_LPDDR3  DDR Memory CLK \nFrequency (ECLK)  All Devices  — 400 — 350 — 312 MHz  \nDDR2/DDR3/DDR3L/LPDDR2/LPDDR3 WRITE (DQ Output Data are Centered to DQS)   \ntDQVBS_DDR2 \ntDQVBS_DDR3 \ntDQVBS_DDR3L \ntDQVBS_LPDDR2 \ntDQVBS_LPDDR3  Data Output Valid before \nDQS Output  All Devices  — –0.25 — –0.25 — -0.25 UI \ntDQVAS_DDR2 \ntDQVAS_DDR3 \ntDQVAS_DDR3L \ntDQVAS_LPDDR2  \ntDQVAS_LPDDR3  Data Output Valid after DQS \nOutput  All Devices  0.25 — 0.25 — 0.25 — UI \nfDATA_DDR2 \nfDATA_DDR3 \nfDATA_DDR3L \nfDATA_LPDDR2 \nfDATA_LPDDR3  DDR Memory Data Rate  All Devices  — 800 — 700 — 624 Mb/s  \nfMAX_DDR2  \nfMAX_DDR3 \nfMAX_DDR3L \nfMAX_LPDDR2 \nfMAX_LPDDR3  DDR Memory CLK \nFrequency (ECLK)  All Devices  — 400 — 350 — 312 MHz  \nNotes : \n• Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Diamond \nsoftware.  \n• General I/O timing numbers are based on LVCMOS 2.5, 12 mA, Fast Slew Rate, 0pf load.  \n• Generic DDR timing are numbers based on LVDS I/O.  \n• DDR2 timing numbers are based on SSTL18.  \n• DDR3 timing numbers are based on SSTL15.  \n• LPDDR2 and LPDDR3 timing numbers are based on HSUL12.  \n• Uses LVDS I/O standard for measurements.  \n• Maximum clock frequencies are tested under best case conditions. System performance may vary upon the user environment.  \n• All numbers are generated with the Diamond software.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  69 \n \n   \n \n  \ntSU/tDVBDQRx CLK (in)\nRx DATA (in)\ntHD/tDVADQtSU/tDVBDQ\ntHD/tDVADQ\n \nFigure 3.6. Receiver RX.CLK.Centered Waveforms  \n \n  \n \n \n \n tSURx CLK (in)\nor DQS Input\ntHDtSU\ntHD1/2 UI 1/2 UI\n1 UI\nRx DATA (in)\nor DQ Input\n \nFigure 3.7. Receiver RX.CLK.Aligned  and DDR Memory Input Waveforms  \n \n  \n \n \n  Tx CLK (out)\nor DQS Output\nTx DATA (out)or DQ Output\ntDVB/tDQVBS1/2 UI 1/2 UI 1/2 UI 1/2 UI\ntDVA/tDQVAtDVB/tDQVBS\ntDVA/tDQVAS\n \nFigure 3.8. Transmit TX.CLK.Centered and DDR Memory Output Waveforms  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n70  FPGA- DS-02012-2.8 \n  \n  \n \n \n \n \n Tx CLK (out)\nTx DATA (out)1 UI\ntDIAtDIB \n tDIAtDIB\n \nFigure 3.9. Transmit TX.CLK.Aligned Waveforms  \nClock In\n108 MHzReceiver – Shown for one LVDS Channel\n# of Bits\nData In\n756 Mb/s\nTransmitter – Shown for one LVDS Channel\nClock Out108 MHz# of Bits\nData Out\n756 Mb/s\nFor each Channel:7-bit Output Wordsto FPGA FabricBit #00 – 100 – 200 – 300 – 400 – 500 – 600 – 7Bit #10 – 811 – 912 – 1013 – 1114 – 1215 – 1316 – 14Bit #20 – 1521 – 1622 – 1723 – 1824 – 1925 – 2026 – 21Bit #30 – 2231 – 2332 – 2433 – 2534 – 2635 – 2736 – 28Bit #30 – 1531 – 1632 – 1733 – 1834 – 1935 – 2036 – 21Bit #40 – 2241 – 2342 – 2443 – 2544 – 2645 – 2746 – 28Bit #20 – 821 – 922 – 1023 – 1124 – 1225 – 1326 – 14Bit #10 – 111 – 212 – 313 – 414 – 515 – 616 – 70x0x0x0x0x0x0x\nFor each Channel:7-bit Output Wordsto FPGA Fabric\n \nFigure 3.10. DDRX71 Video Timing Waveforms  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  71 \n \n \n \n \n  tSU_0CLK (in)\nDATA (in)\ntHD_01/2 UI 1/2 UI\n1 UIBit 0 Bit 1 Bit i\ntSU_i\ntHD_i\n \nFigure 3.11. Receiver DDRX71_RX Waveforms  \ntDIB_0CLK (out)\nDATA (out)\ntDIA_01 UIBit 0 Bit 1 Bit i\ntDIB_i\ntDIA_i \nFigure 3.12. Transmitter DDRX71_TX Waveforms  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n72  FPGA- DS-02012-2.8 \n3.19. sysCLOCK PLL Timing  \nOver recommended operating conditions . \nTable 3.23. sysCLOCK PLL Timing  \nParameter Descrip tions Conditio ns Min Max Units \nfIN Input Clock Freque ncy (CLKI, CLKFB)  — 8 400 MHz  \nfOUT Output Clock Frequency (CLKOP, CLKOS) — 3.125 400 MHz  \nfVCO PLL VCO Frequency  — 400 800 MHz \nfPFD3 Phas e Detector Inpu t Frequency — 10 400 MHz  \nAC Characteristics  \ntDT Output Clock Duty Cycle  — 45 55 % \ntPH4 Output Phase Accuracy — –5 5 % \ntOPJIT1 Output Clock Period Jitter  fOUT ≥ 100 MHz  — 100 ps p-p \nfOUT < 100 MHz  — 0.025  UIPP  \nOutput Clock Cycle-to- Cycle Jitter fOUT ≥ 100 MHz  — 200 ps p-p \nfOUT < 100 MHz  — 0.050  UIPP  \nOutput Clock Ph ase Jitter fPFD ≥ 100 MHz  — 200 ps p-p \nfPFD < 100 MHz  — 0.011  UIPP  \ntSPO Static Phase Offset Divider ratio = \ninteger  — 400 ps p-p \ntW Output Clock Pu lse Width At 90% or 10%  0.9 — ns \ntLOCK2 PLL Lock- in Time  — — 15 ms \ntUNLOCK  PLL Un lock Time  — — 50 ns \ntIPJIT   Input Clock Period Jitter  fPFD ≥ 20 MHz  — 1,000 ps p-p \nfPFD < 20 MHz  — 0.02 UIPP \ntHI Input Clock High Time  90% to 90%  0.5 — ns \ntLO Input Clock Low Time  10% to 10%  0.5 — ns \ntRST RST/ Puls e Width  — 1 — ms \ntRSTREC  RST Recover y Time — 1 — ns \ntLOAD_REG  Min Pulse f or CIB_L OAD_REG — 10 — ns \ntROTATE -SETUP  Min time for CI B dynam ic phase control s to be stable \nfore CIB_ROT A TE — 5 — ns \ntROTATE -WD Min pulse widt h for CIB_ ROTATE to maintai n 0 or 1 — 4 — VCO cycles  \nNotes : \n1. Jitter sample is taken over 10,000 samples for P eriodic jitter, and 2,000 samples for Cycle -to-Cycle jitter of the primary PLL \noutput with  clean reference clock with no additional I/O toggling.  \n2. Output clock is valid after t LOCK for PLL reset and dynamic delay adjustment.  \n3. Period jitter and cycle -to-cycle jitter numbers are guaranteed for f PFD > 10 MHz. For f PFD < 10 MHz, the jitter numbers may not \nbe met in  certain conditions.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  73 \n3.20. SerDes  High -Speed Data Transmitter  \nTable 3.24. Serial Output Timing and Levels  \nSymbol  Description  Min Typ Max Unit  \nVTX-DIFF- PP Peak -Peak Differential voltage on selected amplitude1, 2 –25% — 25% mV, p -p \nVTX-CM-DC Output common mode voltage  — VCCHTX  / 2 — mV, p -p \nTTX-R Rise time (20% to 80%)  50 — — ps \nTTX-F Fall time (80% to 20%) 50 — — ps \nTTX-CM-AC-P RMS AC peak common -mode output voltage  — — 20 mV \nZTX_SE Single ended output impedance for 50/75 Ω  –20% 50/75 20% Ω \nSingle ended output impedance for 6K Ω  –25%  6K 25%  Ω \nRLTX_DIFF  Differential return loss (with package included) 3 — — –10 dB \nRLTX_COM  Common mode return loss (with package included) 3 — — –6 dB \nNotes : \n1. Measured with 50 Ω Tx Driver impedance at V CCHTX±5%. \n2. Refer to ECP5 and ECP5- 5G S erDes/PCS Usage Guide ( FPGA- TN-02206)  for settings of Tx amplitude.  \n3. Return los = −10 dB (differential), – 6 dB (common mode) for 100 MHz ≤  f ≤ 1.6 GHz with 50 Ω outpu t impedance configuration. \nThis includes degradation due to package effects.  \nTable 3.25. Channel Output Jitter  \nDescription  Frequency  Min Typ Max  Unit  \nDeterministic  5 Gb/s  — — TBD UI, p -p \nRandom  5 Gb/s  — — TBD UI, p -p \nTotal  5 Gb/s  — — TBD UI, p -p \nDeterministic  3.125 Gb/s  — — 0.17  UI, p -p \nRandom  3.125 Gb/s  — — 0.25  UI, p -p \nTotal  3.125 Gb/s  — — 0.35  UI, p -p \nDeterministic  2.5 Gb/s  — — 0.17  UI, p -p \nRandom  2.5 Gb/s  — — 0.20  UI, p -p \nTotal  2.5 Gb/s  — — 0.35  UI, p -p \nDeterministic  1.25 Gb/s  — — 0.10  UI, p -p \nRandom  1.25 Gb/s  — — 0.22  UI, p -p \nTotal  1.25 Gb/s  — — 0.24  UI, p -p \nNotes :  \n• Values are measured with PRBS 27 -1, all channels operating, FPGA logic active, I/O around SerDes pins quiet, reference clock @ \n10X mode. \n• For ECP5 -5G family devices only.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n74  FPGA- DS-02012-2.8 \n3.21. SerDes /PCS Block Latency  \nTable 3.26 describes the latency of each functional block in the transmitter and receiver. Latency is given in parallel  \nclock cycles. Figure 3.13 shows the location of each block.  \nTable 3.26. SerDes /PCS Latency Breakdown  \nItem  Description  Min Avg Max  Fixed  Bypass  Unit3 \nTransmit Data Latency1 \nT1 FPGA Bridge – Gearing disabled with same clocks  3 — 4 — 1 byte clk  \nFPGA Bridge – Gearing enabled  5 — 7 — — word clk  \nT2 8b10b Encoder  — — — 2 1 byte clk  \nT3 SerDes  Bridge transmit  — — — 2 1 byte clk  \nT4 Serializer: 8 -bit mode  — — — 15 + ∆1 — UI + ps  \nSerializer: 10 -bit mode  — — — 18 + ∆1 — UI + ps  \nT5 Pre-emphasis ON  — — — 1 + ∆2 — UI + ps  \nPre-emphasis OFF  — — — 0 + ∆3 — UI + ps  \nReceive Data Latency2 \nR1 Equalization ON  — — — ∆1 — UI + ps  \nEqualization OFF  — — — ∆2 — UI + ps  \nR2 Deserializer: 8 -bit mode  — — — 10 + ∆3 — UI + ps  \nDeserializer: 10 -bit mode  — — — 12 + ∆3 — UI + ps  \nR3 SerDes  Bridge receive  — — — 2 — byte clk  \nR4 Word alignment  3.1 — 4 — 1 byte clk  \nR5 8b10b decoder  — — — 1 0 byte clk  \nR6 Clock Tolerance Compensation  7 15 23 — 1 byte clk  \nR7 FPGA Bridge – Gearing disabled with same clocks 4 — 5 — 1 byte clk  \nFPGA Bridge – Gearing enabled  7 — 9 — — word clk  \nNotes : \n1.  ∆1 = – 245 ps, ∆2 = +88 ps, ∆ 3 = +112 ps.  \n2.  ∆1 = +118 ps, ∆ 2 = +132 ps, ∆ 3 = +700 ps.  \n3. byte clk = 8  UI (8 -bit mode), or 10 UI (10- bit mode); word clk = 16UI (8 -bit mode), or 20 UI (10- bit mode).  \nHD OUT NiHD OUT PiDeserializer\n1:8/1:10Polarity\nAd justElastic\nBuffer\nFIFO\nEncoderSerDes PCS\nBYPASS\nTransmitterReceiverRecovered Clock\nFPGA\nReceive Clock\nFPGAReceive \nData\nTransmit DataCDRREFCLK\nEQ\nPolarity\nAd justUp\nSample\nFIFOSerDes Bridge FPGA Bridge\nSerializer\n8:1/10:1WA DECFPGA\nEBR D Clock\nTr ansm it Clock\nTX PLLREFCLKFPGA \nCore\nDown\nSample\nFIFOBYPASS\nBYPASS\nBYPASSBYPASSBYPASS\nBYPASSR2 R3R4 R5 R6\nR7\nT1T2\nT3\nT4HDINP i\nHDINNi\nTransmit \nCl ockR1\nT5\n \nFigure 3.13. Transmitter and Receiver Latency Block Diagram  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  75 \n3.22. SerDes High -Speed Data R eceiver  \nTable 3.27. Serial Input Data Specifications  \nSymbol  Description  Min Typ Max Unit  \nVRX-DIFF-S  Differential input sensitivity  150 — 1760 mV, p -p \nVRX-IN Input levels  0 — VCCA +0.52 V \nVRX-CM-DCCM Input common mode range (internal DC coupled \nmode)  0.6 — VCCA V \nVRX-CM-ACCM Input common mode range (internal AC coupled \nmode)2 0.1 — VCCA +0.2  V \nTRX-RELOCK  SCDR re -lock time1 — 1000 — Bits \nZRX-TERM Input termination 50/75 Ω /High Z  –20% 50/75/5 K +20% Ω \nRLRX-RL Return loss (without package)  — — –10 dB \nNotes : \n1. This is the typical number of bit times to re-lock to a new phase or frequency within ± 300 ppm, assuming 8b10b encoded data.  \n2. Up to 1.655 for ECP5, and 1.736 for ECP5- 5G. \n3.23. Input Data Jitter Tolerance  \nA receiver’s ability to tolerate incoming signal jitter is very dependent on jitter type. High speed serial interface \nstandards have recognized the dependency on jitter type and have specifications to indicate tolerance levels for \ndifferent jitter types as  they relate to specific protocols. Sinusoidal jitter is considered to be a worst case jitter type.  \nTable 3.28. Receiver Total Jitter Tolerance Specification  \nDescription  Frequency  Condition  Min Typ Max  Unit  \nDeterministic  \n5 Gb/s  400 mV differential eye  — — TBD UI, p -p \nRandom  400 mV differential eye  — — TBD UI, p -p \nTotal  400 mV differential eye  — — TBD UI, p -p \nDeterministic  \n3.125 Gb/s  400 mV differential eye  — — 0.37  UI, p -p \nRandom  400 mV differential eye  — — 0.18  UI, p -p \nTotal  400 mV differential eye  — — 0.65  UI, p -p \nDeterministic  \n2.5 Gb/s  400 mV differential eye  — — 0.37  UI, p -p \nRandom  400 mV differential eye  — — 0.18  UI, p -p \nTotal  400 mV differential eye  — — 0.65  UI, p -p \nDeterministic  \n1.25 Gb/s  400 mV differential eye  — — 0.37  UI, p -p \nRandom  400 mV differential eye  — — 0.18  UI, p -p \nTotal  400 mV differential eye  — — 0.65  UI, p -p \nNotes : \n• Jitter tolerance measurements are done with protocol compliance tests: 3.125 Gb/s - XAUI Standard, 2.5 Gb/s – PCIe Standard, \n1.25 Gb/s SGMII Standard.  \n• For ECP5 -5G family devices only.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n76  FPGA- DS-02012-2.8 \n3.24. SerDes  External Reference Clock  \nThe external reference clock selection and its interface are a critical part of system applications for this product.   \nTable 3.29 specifies reference clock requirements, over the full range of operating conditions.  \nTable 3.29. External Reference Clock Specification (refclkp/refclkn)  \nSymbol  Description  Min Type Max  Unit  \nFREF Frequency range  50 — 320 MHz  \nFREF-PPM Frequency tolerance1 –1000  — 1000  ppm  \nVREF-IN-SE Input swing, single -ended clock2, 4 200 — VCCA mV, p -p \nVREF-IN-DIFF Input swing, differential clock  200 — 2 × V CCA mV, p -p \ndifferential  \nVREF-IN Input levels  0 — VCCA + 0.4  V \nDREF Duty cycle3 40 — 60 % \nTREF-R Rise time (20% to 80%)  200 500 1000  ps \nTREF-F Fall time (80% to 20%)  200 500 1000  ps \nZREF-IN-TERM -DIFF Differential input termination  –30%  100/HiZ  +30%  Ω \nCREF-IN-CAP Input capacitance  — — 7 pF \nNotes : \n1. Depending on the application, the PLL_LOL_SET and CDR_LOL_SET control registers may be adjusted for other tolerance values \nas described in ECP5 and ECP5-5G S erDes/PCS Usage Guide ( FPGA -TN-02206) . \n2. The signal swing for a single -ended input clock must be as large as the p -p differential swing of a differential input clock to get \nthe same gain  at the input receiver. With single -ended clock, a reference voltage needs to be externally connected to CLKREFN \npin, and the input voltage  needs to be swung around this reference voltage.  \n3. Measured at 50% amplitude.  \n4. Single -ended clocking is achieved by applying a reference voltage V REF on REFCLKN input, with the clock applied to REFCLKP \ninput pin.  VREF should be set to mid-point of the REFCLKP voltage swing.  \nV+\nP\nN\n0 V\nV+\n0 VV+\nVREF-IN\nMAX < VCCA +0.4VVREF-IN\nMAX < VCCA +0.4V\nVREF_IN_DIFF\nMin=200 mV\nMax=2xVCCA\nVREF_IN_SE\nMin=200 mV\nMax=VCCAVREF_IN_DIFF=\nIVp-VnI\n \nFigure 3.14. SerDes  External Reference Clock Waveforms  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  77 \n3.25. PCI Express Electrical and Timing Characteristics  \n3.25.1.  PCIe (2.5 Gb/s) AC and DC Characteristics  \nOver r ecommended operating conditions.  \nTable 3.30. PCIe (2.5 Gb/s)  \nSymbol  Descrip tion Test Conditions  Min Typ Max  Unit  \nTransmit1 \nUI Unit interval  — 399.88 400 400.12 ps \nVTX-DIFF_P -P Differential peak -to-peak output \n — 0.8 1.0 1.2 V \nVTX-DE-RATIO  De-emphasis differential output \nvoltage ratio  — –3 –3.5 –4 dB \nVTX-CM-AC_P RMS AC peak common -mode output \nvoltage  — — — 20 mV \nVTX-RCV-DETECT  Amount of voltage change allowed \nduring receiver detection  — — — 600 mV \nVTX-CM-DC Tx DC common mode voltage  — 0 — VCCHTX \n  V \nITX-SHORT  Output short circuit current  VTX-D+=0.0 V  \nVTX-D-=0.0 V  — — 90 mA \nZTX-DIFF -DC Differential output impedance  — 80 100 120 Ω \nRLTX-DIFF  Differential return loss  — 10 — — dB \nRLTX-CM Common mode return loss  — 6.0 — — dB \nTTX-RISE  Tx output rise time  20% to 80%  0.125 — — UI \nTTX-FALL  Tx output fall time  20% to 80%  0.125 — — UI \nLTX-SKEW  Lane- to-lane static output skew for all \nlanes in port/link  — — — 1.3 ns \nTTX-EYE Transmitter eye width  — 0.75 — — UI \nTTX-EYE- MEDIAN -TO-MAX -\nJITTER  Maximum time between jitter median \nand maximum deviation from median  — — — 0.125 UI \nReceive1, 2 \nUI Unit Interval  — 399.88  400 400.12  ps \nVRX-DIFF_P -P Differential peak -to-peak input \nvoltage  — 0.343 — 1.2 V \nVRX-IDLE -DET- DIFF_P -P Idle detect threshold voltage  — 65 — 3403 mV \nVRX-CM-AC_P  RMS AC peak common -mode input \nvoltage  — — — 150 mV \nZRX-DIFF- DC DC differential input impedance  — 80 100 120 Ω \nZRX-DC DC input impedance  — 40 50 60 Ω \nZRX-HIGH -IMP-DC Power -down DC input impedance — 200K — — Ω \nRLRX-DIFF  Differential return loss  — 10 — — dB \nRLRX-CM Common mode return loss  — 6.0 — — dB \nNotes : \n1. Values are measured at 2.5 Gb/s.  \n2. Measured with external AC -coupling on the receiver.  \n3. Not in compliance with PCI Express 1.1 standard.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n78  FPGA- DS-02012-2.8 \n3.25.2.  PCIe (5 Gb/s) AC and DC Characteristics  \nOver recommended operating conditions . \nTable 3.31. PCIe (5 Gb/s)  \nSymbol  Description  Test Conditions  Min Typ Max  Unit  \nTransmit1 \nUI Unit Interval  — 199.94  200 200.06  ps \nBWTX -PKG-PLL2  Tx PLL bandwidth corresponding to \nPKGTX -PLL2  — 5 — 16 MHz  \nPKGTX -PLL2  Tx PLL Peaking  — — — 1 dB \nVTX-DIFF- PP Differential p -p Tx voltage swing  — 0.8 — 1.2 V, p-p \nVTX-DIFF- PP-LOW  Low power differential p- p Tx voltage \nswing  — 0.4 — 1.2 V, p-p \nVTX-DE-RATIO -3.5dB  Tx de- emphasis level ratio at 3.5dB  — 3 — 4 dB \nVTX-DE-RATIO -6dB Tx de- emphasis level ratio at 6dB  — 5.5 — 6.5 dB \nTMIN -PULSE  Instantaneous lone pulse width  —  — — UI \nTTX-RISE -FALL Transmitter rise and fall time  —  — — UI \nTTX-EYE Transmitter Eye, including all jitter \nsources  — 0.75 — — UI \nTTX-DJ Tx deterministic jitter > 1.5 MHz  — — — 0.15 UI \nTTX-RJ Tx RMS jitter < 1.5 MHz  — — — 3 ps, \nRMS  \nTRF-MISMATCH  Tx rise/fall time mismatch  — — —  UI \nRLTX-DIFF Tx Differential Return Loss, including \npackage and silicon  50 MHz < freq <  \n1.25 GHz  10 — — dB \n1.25  GHz < freq  \n< 2.5 GHz  8 — — dB \nRLTX-CM Tx Common Mode Return Loss, \nincluding package and silicon 50 MHz < freq <  \n2.5 GHz  6 — — dB \nZTX-DIFF -DC DC differential Impedance  — — — 120 Ω \nVTX-CM-AC-PP Tx AC peak common mode voltage, \npeak -peak  — — —  mV, \np-p \nITX-SHORT  Transmitter short- circuit current  — — — 90 mA \nVTX-DC-CM Transmitter DC common -mode \nvoltage  — 0 — 1.2 V \nVTX-IDLE -DIFF- DC Electrical Idle Output DC voltage  — 0 — 5 mV \nVTX-IDLE -DIFF- AC-p Electrical Idle Differential Output \npeak voltage  — — —  mV \nVTX-RCV-DETECT  Voltage change allowed during \nReceiver Detect  — — — 600 mV \nTTX-IDLE -MIN  Min. time in Electrical Idle  — 20 — — ns \nTTX-IDLE -SET- TO-IDLE  Max. time from EI Order Set to valid \nElectrical Idle  — — — 8 ns \nTTX-IDLE -TO-DIFF- DATA  Max. time from Electrical Idle to valid \ndifferential output  — — — 8 ns \nLTX-SKEW  Lane- to-lane output skew  — — —  ps \n \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  79 \nTable 3.31. PCIe (5 Gb/s)  \nSymbol  Description  Test Conditions  Min Typ Max  Unit  \nReceive1, 2 \nUI Unit Interval  — 199.94  200 200.06  ps \nVRX-DIFF -PP Differential Rx peak -peak voltage  — 0.343 — 1.2 V, p-p \nTRX-RJ-RMS Receiver random jitter tolerance \n(RMS) 1.5 MHz – 100 \nMHz Random \nnoise  — — 4.2 ps, \nRMS  \nTRX-DJ Receiver deterministic jitter tolerance  — — — 88 ps \nVRX-CM-AC Common mode noise from Rx  — — —  mV, \np-p \nRLRX-DIFF Receiver differential Return Loss, package plus silicon  50 MHz < freq <  \n1.25 GHz  10 — — dB \n1.25 GHz < freq  \n< 2.5 GHz  8 — — dB \nRLRX-CM Receiver common mode Return Loss, \npackage plus silicon  — 6 — — dB \nZRX-DC Receiver DC single ended impedance  — 40 — 60 Ω \nZRX-HIGH- IMP-DC Receiver DC single ended impedance \nwhen powered down  — 200K — — Ω \nVRX-CM-AC-P Rx AC peak common mode voltage  — — —  mV, \npeak  \nVRX-IDLE- DET-DIFF- PP Electrical Idle Detect Threshold  — 65 — 3403 mv, \npp \nLRX-SKEW Receiver lane -lane skew  — — — 8 ns \nNotes : \n1. Values are measured at 5 Gb/s.  \n2. Measured with external AC -coupling on the receiver.  \n3. Not in compliance with PCI Express standard.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n80  FPGA- DS-02012-2.8 \n3.26. CPRI LV2 E.48 Electrical and Timing Characteristic s \nTable 3.32. CPRI LV2 E.48 Electrical and Timing Characteristics  \nSymbol  Description  Test Conditions  Min Typ Max Unit  \nTransmit \nUI Unit Interval  — 203.43  203.45  203.47  ps \nTDCD  Duty Cycle Distortion  — — — 0.05 UI \nJUBHPJ  Uncorrelated Bounded High \nProbability Jitter  — — — 0.15 UI \nJTOTAL  Total Jitter — — — 0.3 UI \nZRX-DIFF- DC DC differential Impedance  — 80 — 120 Ω \nTSKEW  Skew between differential signals  — — — 9 ps \nRLTX-DIFF Tx Differential Return Loss (S22), \nincluding package and silicon 100 MHz < freq   \n< 3.6864  GHz — — –8 dB \n3.6864 GHz < freq  \n< 4.9152 GHz  — — –8 + 16.6 × log \n(freq/3.6864) dB \nRLTX-CM Tx Common Mode Return Loss, \nincluding package and silicon 100 MHz < freq   \n< 3.6864 GHz  6 — — dB \nITX-SHORT  Transmitter short- circuit current  — — — 100 mA \nTRISE_FALL -DIFF  Differential Rise and Fall Time  —  — — ps \nLTX-SKEW  Lane- to-lane output skew  — — —  ps \nReceive  \nUI Unit Interval  — 203.43  203.45  203.47  ps \nVRX-DIFF -PP Differential Rx peak -peak voltage  — — — 1.2 V, p-p \nVRX-EYE_Y1_Y2  Receiver eye opening mask, Y1 and \nY2 — 62.5 — 375 mV, \ndiff \nVRX-EYE_X1  Receiver eye opening mask, X1  — — — 0.3 UI \nTRX-TJ Receiver total jitter tolerance (not \nincluding sinusoidal)  — — — 0.6 UI \nRLRX-DIFF  Receiver differential Return Loss, \npackage plus silicon  100 MHz < freq  \n< 3.6864 GHz  — — –8 dB \n3.6864 GHz < freq  \n< 4.9152 GHz  — — –8 + 16.6 × log \n(freq/3.6864) dB \nRLRX-CM Receiver common mode Return \nLoss, package plus silicon  — 6 — — dB \nZRX-DIFF -DC Receiver DC differential impedance  — 80 100 120 Ω \nNote : Data is measured with PRBS7 data pattern, not with PRBS -31 pattern.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  81 \n3.27. XAUI/CPRI LV E.30 Electrical and Timing Characteristics  \n3.27.1.  AC and DC Characteristics  \nOver r ecommended operating conditions.  \nTable 3.33. Transmit  \nSymbol  Description  Test Conditions  Min Typ Max  Unit  \nTRF Differential rise/fall time  20% to 80%  — 80 — ps \nZTX_DIFF_DC  Differential impedance  — 80 100 120 Ω \nJTX_DDJ2, 3  Output data deterministic jitter  — — — 0.17  UI \nJTX_TJ1, 2, 3 Total output data jitter  — — — 0.35  UI \nNotes : \n1. Total jitter includes both deterministic jitter and random jitter.  \n2. Jitter values are measured with each CML output AC coupled into a 50 Ω impedance (100 Ω differential impedance).  \n3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.  \nOver recommended operating conditions . \nTable 3.34. Receive and Jitter Tolerance \nSymbol  Description  Test Conditions  Min Typ Max  Unit  \nRLRX_DIFF  Differential return loss  From 100 MHz  \nto 3.125 GHz  10 — — dB \nRLRX_CM  Common mode return loss  From 100 MHz  \nto 3.125 GHz 6 — — dB \nZRX_DIFF  Differential termination resistance  — 80 100 120 Ω \nJRX_DJ1, 2, 3 Deterministic jitter tolerance (peak -to-peak)  — — — 0.37  UI \nJRX_RJ1, 2, 3 Random jitter tolerance (peak -to-peak)  — — — 0.18  UI \nJRX_SJ1, 2, 3 Sinusoidal jitter tolerance (peak -to-peak)  — — — 0.10  UI \nJRX_TJ1, 2, 3 Total jitter tolerance (peak -to-peak)  — — — 0.65  UI \nTRX_EYE  Receiver eye opening  — 0.35  — — UI \nNotes : \n1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter.  \n2. Jitter values are measured with each high -speed input AC coupled into a 50 Ω impedance.  \n3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.  \n3.28. CPRI LV E.24/SGMII (2.5 Gbps)  Electrical and Timing Characteristics  \n3.28.1.  AC and DC Characteristics  \nTable 3.35. Transmit  \nSymbol  Description  Test Conditions  Min Typ Max Unit  \nTRF1 Differential rise/fall time  20% to 80%  — 80 — ps \nZTX_DIFF_DC  Differential impedance  — 80 100 120 Ω \nJTX_DDJ3, 4 Output data deterministic jitter  — — — 0.17 UI \nJTX_TJ2, 3, 4 Total output data jitter  — — — 0.35 UI \nNotes : \n1. Rise and Fall times measured with board trace, connector and approximately 2.5 pf load.  \n2. Total jitter includes both deterministic jitter and random jitter. The random jitter is the total jitter minus the actual \ndeterministic jitter.  \n3. Jitter values are measured with each CML output AC coupled into a 50 Ω impedance (100 Ω differential impedance).  \n4. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n82  FPGA- DS-02012-2.8 \nTable 3.36. Receive and Jitter Tolerance \nSymbol  Description  Test Conditions  Min Typ Max  Unit  \nRLRX_DIFF  Differential return loss  From 100 MHz to 2.5 GHz  10 — — dB \nRLRX_CM  Common mode return loss  From 100 MHz to 2.5 GHz  6 — — dB \nZRX_DIFF  Differential termination resistance  — 80 100 120 Ω \nJRX_DJ2, 3, 4 Deterministic jitter tolerance (peak -to-peak)  — — — 0.37  UI \nJRX_RJ2, 3, 4 Random jitter tolerance (peak -to-peak)  — — — 0.18  UI \nJRX_SJ2, 3, 4 Sinusoidal jitter tolerance (peak -to-peak)  — — — 0.10  UI \nJRX_TJ1, 2, 3, 4  Total jitter tolerance (peak -to-peak)  — — — 0.65  UI \nTRX_EYE  Receiver eye opening  — 0.35  — — UI \nNotes : \n1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter.  \n2. Jitter values are measured with each high -speed input AC coupled into a 50 Ω impedance.  \n3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.  \n4. Jitter tolerance, Differential Input Sensitivity and Receiver Eye Opening parameters are characterized when Full Rx Equalization \nis enabled.  \n3.29. Gigabit Ethernet/SGMII  (1.25 Gbps)/CPRI LV E.12 Electrical and Timing \nCharacteristics  \n3.29.1.  AC and DC Characteristics  \nTable 3.37. Transmit  \nSymbol  Description  Test Conditions  Min Typ Max  Unit  \nTRF Differential rise/fall time  20% to 80%  — 80 — ps \nZTX_DIFF_DC  Differential impedance  — 80 100 120 Ω \nJTX_DDJ2, 3 Output data deterministic jitter  — — — 0.10  UI \nJTX_TJ1, 2, 3 Total output data jitter  — — — 0.24  UI \nNotes : \n1. Total jitter includes both deterministic jitter and random jitter. The random jitter is the total jitter minus the actual deterministic jitter.  \n2. Jitter values are measured with each CML output AC coupled into a 50 Ω impedance (100 Ω differential impedance).  \n3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.  \nTable 3.38. Receive and Jitter Tolerance \nSymbol  Description  Test Conditions  Min Typ Max Unit  \nRLRX_DIFF  Differential return loss  From 100 MHz to 1.25 GHz  10 — — dB \nRLRX_CM  Common mode return loss  From 100 MHz to 1.25 GHz  6 — — dB \nZRX_DIFF  Differential termination resistance  — 80 100 120 Ω \nJRX_DJ1, 2, 3, 4  Deterministic jitter tolerance (peak-to -peak)  — — — 0.34 UI \nJRX_RJ1, 2, 3, 4  Random jitter tolerance (peak -to-peak)  — — — 0.26 UI \nJRX_SJ1, 2, 3, 4  Sinusoidal jitter tolerance (peak- to-peak)  — — — 0.11 UI \nJRX_TJ1, 2, 3, 4  Total jitter tolerance (peak- to-peak)  — — — 0.71 UI \nTRX_EYE  Receiver eye opening  — 0.29  — — UI \nNotes : \n1. Total jitter includes deterministic jitter, random jitter and sinusoidal jitter.  \n2. Jitter values are measured with each high -speed input AC coupled into a 50 Ω impedance.  \n3. Jitter and skew are specified between differential crossings of the 50% threshold of the reference signal.  \n4. Jitter tolerance, Differential Input Sensitivity and Receiver Eye Opening parameters are characterized when Full Rx Equalization \nis enabled. \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  83 \n3.30. SMPTE SD/HD -SDI/3G -SDI (Serial Digital Interface) Electrical and Timing  \nCharacteristics  \n3.30.1.  AC and DC Characteristics  \nTable 3.39. Transmit  \nSymbol  Description  Test Conditions  Min Typ Max  Unit  \nBRSDO Serial data rate  — 270 — 2975  Mb/s  \nTJALIGNMENT2 Serial output jitter, alignment  270 Mb/s6 — — 0.2 UI \nTJALIGNMENT2 Serial output jitter, alignment  1485 Mb/s  — — 0.2 UI \nTJALIGNMENT1, 2 Serial output jitter, alignment  2970 Mb/s  — — 0.3 UI \nTJTIMING  Serial output jitter, timing  270 Mb/s6 — — 0.2 UI \nTJTIMING  Serial output jitter, timing  1485 Mb/s  — — 1 UI \nTJTIMING  Serial output jitter, timing  2970 Mb/s  — — 2 UI \nNotes : \n1. Timing jitter is measured in accordance with SMPTE serial data transmission standards.  \n2. Jitter is defined in accordance with SMPTE RP1 184 -1996 as: jitter at an equipment output in the absence of input jitter . \n3. All Tx jitter are measured at the output of an industry standard cable driver, with the Lattice SerDes device configured to 50 Ω \noutput  impedance connecting to the external cable driver with differential signaling.  \n4. The cable driver drives: RL=75 Ω, AC -coupled at 270, 1485, or 2970 Mb/s.  \n5. All LFE5UM/LFE5UM5G devices are compliant with all SMPTE compliance tests, except 3G- SDI Level -A pathological compliance \npattern  test.  \n6. 270 Mb/s is supported with Rate Divider only.  \nTable 3.40. Receive  \nSymbol  Description  Test Conditions  Min Typ Max  Unit  \nBRSDI Serial input data rate  — 270 — 2970  Mb/s  \n \nTable 3.41. Reference Clock  \nSymbol  Description  Test Conditions  Min Typ Max  Unit  \nFVCLK Video output clock frequency  — 54 — 148.5  MHz  \nDC V Duty cycle, video clock  — 45 50 55 % \nNote : SD-SDI (270 Mb/s) is supported with Rate Divider only. For Single Rate: Reference Clock = 54 MHz and Rate Divider = /2. For \nTri-Rate:  Reference Clock = 148.5 MHz and Rate Divider = /11.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n84  FPGA- DS-02012-2.8 \n3.31. sysCONFIG Port Timing Specifications  \nOver recommended operating conditions . \nTable 3.42. ECP5/ECP5 -5G sysCONFIG Port Timing Specifications  \nSymbol  Parameter  Min Max Unit  \nPOR, Configuration Initialization, and Wakeup  \ntICFG Time from the Application of V CC, VCCAUX  or V CCIO8 \n(whichever is the last) to the rising edge of INITN  — — 33 ms \ntVMC Time from t ICFG to the valid Master CCLK  — — 5 us \ntCZ CCLK from Active to High -Z — — 300 ns \nMaster CCLK  \nfMCLK Frequency  All selected \nfrequencies  –20 20 % \ntMCLK- DC Duty Cycle  All selected \nfrequencies  40 60 % \nAll Configuration Modes  \ntPRGM PROGRAMN LOW pulse accepted  — 110 — ns \ntPRGMRJ  PROGRAMN LOW pulse rejected  — — 50 ns \ntINITL INITN LOW time  — — 55 ns \ntDPPINT  PROGRAMN LOW to INITN LOW  — — 70 ns \ntDPPDONE  PROGRAMN LOW to DONE LOW  — — 80 ns \ntIODISS  PROGRAMN LOW to I/O Disabled  — — 150 ns \nSlave SPI  \nfCCLK CCLK input clock frequency  — — 60 MHz  \ntCCLKH  CCLK input clock pulsewidth HIGH  — 6 — ns \ntCCLKL CCLK input clock pulsewidth LOW  — 6 — ns \ntSTSU CCLK setup time  — 1 — ns \ntSTH CCLK hold time  — 1 — ns \ntSTCO CCLK falling edge to valid output  — — 10 ns \ntSTOZ CCLK falling edge to valid disable  — — 10 ns \ntSTOV CCLK falling edge to valid enable  — — 10 ns \ntSCS Chip Select HIGH time  — 25 — ns \ntSCSS Chip Select setup tim e — 3 — ns \ntSCSH Chip Select hold time  — 3 — ns \nMaster SPI  \nfCCLK Max selected CCLK output frequency  — — 62 MHz  \ntCCLKH  CCLK output clock pulse width HIGH  — 3.5 — ns \ntCCLKL CCLK output clock pulse width LOW  — 3.5 — ns \ntSTSU CCLK setup time  — 5 — ns \ntSTH CCLK hold time  — 1 — ns \ntCSSPI INITN HIGH to Chip Select LOW  — 100 200 ns \ntCFGX INITN HIGH to first CCLK edge  — — 150 ns \nSlave Serial  \nfCCLK CCLK input clock frequency  — — 66 MHz  \ntSSCH CCLK input clock pulse width HIGH  — 5 — ns \ntSSCL CCLK input clock pulse width LOW  — 5 — ns \ntSUSCDI  CCLK setup time  — 0.5 — ns \ntHSCDI CCLK hold time  — 1.5 — ns \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  85 \nTable 3.42. ECP5/ECP5 -5G sysCONFIG Port Timing Specifications  \nSymbol  Parameter   Min Max  Unit  \nSlave Parallel  \nfCCLK CCLK input clock frequency  — — 50 MHz  \ntBSCH CCLK input clock pulsewidth HIGH  — 6 — ns \ntBSCL CCLK input clock pulsewidth LOW  — 6 — ns \ntCORD CCLK to DOUT for Read Data  — — 12 ns \ntSUCBDI  Data Setup Time to CCLK  — 1.5 — ns \ntHCBDI  Data Hold Time to CCLK  — 1.5 — ns \ntSUCS CSN, CSN1 Setup Time to CCLK  — 2.5 — ns \ntHCS CSN, CSN1 Hold Time to CCLK — 1.5 — ns \ntSUWD  WRITEN Setup Time to CCLK  — 45 — ns \ntHCWD  WRITEN Hold Time to CCLK  — 2 — ns \ntDCB CCLK to BUSY Delay Time  — — 12 ns \n \nCCLK\nCS1N\nCSN\nWRITEN\nBUSY\nD[0:7]tSUCStHCS\ntSUWD\ntCORDtDCBtHWDtBSCYC\ntBSCHtBSCL\nByte 0 Byte 1 Byte 2 Byte n*\n*n = last byte of read cycle. \nFigure 3.15. sysCONFIG Parallel Port Read Cycle \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n86  FPGA- DS-02012-2.8 \nCCLK*\nCS1N\nCSN\nWRITEN\nBUSY\nD[0:7]tSUCStHCS\ntSUWD\ntHCBDItDCBtHWDtBSCYC\ntBSCHtBSCL\ntSUCBDI\nByte 0 Byte 1 Byte 2 Byte n\n*In Master Parallel Mode the FPGA provides CCLK (MCLK). In Slave Parallel Mode the external device provides CCLK. \nFigure 3.16. sysCONFIG Parallel Port Write Cycle  \nCCLK (input) \nDIN\nDOUTtSUSCDItHSCDI\ntCODOtSSCLtSSCH\n \nFigure 3.17. sysCONFIG Slave Serial Port Timing  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  87 \nCCLK2DONEVCC/VCCAUX /\nVCCIO8 1\nCFG[2:0]3tICFG\nValidINITN\ntVMC\n1.  Time taken from V CC, VCCAUX  or V CCIO8, whichever is the last to cross the POR trip point.\n2.  Device is in a Master Mode (SPI, SPIm).\n3.  The CFG pins are normally static (hardwired).\n \nFigure 3.18. Power -On-Reset (POR) Timing  \nVCC\nCCLK\nPROGRAMN\nINITN\nDONE\nDI\nGOE Release\nDOUT\nsysI/OWake Up Clocks\ntSSCH\ntSSCL\ntCODO      \ntIOENSS     tDPPINIT    tICFG  tVMC \ntPRGM\ntPRGMRJ\ntHSCDI (tHMCDI )\ntDPPDONE\ntIODISStSUSCDI  (tSUMCDI )\n \nFigure 3.19. sysCONFIG Port Timing  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n88  FPGA- DS-02012-2.8 \nDONE\nCCLK\nCFG[2:0]*\nUSER I/OIN\nITNPROGRAMNtPRGMRJ\ntDPPI NIT\ntDI NITD\ntIODISSValid\n*The CFG pins are normally static (hardwired).  \nFigure 3.20. Config uration from PROGRAMN Timing  \nCCLKDONEPROGRAMN\nUSER I/OINITN\ntIOENSSWake-Up\ntMWC\n \nFigure 3.21. Wake -Up Timing  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  89 \nOpcode Address0     1     2     3      …      7     8    9    10      …     31  32   33  34     …    127  128VCC\nPROGRAMN\nDONE\nINITN\nCSSPIN\nCCLK\nSISPI\nSOSPICapture CFGx Capture CR0\nIgnore Valid Bitstream\n \nFigure 3.22. Master SPI Configuration Waveforms  \n3.32. JTAG Port Timing Specifications  \nOver recommended operating conditions . \nTable 3.43. JTAG Port Timing Specifications  \nSymbol  Parameter  Min Max  Units  \nfMAX TCK clock frequency  — 25 MHz  \ntBTCPH  TCK [BSCAN] clock pulse width high  20 — ns \ntBTCPL TCK [BSCAN] clock pulse width low  20 — ns \ntBTS TCK [BSCAN] setup time  10 — ns \ntBTH TCK [BSCAN] hold time  8 — ns \ntBTRF TCK [BSCAN] rise/fall time  50 — mV/ns  \ntBTCO TAP controller falling edge of clock to valid output  — 10 ns \ntBTCODIS  TAP controller falling edge of clock to valid disable  — 10 ns \ntBTCOEN  TAP controller falling edge of clock to valid enable  — 10 ns \ntBTCRS  BSCAN test capture register setup time  8 — ns \ntBTCRH  BSCAN test capture register hold time  25 — ns \ntBUTCO  BSCAN test update register, falling edge of clock to valid output  — 25 ns \ntBTUODIS  BSCAN test update register, falling edge of clock to valid disable  — 25 ns \ntBTUPOEN  BSCAN test update register, falling edge of clock to valid enable  — 25 ns \n \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n90  FPGA- DS-02012-2.8 \nTMS\nTDI\nTCK\nTDO\nData to be\nCaptur\ned\nfrom I/O\nData to bedriven outto I/Oa t a D  d i l a V a t a D  d i l a V\na t a D  d i l a V a t a D  d i l a VData CapturedtBTCPHtBTCPL\ntBTCOEN\ntBTCRS\ntBTUPOEN tBUTCO tBTUODIStBTCRHtBTCO tBTCODIStBTS tBTH\ntBTCP\n \nFigure 3.23. JTAG Port Timing Waveforms  \n3.33. Switching Test Conditions  \nFigure 3.24 shows the output test load that is used for AC testing. The specific values for resistance, capacitance,  \nvoltage,  and other test conditions are listed in Table 3.44. \nDUT  VT\nR1\nR2 \nCL*  Test Point\n*CL Includes Test Fixture and Probe Capacitance \nFigure 3.24. Output Test Load, LVTTL and LVCMOS Standards  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  91 \nTable 3.44. Test Fixture Required Components, Non -Terminated Interfaces  \nTest Condition  R1 R2 CL Timing Ref.  VT \nLVTTL and other LVCMOS settings (L ≥  H, H ≥  L) ∞ ∞ 0 pF  LVCMOS 3.3 = 1.5 V  — \nLVCMOS 2.5 = V CCIO/2 — \nLVCMOS 1.8 = V CCIO/2 — \nLVCMOS 1.5 = V CCIO/2 — \nLVCMOS 1.2 = V CCIO/2 — \nLVCMOS 2.5 I/O (Z ≥  H) ∞ 1 MΩ 0 pF  VCCIO/2 — \nLVCMOS 2.5 I/O (Z ≥  L) 1 MΩ ∞ 0 pF  VCCIO/2 VCCIO \nLVCMOS 2.5 I/O (H ≥  Z) ∞ 100 0 pF  VOH – 0.10 — \nLVCMOS 2.5 I/O (L ≥  Z) 100 ∞ 0 pF  VOL + 0.10 VCCIO \nNote : Output test conditions for all other interfaces are determined by the respective standards.  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n92  FPGA- DS-02012-2.8 \n4. Pinout Information  \n4.1. Signal Descriptions  \nSignal Name  I/O Description  \nGeneral Purpose  \nP[L/R] [Group Number]_[A/B/C/D] I/O [L/R] indicates the L (Left), or R (Right) edge of the device. [Group Number] \nindicates the PIO [A/B/C/D] group.  \n[A/B/C/D] indicates the PIO within the PIC to which the pad is connected.  \nSome of these user- programmable pins are shared with special function pins. \nThese pins, when not used as special purpose pins, can be programmed as I/O \nfor user logic. During configuration the user -programmable I/O are  tri-stated \nwith an internal pull -down resistor enabled. If any pin is not used (or not bonded \nto a package pin), it is tri- stated and default  to have pull -down enabled after \nconfiguration.  \nPIO A and B are grouped as a pair, and PIO C and D are group as a pair. Each pair \nsupports true LVDS differential input buffer. Only PIO A and B pair  supports true \nLVDS differential output buffer.  \nEach A/B and C/D pair supports programmable on/off differential input \ntermination of 100 Ω. \nP[T/B][Group Number]_[A/B]  I/O [T/B] indicates the T (top) or B (bottom) edge of the device. [Group Number] \nindicates the PIO [A/B] group.  \n[A/B] indicates the PIO within the PIC to which the pad is connected. Some of  \nthese user -programmable pins are shared with sysConfig pins. These pins, when \nnot used as configuration pins, can be programmed as I/O for user  logic. During \nconfiguration, the pins not used in configuration are t ri-stated with  an internal \npull-down resistor enabled. If any pin is not used (or not bonded to a package \npin), it is tri- stated and default to have pull -down enabled after configuration.  \nPIOs on top and bottom do not support differential input signaling o r true LVDS \noutput signaling, but it can support emulated differential output buffer.  \nPIO A/B forms a pair of emulated differential output buffer.  \nGSRN  I Global RESET signal (active low). Any I/O pin can be GSRN.  \nNC — No connect.  \nRESERVED  — This pin is reserved and should not be connected to anything on the board.  \nGND  — Ground. Dedicated pins.  \nVCC — Power supply pins for core logic. Dedicated pins. V CC = 1.1 V  (ECP5), 1.2 V \n(ECP5UM5G)  \nVCCAUX  — Auxiliary power supply pin. This dedicated pin powers all the differential and \nreferenced input buffers. V CCAUX  = 2.5 V.  \nVCCIOx — Dedicated power supply pins for I/O bank x. V CCIO8 is used for configuration and \nJTAG.  \nVREF1_x — Reference supply pins for I/O bank x. Pre -determined shared pin in each bank \nare assigned as VREF1 input. When not used, they may be used as I/O pins.  \nPLL, DLL and Clock Functions  \n[LOC][_GPLL[T, C]_IN  I General Purpose PLL (GPLL) input pads: [LOC] = ULC, LLC, URC and LRC, T = true and C = complement. These pins are shared I/O pins. When not configured as GPLL input pads, they can be used as general purpose I/O pins.  \nPCLK[T/C][Bank]_[num] I/O General Purpose Primary CLK pads: [T/C] = True/Complement, [Bank] = (0, 1, 2, 3, 6 and 7). There are two  in each bank ([num] = 0, 1). These are shared I/ O pins. \nWhen not configured as PCLK pins, they can be used as general purpose I/O pins.  \n \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  93 \nSignal Name  I/O Description  \nPLL, DLL and Clock Functions  \n[L/R]DQS[group_num]  I/O DQS input/output pads: T (top), R (right), group_ num = ball number associated \nwith DQS[T] pin.  \n[T/R]]DQ[group_num]  I/O DQ input/output pads: T (top), R (right), group_ num = ball number associated \nwith DQS[T] pin.  \nTest and Programming (Dedicated Pins)  \nTMS  I Test Mode Select input, used to control the 1149.1 state machine. Pull -up is \nenabled during configuration. This is a dedicated input pin.  \nTCK I Test Clock input pin, used to clock the 1149.1 state machine. No pull -up enabled. \nThis is a dedicated input pin.  \nTDI I Test Data in pin. Used to load data into device using 1149.1 state machine. After \npower -up, this TAP port can be activated for configuration by sending \nappropriate command. (Note: once a configuration port is selected it is locked. \nAnother configuration port cannot be selected until the power -up sequence). \nPull-up is enabled during configuration. This is a dedicated input pin.  \nTDO  O Output pin. Test Data Out pin used to shift data out of a device using 1149.1. \nThis is a dedicated output pin.  \nConfiguration Pads (Used during sysCONFIG)  \nCFG[2:0] I Mode pins used to specify configuration mode values latched on rising edge of \nINITN. During configuration, a pull -up is enabled.  \nThese are dedicated pins.  \nINITN  I/O Open Drain pin. Indicates the FPGA is ready to be configured. During \nconfiguration, a pull -up is enabled.  \nThis is a dedicated pin.  \nPROGRAMN  I Initiates configuration sequence when a sserted low. This pin always has an \nactive pull -up. \nThis is a dedicated pin.  \nDONE  I/O Open Drain pin. Indicates that the configuration sequence is complete, and the \nstartup sequence is in progress.  \nThis is a dedicated pin.  \nCCLK I/O Input Configuration Clock for configuring an FPGA in Slave SPI, Serial, and CPU \nmodes. Output Configuration Clock for configuring an FPGA in Master \nconfiguration modes (Master SPI, Master Serial).  \nThis is a dedicated pin.  \nHOLDN/DI/BUSY/CSSPIN/CEN I/O Parallel configuration mode busy indicator. SPI/SPIm mode data output.  \nThis is a shared I/O pin. This is a shared I/O pin. When not in configuration, it can \nbe used as general purpose I/O pin.  \nCSN/SN I/O Parallel configuration mode active -low chip select. Slave SPI chip select.  This is a \nshared I/O pin. When not in configuration, it can be used as general purpose I/O \npin. \nCS1N I Parallel configuration mode active -low chip select.  \nThis is a shared I/O pin.  When not in configuration, it can be used as general \npurpose I/O pin.  \nWRITEN  I Write enable for parallel configuration modes.  \nThis is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.  \nDOUT/CSON  O Serial data output. Chip select output. SPI/SPIm mode chip select. This is a \nshared I/O pin. When not in configuration, it can be used as general purpose I/O \n \nD0/MOSI/IO0 I/O Parallel configuration I/O. Open drain during configuration. When in SPI modes, \nit is an output in Master mode, and input in Slave mode.  \nThis is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.  \n \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n94  FPGA- DS-02012-2.8 \nSignal Name  I/O Description  \nConfiguration Pads (Used during sysCONFIG)   \nD1/MISO/IO1 I/O Parallel configuration I/O. Open drain during configuration. When in SPI \nmodes, it is an input in Master mode, and output in Slave mode.  \nThis is a shared I/O pin. When not in configuration, it can be used as general \npurpose I/O pin.  \nD2/IO2 I/O Parallel configuration I/O. Open drain during configuration.  When in SPI \nmodes, it is an input in Master mode, and output in Slave mode.  \nThis is a shared I/O pin. When not in configuration, it can be used as general \npurpose I/O pin.  \nD3/IO3 I/O Parallel configurati on I/O. Open drain during configuration.  When in SPI \nmodes, it is an input in Master mode, and output in Slave mode.  \nThis is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin.  \nD4/IO4 I/O Parallel configuration I/O. Open drain during configuration. This is a shared \nI/O pin. When not in configuration, it can be used as general purpose I/O \npin. \nD5/IO5 I/O Parallel configuration I/O. Open drain during configuration. This is a shared \nI/O pin. When not in configuration, it can be used as general purpose I/O pin. \nD6/IO6 I/O Parallel configuration I/O. Open drain during configuration. This is a shared I/O pin. When not in configuration, it can be used as general purpose I/O \npin. \nD7/IO7 I/O Parallel configuration I/O. Open drain during configuration.  \nThis is a shared I/O pin. When not in configuration, it can be used as general purpose I/O pin  \nSerDes  Function  \nVCCAx — SerDes , transmit, receive, PLL and reference clock buffer power supply for \nSerDes  Dual x. All V CCA supply pins must always be powered to the \nrecommended operating voltage range. If no SerDes  channels are used, \nconnect V CCA to V CC. VCCAx = 1.1 V for ECP5, VCCAx =  1.2 V for ECP5 -5G. \nVCCAUXAx  — SerDes  Aux Power Supply pin for SerDes  Dual x. VCCAUXAx = 2.5 V.  \nHDRX[P/N]_D[dual_num]CH[chan_num]  I High -speed SerDes inputs, P = Positive, N = Negative, dual_num = [0, 1], \nchan_num  = [0, 1]. These are dedicated SerDes  input pins.  \nHDTX[P/N]_D[dual_num]CH[chan_num]  O High -speed SerDes outputs, P = Positive, N = Negative, dual_num = [0, 1], \nchan_num = [0, 1]. These are dedicated SerDes  output pins.  \nREFCLK[P/N]_D[dual_num]  I SerDes  Reference Clock inputs, P = Positive, N = Negative, dual_num = [0, 1]. \nThese are dedicated SerDes  input pins.  \nVCCHRX_D[dual_num]CH[chan_num]  — SerDes  High -Speed Inputs Termination Voltage Supplies, dual_num = [0, 1], \nchan_num = [0, 1]. These pins should be powered to 1.1 V on ECP5, or  \n1.2 V on ECP5 -5G. \nVCCHTX_D[dual_num]CH[chan_num]  — SerDes  High -Speed Outputs Buffer Voltage Supplies, dual_num = [0, 1], \nchan_num  = [0, 1]. These pins should be powered to 1.1 V on ECP5, or 1.2 V \non ECP5 -5G. \nNotes :  \n• When placing switching I/O around these critical pins that are designed to supply the device with the proper reference or supply voltage, care must be given.  \n• These pins are dedicated inputs or can be used as general purpose I/O.  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  95 \n4.2. PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin  \nPICs Associated with DQS Strobe  PIO within PIC  DDR Strobe (DQS) and Data (DQ) Pins  \nFor Left and Right Edges of the Device Only  \nP[L/R] [n −6] A DQ \nB DQ \nC DQ \nD DQ \nP[L/R] [n −3] A DQ \nB DQ \nC DQ \nD DQ \nP[L/R] [n]  A DQS (P)  \nB DQS (N)  \nC DQ \nD DQ \nP[L/R] [n+3] A DQ \nB DQ \nC DQ \nD DQ \nNote : n is a row PIC number.  \n4.3. Pin Information Summary  \n4.3.1.  LFE5UM/LFE5UM5G  \nPin Information Summary  LFE5UM/ \nLFE5UM5G -25 LFE5UM/LFE5UM5G -45 LFE5UM/LFE5UM5G -85 \nPin Type  285 \ncsfBGA  381 \ncaBGA  285 \ncsfBGA  381 \ncaBGA  554 \ncaBG\n 285 \ncsfBGA  381 \ncaBG\n 554 \ncaBGA  756 \ncaBGA  \nGeneral Purpose \nInputs/Outputs per Bank  Bank 0  6 24 6 27 32 6 27 32 56 \nBank 1  6 32 6 33 40 6 33 40 48 \nBank 2  21 32 21 32 32 21 34 32 48 \nBank 3  28 32 28 33 48 28 33 48 64 \nBank 4  0 0 0 0 0 0 0 14 24 \nBank 6  26 32 26 33 48 26 33 48 64 \nBank 7  18 32 18 32 32 18 32 32 48 \nBank 8  13 13 13 13 13 13 13 13 13 \nTotal Single -Ended User I/O  118 197 118 203 245 118 205 259 365 \nVCC 13 20 13 20 24 13 20 24 36 \nVCCAUX (Core)  3 4 3 4 9 3 4 9 8 \nVCCIO Bank 0  1 2 1 2 3 1 2 3 4 \nBank 1  1 2 1 2 3 1 2 3 4 \nBank 2  2 3 2 3 4 2 3 4 4 \nBank 3  2 3 2 3 3 2 3 3 4 \nBank 4  0 0 0 0 0 0 0 2 2 \nBank 6  2 3 2 3 4 2 3 4 4 \nBank 7  2 3 2 3 3 2 3 3 4 \nBank 8  2 2 2 2 2 2 2 2 2 \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n96  FPGA- DS-02012-2.8 \nPin Information Summary  LFE5UM/ \nLFE5UM5G -25 LFE5UM/LFE5UM5G -45 LFE5UM/LFE5UM5G -85 \nPin Type  285 \ncsfBGA  381 \ncaBGA  285 \ncsfBGA  381 \ncaBGA  554 \ncaBG\n 285 \ncsfBGA  381 \ncaBG\n 554 \ncaBGA  756 \ncaBGA  \nTAP 4 4 4 4 4 4 4 4 4 \nMiscellaneous Dedicated Pins  7 7 7 7 7 7 7 7 7 \nGND  83 59 83 59 113 83 59 113 166 \nNC 1 8 1 2 33 1 0 17 29 \nReserved  0 2 0 2 4 0 2 4 4 \nSerDes  14 28 14 28 28 14 28 28 28 \nVCCA ( SerDes) VCCA0  2 2 2 2 6 2 2 6 8 \nVCCA1  0 2 0 2 6 0 2 6 9 \nVCCAUXA ( SerDes ) VCCAUXA0  2 2 2 2 2 2 2 2 2 \nVCCAUXA1  0 2 0 2 2 0 2 2 2 \nGNDA ( SerDes ) 26 26 26 26 49 26 26 49 60 \nTotal Balls  285 381 285 381 554 285 381 554 756 \nHigh Speed Differential \nInput / Output Pairs  Bank 0  0 0 0 0 0 0 0 0 0 \nBank 1  0 0 0 0 0 0 0 0 0 \nBank 2  10/8  16/8  10/8  16/8  16/8  10/8  17/9  16/8  24/12  \nBank 3  14/7  16/8  14/7  16/8  24/1\n 14/7  16/8  24/12  32/16  \nBank 4  0 0 0 0 0 0 0 0 0 \nBank 6  13/6  16/8  13/6  16/8  24/1\n 13/6  16/8  24/12  32/16  \nBank 7  8/6 16/8  8/6 16/8  16/8  8/6 16/8  16/8  24/12  \nBank 8  0 0 0 0 0 0 0 0 0 \nTotal High Speed Differential I/O Pairs  45/27 64/32 45/27 64/32 80/4\n 45/27 65/3\n 80/40 112/5\n \nDQS Groups  \n(> 11 pins in group)  \n \n Bank 0  0 0 0 0 0 0 0 0 0 \nBank 1  0 0 0 0 0 0 0 0 0 \nBank 2  1 2 1 2 2 1 2 2 3 \nBank 3  2 2 2 2 3 2 2 3 4 \nBank 4  0 0 0 0 0 0 0 0 0 \nBank 6  2 2 2 2 3 2 2 3 4 \nBank 7  1 2 1 2 2 1 2 2 3 \nBank 8  0 0 0 0 0 0 0 0 0 \nTotal DQS Groups  6 8 6 8 10 6 8 10 14 \n \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  97 \n4.3.2.  LFE5U \nPin Information \nSummary  LFE5U -12 LFE5U -25 LFE5U -45 LFE5U -85 \nPin Type  144 \nTQFP  256 \ncaBGA  285 \ncsfBGA  381 \ncaBGA  144 \nTQFP  256 \ncaBGA  285 \ncsfBGA  381 \ncaBGA  144 \nTQFP  256 \ncaBGA  285 \ncsfBGA  381 \ncaBGA  554 \ncaBGA  285 \ncsfBGA  381 \ncaBGA  554 \ncaBGA  756 \ncaBGA  \nGeneral \nPurpose \nInputs/Outputs per Bank  Bank 0  10 24 6 24 10 24 6 24 12 24 6 27 32 6 27 32 56 \nBank 1  16 32 6 32 16 32 6 32 14 32 6 33 40 6 33 40 48 \nBank 2  18 32 21 32 18 32 21 32 13 32 21 32 32 21 34 32 48 \nBank 3  15 32 28 32 15 32 28 32 20 32 28 33 48 28 33 48 64 \nBank 4  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 14 24 \nBank 6  15 32 26 32 15 32 26 32 17 32 26 33 48 26 33 48 64 \nBank 7  12 32 18 32 12 32 18 32 10 32 18 32 32 18 32 32 48 \nBank 8  12 13 13 13 12 13 13 13 12 13 13 13 13 13 13 13 13 \nTotal Single -Ended User \nI/O 98 197 118 197 98 197 118 197 98 197 118 203 245 118 205 259 365 \nVCC 8 6 13 20 8 6 13 20 8 6 13 20 24 13 20 24 36 \nVCCAUX  (Core)  4 2 3 4 4 2 4 4 4 2 3 4 9 3 4 9 8 \nVCCIO Bank 0  0 2 1 2 0 2 1 2 0 2 1 2 3 1 2 3 4 \nBank 1  0 2 1 2 0 2 1 2 0 2 1 2 3 1 2 3 4 \nBank 2  0 2 2 3 0 2 2 3 0 2 2 3 4 2 3 4 4 \nBank 3  2 2 2 3 2 2 2 3 2 2 2 3 3 2 3 3 4 \nBank 4  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 2 \nBank 6  2 2 2 3 2 2 2 3 2 2 2 3 4 2 3 4 4 \nBank 7  0 2 2 3 0 2 2 3 0 2 2 3 3 2 3 3 4 \nBank 8  0 1 2 2 0 1 2 2 0 1 2 2 2 2 2 2 2 \nTAP 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 \nMiscellaneous \nDedicated Pins  7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 \nGND  13 27 123 99 13 27 123 99 14 27 123 113 198 123 113 198 267 \nNC 0 0 1 26 0 0 0 26 0 0 1 2 33 1 0 33 29 \nReserved  6 0 4 6 6 0 4 6 5 0 4 10 12 4 10 12 12 \nTotal Balls  144 256 285 381 144 256 285 381 144 256 285 381 554 285 381 554 756 \nHigh Speed \nDifferential Input /Output \nPairs  Bank 0  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 \nBank 1  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 \nBank 2  9/5 16/8  10/8 16/8 9/5 16/8  10/8  16/8  8/4 16/8  10/8  16/8  16/8  10/8 17/9  16/8 24/1 \nBank 3  6/3 16/8  14/7 16/8 6/3 16/8  14/7 16/8 13/6  16/8  14/7 16/8 24/12 14/7 16/8 24/12 32/1  \nBank 4  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 \nBank 6  8/5 16/8  13/6 16/8 8/5 16/8  13/6 16/8 10/4  16/8  13/6 16/8  24/12 13/6 16/8 24/12 32/1  \nBank 7  5/3 16/8  8/6 16/8 5/3 16/8  8/6 16/8 5/2 16/8  8/6 16/8 16/8  8/6 16/8  16/8  24/1 \nBank 8  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 \nTotal High Speed  \nDifferential I/O Pairs  28/16  64/32  45/27  64/32  28/16  64/32  45/27  64/32  36/16  64/32  45/27  64/32  80/40  45/27  65/33  80/40  112/56  \nDQS Groups  \n(> 11 pins in \ngroup) Bank 0  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 \nBank 1  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 \nBank 2  2 2 1 2 2 2 1 2 2 2 1 2 2 1 2 2 3 \nBank 3  2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 3 4 \nBank 4  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 \nBank 6  2 2 2 2 2 2 2 2 3 2 2 2 3 2 2 3 4 \nBank 7  2 2 1 2 2 2 1 2 2 2 1 2 2 1 2 2 3 \nBank 8  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 \nTotal DQS Groups  8 8 6 8 8 8 6 8 10 8 6 8 10 6 8 10 14 \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n98  FPGA- DS-02012-2.8 \n5. Ordering Information  \n5.1. ECP5/ECP5 -5G Part Number Description  \nLFE5U - XX - X XXXXX X\nDevice Family\nLFE5U (ECP5 FPGA )\nLogic Capacity\n12F = 12K LUTs\n25F = 25K LUTs\n45F = 45K LUTs\n85F = 85K LUTs\nSpeed\n6 = Slowest\n7\n8 = FastestPackage\nTG144 = 144-pin TQFP\nBG256 = 256-ball caBGA\nMG285 = 285-ball csfBGA\nBG381 = 381-ball caBGA\nBG554 = 554-ball caBGA\nBG756 = 756-ball caBGAGrade\nC = Commercial\nI = Industrial\n \nLogic Capacity     \n     25F = 25K LUTs          45F = 45K LUTs          85F = 85K LUTs\nSpeed          6 = Slowest          7          8 = Fastest Package         MG285 = 285-ball csfBGA          BG381 = 381-ball caBGA         BG554 = 554-ball caBGA         BG756 = 756-ball caBGA  Device Family         LFE5UM (ECP5 FPGA                      with SERDES) \nLFE5UM - XX - X XXXXX X\nGrade    \n      C = Commercial         I = Industrial    \n \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  99 \nLogic Capacity     \n     25F = 25K LUTs          45F = 45K LUTs          85F = 85K LUTs\nSpeed          8 = Fastest Package         MG285 = 285-ball csfBGA          BG381 = 381-ball caBGA         BG554 = 554-ball caBGA         BG756 = 756-ball caBGA  Device Family         LFE5UM5G (ECP5-5G FPGA                      with SERDES) \nLFE5UM5G - XX - X XXXXX X\nGrade    \n      C = Commercial         I = Industrial    \n \n5.2. Ordering Part Numbers  \n5.2.1.  Commercial  \nPart number  Grade  Package  Pins  Temp.  LUTs (K)  SerDes  \nLFE5U -12F-6TG144C  –6 Lead free TQFP  144 Commercial  12 No \nLFE5U -12F-7TG144C  –7 Lead free TQFP  144 Commercial  12 No \nLFE5U -12F-8TG144C  –8 Lead free TQFP  144 Commercial  12 No \nLFE5U -12F-6BG256C –6 Lead free c aBGA  256 Commercial  12 No \nLFE5U -12F-7BG256C –7 Lead free c aBGA  256 Commercial  12 No \nLFE5U -12F-8BG256C –8 Lead free c aBGA  256 Commercial  12 No \nLFE5U -12F-6MG285C  –6 Lead free csfBGA  285 Commercial  12 No \nLFE5U -12F-7MG285C  –7 Lead free csfBGA  285 Commercial  12 No \nLFE5U -12F-8MG285C –8 Lead free csfBGA  285 Commercial  12 No \nLFE5U -12F-6BG381C –6 Lead free caBGA  381 Commercial  12 No \nLFE5U -12F-7BG381C –7 Lead free caBGA  381 Commercial  12 No \nLFE5U -12F-8BG381C –8 Lead free caBGA  381 Commercial  12 No \nLFE5U -25F-6TG144C –6 Lead free TQFP  144 Commercial  24 No \nLFE5U -25F-7TG144C –7 Lead free TQFP  144 Commercial  24 No \nLFE5U -25F-8TG144C –8 Lead free TQFP  144 Commercial  24 No \nLFE5U -25F-6B G256C –6 Lead free c aBGA  256 Commercial  24 No \nLFE5U -25F-7B G256C –7 Lead free c aBGA  256 Commercial  24 No \nLFE5U -25F-8BG256C –8 Lead free c aBGA  256 Commercial  24 No \nLFE5U -25F-6MG285C  –6 Lead free csfBGA  285 Commercial  24 No \nLFE5U -25F-7MG285C  –7 Lead free csfBGA  285 Commercial  24 No \nLFE5U -25F-8MG285C  –8 Lead free csfBGA  285 Commercial  24 No \nLFE5U -25F-6BG381C  –6 Lead free caBGA  381 Commercial  24 No \nLFE5U -25F-7BG381C  –7 Lead free caBGA  381 Commercial  24 No \nLFE5U -25F-8BG381C  –8 Lead free caBGA  381 Commercial  24 No \nLFE5U -45F-6TG144C  –6 Lead free TQFP  144 Commercial  44 No \nLFE5U -45F-7TG144C  –7 Lead free TQFP  144 Commercial  44 No \nLFE5U -45F-8TG144C  –8 Lead free TQFP  144 Commercial  44 No \nLFE5U -45F-6BG256C –6 Lead free c aBGA  256 Commercial  44 No \nLFE5U -45F-7BG256C –7 Lead free c aBGA  256 Commercial  44 No \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n100  FPGA- DS-02012-2.8 \nPart number  Grade  Package  Pins  Temp.  LUTs (K)  SerDes  \nLFE5U -45F-8BG256C –8 Lead free c aBGA  256 Commercial  44 No \nLFE5U -45F-6MG285C  –6 Lead free csfBGA  285 Commercial  44 No \nLFE5U -45F-7MG285C  –7 Lead free csfBGA  285 Commercial  44 No \nLFE5U -45F-8MG285C  –8 Lead free csfBGA  285 Commercial  44 No \nLFE5U -45F-6BG381C  –6 Lead free caBGA  381 Commercial  44 No \nLFE5U -45F-7BG381C  –7 Lead free caBGA  381 Commercial  44 No \nLFE5U -45F-8BG381C –8 Lead free caBGA  381 Commercial  44 No \nLFE5U -45F-6BG554C –6 Lead free caBGA  554 Commercial  44 No \nLFE5U -45F-7BG554C  –7 Lead free caBGA  554 Commercial  44 No \nLFE5U -45F-8BG554C –8 Lead free caBGA  554 Commercial  44 No \nLFE5U -85F-6MG285C –6 Lead free csfBGA  285 Commercial  84 No \nLFE5U -85F-7MG285C –7 Lead free csfBGA  285 Commercial  84 No \nLFE5U -85F-8MG285C –8 Lead free csfBGA  285 Commercial  84 No \nLFE5U -85F-6BG381C –6 Lead free caBGA  381 Commercial  84 No \nLFE5U -85F-7BG381C –7 Lead free caBGA  381 Commercial  84 No \nLFE5U -85F-8BG381C –8 Lead free caBGA  381 Commercial  84 No \nLFE5U -85F-6BG554C –6 Lead free caBGA  554 Commercial  84 No \nLFE5U -85F-7BG554C –7 Lead free caBGA  554 Commercial  84 No \nLFE5U -85F-8BG554C –8 Lead free caBGA  554 Commercial  84 No \nLFE5U -85F-6BG756C –6 Lead free caBGA  756 Commercial  84 No \nLFE5U -85F-7BG756C –7 Lead free caBGA  756 Commercial  84 No \nLFE5U -85F-8BG756C –8 Lead free caBGA  756 Commercial  84 No \nLFE5UM -25F-6MG285C –6 Lead free csfBGA  285 Commercial  24 Yes \nLFE5UM -25F-7MG285C –7 Lead free csfBGA  285 Commercial  24 Yes \nLFE5UM -25F-8MG285C –8 Lead free csfBGA  285 Commercial  24 Yes \nLFE5UM -25F-6BG381C –6 Lead free caBGA  381 Commercial  24 Yes \nLFE5UM -25F-7BG381C –7 Lead free caBGA  381 Commercial  24 Yes \nLFE5UM -25F-8BG381C  –8 Lead free caBGA  381 Commercial  24 Yes \nLFE5UM -45F-6MG285C  –6 Lead free csfBGA  285 Commercial  44 Yes \nLFE5UM -45F-7MG285C –7 Lead free csfBGA  285 Commercial  44 Yes \nLFE5UM -45F-8MG285C –8 Lead free csfBGA  285 Commercial  44 Yes \nLFE5UM -45F-6BG381C  –6 Lead free caBGA  381 Commercial  44 Yes \nLFE5UM -45F-7BG381C  –7 Lead free caBGA  381 Commercial  44 Yes \nLFE5UM -45F-8BG381C  –8 Lead free caBGA  381 Commercial  44 Yes \nLFE5UM -45F-6BG554C  –6 Lead free caBGA  554 Commercial  44 Yes \nLFE5UM -45F-7BG554C  –7 Lead free caBGA  554 Commercial  44 Yes \nLFE5UM -45F-8BG554C  –8 Lead free caBGA  554 Commercial  44 Yes \nLFE5UM -85F-6MG285C  –6 Lead free csfBGA  285 Commercial  84 Yes \nLFE5UM -85F-7MG285C  –7 Lead free csfBGA  285 Commercial  84 Yes \nLFE5UM -85F-8MG285C  –8 Lead free csfBGA  285 Commercial  84 Yes \nLFE5UM -85F-6BG381C  –6 Lead free caBGA  381 Commercial  84 Yes \nLFE5UM -85F-7BG381C  –7 Lead free caBGA  381 Commercial  84 Yes \nLFE5UM -85F-8BG381C  –8 Lead free caBGA  381 Commercial  84 Yes \nLFE5UM -85F-6BG554C  –6 Lead free caBGA  554 Commercial  84 Yes \nLFE5UM -85F-7BG554C  –7 Lead free caBGA  554 Commercial  84 Yes \nLFE5UM -85F-8BG554C  –8 Lead free caBGA  554 Commercial  84 Yes \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  101 \nPart number  Grade  Package  Pins  Temp.  LUTs (K)  SerDes  \nLFE5UM -85F-6BG756C  –6 Lead free caBGA  756 Commercial  84 Yes \nLFE5UM -85F-7BG756C  –7 Lead free caBGA  756 Commercial  84 Yes \nLFE5UM -85F-8BG756C  –8 Lead free caBGA  756 Commercial  84 Yes \nLFE5UM5G -25F-8MG285C  –8 Lead free csfBGA  285 Commercial  24 Yes \nLFE5UM5G -25F-8BG381C  –8 Lead free caBGA  381 Commercial  24 Yes \nLFE5UM5G -45F-8MG285C  –8 Lead free csfBGA  285 Commercial  44 Yes \nLFE5UM5G -45F-8BG381C –8 Lead free caBGA  381 Commercial  44 Yes \nLFE5UM5G -45F-8BG554C –8 Lead free caBGA  554 Commercial  44 Yes \nLFE5UM5G -85F-8MG285C  –8 Lead free csfBGA  285 Commercial  84 Yes \nLFE5UM5G -85F-8BG381C –8 Lead free caBGA  381 Commercial  84 Yes \nLFE5UM5G -85F-8BG554C –8 Lead free caBGA  554 Commercial  84 Yes \nLFE5UM5G -85F-8BG756C –8 Lead free caBGA  756 Commercial  84 Yes \n \n5.2.2.  Industrial  \nPart number  Grade  Package Pins  Temp.  LUTs (K)  SerDes  \nLFE5U -12F-6TG144I –6 Lead free TQFP  144 Industrial  12 No \nLFE5U -12F-7TG144I –7 Lead free TQFP  144 Industrial  12 No \nLFE5U -12F-8TG144I –8 Lead free TQFP  144 Industrial  12 No \nLFE5U -12F-6B G256I –6 Lead free c aBGA  256 Industrial  12 No \nLFE5U -12F-7B G256I –7 Lead free c aBGA  256 Industrial  12 No \nLFE5U -12F-8B G256I –8 Lead free c aBGA  256 Industrial  12 No \nLFE5U -12F-6MG285I –6 Lead free csfBGA  285 Industrial  12 No \nLFE5U -12F-7MG285I –7 Lead free csfBGA  285 Industrial  12 No \nLFE5U -12F-8MG285I –8 Lead free csfBGA  285 Industrial  12 No \nLFE5U -12F-6BG381I –6 Lead free caBGA  381 Industrial  12 No \nLFE5U -12F-7BG381I –7 Lead free caBGA  381 Industrial  12 No \nLFE5U -12F-8BG381I –8 Lead free caBGA  381 Industrial  12 No \nLFE5U -25F-6TG144I –6 Lead free TQFP  144 Industrial  24 No \nLFE5U -25F-7TG144I –7 Lead free TQFP  144 Industrial  24 No \nLFE5U -25F-8TG144I –8 Lead free TQFP  144 Industrial  24 No \nLFE5U -25F-6B G256I –6 Lead free c aBGA  256 Industrial  24 No \nLFE5U -25F-7B G256I –7 Lead free c aBGA  256 Industrial  24 No \nLFE5U -25F-8B G256I –8 Lead free c aBGA  256 Industrial  24 No \nLFE5U -25F-6MG285I –6 Lead free csfBGA  285 Industrial  24 No \nLFE5U -25F-7MG285I –7 Lead free csfBGA  285 Industrial  24 No \nLFE5U -25F-8MG285I –8 Lead free csfBGA  285 Industrial  24 No \nLFE5U -25F-6BG381I –6 Lead free caBGA  381 Industrial  24 No \nLFE5U -25F-7BG381I –7 Lead free caBGA  381 Industrial  24 No \nLFE5U -25F-8BG381I –8 Lead free caBGA  381 Industrial  24 No \nLFE5U -45F-6TG144I –6 Lead free TQFP  144 Industrial  44 No \nLFE5U -45F-7TG144I –7 Lead free TQFP  144 Industrial  44 No \nLFE5U -45F-8TG144I –8 Lead free TQFP  144 Industrial  44 No \nLFE5U -45F-6B G256I –6 Lead free c aBGA  256 Industrial  44 No \nLFE5U -45F-7B G256I –7 Lead free c aBGA  256 Industrial  44 No \nLFE5U -45F-8B G256I –8 Lead free c aBGA  256 Industrial  44 No \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n102  FPGA- DS-02012-2.8 \nPart number  Grade  Package  Pins  Temp.  LUTs (K)  SerDes  \nLFE5U -45F-6MG285I  –6 Lead free csfBGA  285 Industrial  44 No \nLFE5U -45F-7MG285I  –7 Lead free csfBGA  285 Industrial  44 No \nLFE5U -45F-8MG285I  –8 Lead free csfBGA  285 Industrial  44 No \nLFE5U -45F-6BG381I  –6 Lead free caBGA  381 Industrial  44 No \nLFE5U -45F-7BG381I  –7 Lead free caBGA  381 Industrial  44 No \nLFE5U -45F-8BG381I  –8 Lead free caBGA  381 Industrial  44 No \nLFE5U -45F-6BG554I –6 Lead free caBGA  554 Industrial  44 No \nLFE5U -45F-7BG554I –7 Lead free caBGA  554 Industrial  44 No \nLFE5U -45F-8BG554I  –8 Lead free caBGA  554 Industrial  44 No \nLFE5U -85F-6MG285I –6 Lead free csfBGA  285 Industrial  84 No \nLFE5U -85F-7MG285I –7 Lead free csfBGA  285 Industrial  84 No \nLFE5U -85F-8MG285I –8 Lead free csfBGA  285 Industrial  84 No \nLFE5U -85F-6BG381I –6 Lead free caBGA  381 Industrial  84 No \nLFE5U -85F-7BG381I –7 Lead free caBGA  381 Industrial  84 No \nLFE5U -85F-8BG381I –8 Lead free caBGA  381 Industrial  84 No \nLFE5U -85F-6BG554I –6 Lead free caBGA  554 Industrial  84 No \nLFE5U -85F-7BG554I –7 Lead free caBGA  554 Industrial  84 No \nLFE5U -85F-8BG554I –8 Lead free caBGA  554 Industrial  84 No \nLFE5U -85F-6BG756I –6 Lead free caBGA  756 Industrial  84 No \nLFE5U -85F-7BG756I –7 Lead free caBGA  756 Industrial  84 No \nLFE5U -85F-8BG756I –8 Lead free caBGA  756 Industrial  84 No \nLFE5UM -25F-6MG285I –6 Lead free csfBGA  285 Industrial  24 Yes \nLFE5UM -25F-7MG285I –7 Lead free csfBGA  285 Industrial  24 Yes \nLFE5UM -25F-8MG285I –8 Lead free csfBGA  285 Industrial  24 Yes \nLFE5UM -25F-6BG381I –6 Lead free caBGA  381 Industrial  24 Yes \nLFE5UM -25F-7BG381I –7 Lead free caBGA  381 Industrial  24 Yes \nLFE5UM -25F-8BG381I –8 Lead free caBGA  381 Industrial  24 Yes \nLFE5UM -45F-6MG285I  –6 Lead free csfBGA  285 Industrial  44 Yes \nLFE5UM -45F-7MG285I  –7 Lead free csfBGA  285 Industrial  44 Yes \nLFE5UM -45F-8MG285I –8 Lead free csfBGA  285 Industrial  44 Yes \nLFE5UM -45F-6BG381I –6 Lead free caBGA  381 Industrial  44 Yes \nLFE5UM -45F-7BG381I  –7 Lead free caBGA  381 Industrial  44 Yes \nLFE5UM -45F-8BG381I  –8 Lead free caBGA  381 Industrial  44 Yes \nLFE5UM -45F-6BG554I  –6 Lead free caBGA  554 Industrial  44 Yes \nLFE5UM -45F-7BG554I  –7 Lead free caBGA  554 Industrial  44 Yes \nLFE5UM -45F-8BG554I  –8 Lead free caBGA  554 Industrial  44 Yes \nLFE5UM -85F-6MG285I  –6 Lead free csfBGA  285 Industrial  84 Yes \nLFE5UM -85F-7MG285I  –7 Lead free csfBGA  285 Industrial  84 Yes \nLFE5UM -85F-8MG285I  –8 Lead free csfBGA  285 Industrial  84 Yes \nLFE5UM -85F-6BG381I  –6 Lead free caBGA  381 Industrial  84 Yes \nLFE5UM -85F-7BG381I  –7 Lead free caBGA  381 Industrial  84 Yes \nLFE5UM -85F-8BG381I  –8 Lead free caBGA  381 Industrial  84 Yes \nLFE5UM -85F-6BG554I  –6 Lead free caBGA  554 Industrial  84 Yes \nLFE5UM -85F-7BG554I  –7 Lead free caBGA  554 Industrial  84 Yes \nLFE5UM -85F-8BG554I  –8 Lead free caBGA  554 Industrial  84 Yes \nLFE5UM -85F-6BG756I  –6 Lead free caBGA  756 Industrial  84 Yes \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  103 \nPart number  Grade  Package  Pins  Temp.  LUTs (K)  SerDes  \nLFE5UM -85F-7BG756I  –7 Lead free caBGA  756 Industrial  84 Yes \nLFE5UM -85F-8BG756I  –8 Lead free caBGA  756 Industrial  84 Yes \nLFE5UM5G -25F-8MG285I  –8 Lead free csfBGA  285 Industrial  24 Yes \nLFE5UM5G -25F-8BG381I –8 Lead free caBGA  381 Industrial  24 Yes \nLFE5UM5G -45F-8MG285I –8 Lead free csfBGA  285 Industrial  44 Yes \nLFE5UM5G -45F-8BG381I –8 Lead free caBGA  381 Industrial  44 Yes \nLFE5UM5G -45F-8BG554I –8 Lead free caBGA  554 Industrial  44 Yes \nLFE5UM5G -85F-8MG285I –8 Lead free csfBGA  285 Industrial  84 Yes \nLFE5UM5G -85F-8BG381I –8 Lead free caBGA  381 Industrial  84 Yes \nLFE5UM5G -85F-8BG554I –8 Lead free caBGA  554 Industrial  84 Yes \nLFE5UM5G -85F-8BG756I –8 Lead free caBGA  756 Industrial  84 Yes \n \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n104  FPGA- DS-02012- 2.8 \nSupplemental  Information  \nFor Further Information  \nA variety of technical notes for the ECP5/ECP5- 5G family are available.  \n• High -Speed PCB Design Considerations ( FPGA -TN-02178 ) \n• Transmission of High -Speed Serial Signals Over Common Cable Media ( FPGA -TN-02196)  \n• PCB Layout Recommendations for BGA Packages ( FPGA -TN-02024)  \n• Minimizing System Interruption During Configuration Usi ng TransFR Technology ( FPGA -TN-02198)  \n• Electrical Recom mendations for Lattice SerDes  (FPGA -TN-02077)  \n• Latti ceECP3, ECP 5 and ECP5 -5G Soft Error Detection (SED)/Correction (SEC) Usage Guide ( FPGA -TN-02207)  \n• Using TraceID ( FPGA -TN-02084)  \n• Sub-LVDS Signaling Using Lattice Devices ( FPGA -TN-02208 ) \n• Advanced Security Encryption Key Programming Guide for ECP5, ECP5 -5G, LatticeECP3, and LatticeECP2/MS \nDevices ( FPGA -TN-02202)  \n• LatticeECP3, LatticeECP2/M, ECP5 and ECP5- 5G Dual Boot and Multiple Boot Feature ( FPGA -TN-02203 ) \n• ECP5 and ECP5 -5G sysCONFIG Usage Guide ( FPGA -TN-02039)  \n• ECP5 and ECP5 -5G SerDes /PCS Usage Guide ( FPGA -TN-02206)  \n• ECP5 and ECP5 -5G sysI /O Usage Guide ( FPGA -TN-02032)  \n• ECP5 and ECP5 -5G sysClock PLL/DLL Design a nd Usage Guide ( FPGA -TN-02200 ) \n• ECP5 and ECP5 -5G Memory Usage Guide ( FPGA -TN-02204)  \n• ECP5 and ECP5 -5G High -Speed I/O Interface ( FPGA -TN-02035)  \n• Power Consumption  and Management for ECP5 and ECP5 -5G Devices ( FPGA -TN-02210)  \n• ECP5 and ECP5 -5G sysDSP Usage Guide ( FPGA -TN-02205)  \n• ECP5 and ECP5 -5G Hardware Checklist (FPGA -TN-02038)  \n• Solder Reflow Guide for Surface Mount Devices (FPGA -TN-02041)  \n• ECP5 and ECP5 -5G PCI Express Soft IP Ease of Use Guidelines (FPGA -TN-02045)  \n• Programming External SPI Flash through JTAG for ECP5/EC P5-5G (FPGA -TN-02050)  \n• Adding Scalable Power and The rmal Management to ECP5 Using L -ASC10 ( FPGA -AN-02019 ) \n• MIPI D -PHY Bandwidth Matrix and Implementation (FPGA -TN-02090)  \nFor further information on interface standards , refer to the following websites:  \n• JEDEC Standards (LVTTL, LVCMOS, SSTL) : www.jedec.org  \n• PCI: www.pcisig.com  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  105 \nRevision History  \nRevision 2. 8, April 2022  \nSection  Change Summary  \nGeneral Description  Corrected typographical errors.  \nDC and Switching Characteristics  Updated values in Table 3.22. ECP5/ECP5- 5G External Switching Characteristics  (Generic \nDDRX2 Inputs With Clock and Data Centered at Pin (GDDRX2_RX.ECLK.Centered) Using P CLK \nClock Input, Left and Right sides Only)  \nThe following values for DATA_GDDRX2_centered  has been changed from the last release:  \n -7 max : from 700 to 655.8  \n -6 max : from 624 to 555.6  \nThe following values for MAX_GDDRX2_centered  has been changed from the last release:  \n -7 max : from 350 to 327.9  \n -6 max : from 312 to 277.8  \nRevision 2. 7, October 2021  \nSection  Change Summary  \nPinout Information  Changed the VCCAUX and NC pin count for LFE5U -25 285csfBGA in Table 4.3.2. LFE5U.  \n \nRevision 2. 6, September  2021 \nSection  Change Summary  \nAll \n  Minor adjustments to formatting across the document.  \n Changed 12K and 84K to 1 2k and 84k across the document.  \n Changed SERDES to SerDes across the document.  \nGeneral Description  Updated Table 1.1  to change LFE5U -12, LFE5U -25, and LFE5U -45 I/O count  for 144 T QFP \nfrom 0/96 to 0/ 98. \nDC and  Switching  Characteristics  Removed Preliminary word in the heading name of PCIe (5 Gb/s) AC and DC Characteristics  \nand CPRI LV2 E.48 Electrical and Timing Characteristics . \nPinout Information  Updated 144 TQFP I/O count in LFE5U  table.  \n \nRevision 2. 5, July 2021  \nSection  Change Summary  \nDC and  Switching  Characteristics  Added  table note 4 in  Table 3.12 Single Ended DC Characteristics.  \n \nRevision 2. 4, April 2021  \nSection  Change  Summary  \nIntroduction  Updated Table 1.1. ECP5 and ECP5- 5G Family Selection Guide . Changed 144 TQFP \ndimensions to 20 mm  × 20 mm, 0.5 mm.  \nDC and Switching Characteristics  Updated Table 3.5. Hot Socketing Specifications . Changed IPW to IPD in footnote 2.  \nPinout Information  Added 1 44 TQFP values.  \n \n  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n106  FPGA- DS-02012-2.8 \nRevision 2. 3, March 2021  \nSection  Change Summary  \nIntroduction  Updated Table 1.1. Changed 144 TQFP  dimensions to 22 mm × 22 mm, 0.5 mm . \nOrdering Information  \n  Updated figure in ECP5/ECP5-5G Part Number Description. Changed package to TG144. \n Updated tables in Commercial and Industrial. Changed OPNs from LFE5U -XXF-XTN144C \nand LFE5U -XXF-XTN144 I to LFE5U -XXF-XTG144 C and LFE5U -XXF-XTG144 I. \n— Minor adjustment in style. XX × XX mm  changed to XX mm  × XX mm ). \n \nRevision 2.2, October 2020  \nSection  Change Summary  \nDisclaimers  Added this section.  \nIntroduction  Updated Table 1.1.  \nArchitecture  \n  Updated Table 2.7.  \n Updated content of SerDes  and Physical Coding Sublayer section to add VCC core \ninformation.  \nDC and Switching Characteristics  \n  Updated Figure 3.14.  \n Updated Supply Current (Static) to change Standby to Static.  \n Updated note in Table 3.8.  \n Updated Table 3.27 and Table 3.29.    \nPinout I nformation  \n  Updated table in Signal Descriptions section to remove GR_PCLK[Bank][num] row.  \n Updated table in LFE5UM/LFE5UM5G to correct the Pin Type VCCAUX to VCCAUXA.  \n Updated table in LFE5U to add column for TQFP 144 package and correct the pin count \nfor ca BGA 381 package.  \nOrdering Information  \n  Updated figure in ECP5/ECP5 -5G Part Number Description.  \n Updated table in Commercial and Industrial.  \n \nRevision 2. 1, April 2019  \nSection  Change Summary  \nGeneral Description  In the Features  section, changed feature to subLVDS and SLVS, SoftIP MIPI D -PHY \nreceiver/transmitter interfaces  under Programmable sysI/O™ Buffer Supports Wide Range of \nInterfaces . \nArchitecture  Updated the Supported sysI/O Standards  section.  \nDC and Switching Characteristics  \n  Updated Table 3.11. sysI/O Recommended Operating Conditions.  \n Added/revised standards and values.  \n Corrected typo from LVCOM to LVCMOS.  \n Updated Table 3.12. Single -Ended DC Characteristics .  \n Corrected typo from LVCOM to LVCMOS.  \nPinout Information \n  Updated Configuration Pads (Used during sysCONFIG) in Signal Descriptions  table.  \n Removed note 3.  \nSupplemental Information  \n  Updated document numbers of:  \n PCB Layout Recommendations for BGA Packages to FPGA -TN-02024 \n ECP5 and ECP5-5G sysI/O Usage Guide to FPGA -TN-02032 \n ECP5 and ECP5-5G High -Speed I/O Interface to FPGA -TN-02035 \n Added MIPI D -PHY Bandwidth Matrix and Implementation Technical Note.  \nAll Minor editorial changes . \n \n  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  107 \nRevision 2.0, April  2018 \nSection  Change Summary  \nPin Information Summary  Adjusted tables in the LFE5UM/LFE5UM5G  and the LFE5U  section s. \nSupplemental Information  Updated document number of ECP5 and ECP5 -5G sysCONFIG Usage Guide to FPGA -TN-\n02039.  \n \nRevision 1.9, March 2018  \nSection  Change Summary  \nAll Updated formatting and page referencing.  \nGeneral Description  Updated Table 1.1. ECP5 and ECP5 -5G Family Selection Guide . Added  caBGA256 package in \nLFE5U -45.  \nArchitecture  Added a row for SGMII in Table 2.13. LFE5UM/LFE5UM5G SerDes  Standard Support . \nUpdated footnote #1.  \nDC and Switching Characteristics  \n  Updated Table 3.2. Recommended Operating Conditions.  \n Added 2 rows and updated values in Table 3.7. DC Electrical Characteristics.  \n Updated Table 3.8. ECP5/ECP5- 5G Supply Current (Standby).  \n Updated Table 3.11. sysI/O Recommended Operating Conditions.  \n Updated Table 3.12. Sing le-Ended DC Characteristics.  \n Updated Table 3.13. LVDS.  \n Updated Table 3.14. LVDS25E DC Conditions.  \n Updated Table 3.21. ECP5/ECP5- 5G Maximum I/O Buffer Speed.  \n Updated Table 3.28. Receiver Total Jitter Tolerance Specification.  \n Updated header name of section 3.28 CPRI LV E.24/SGMII(2.5 Gbps) Electrical and \nTiming Characteristics.  \n Updated header name of section 3.29 Gigabit Ethernet/SGMII (1.25 Gbps)/CPRI LV E.12 Electrical and Timing Characteristics.  \nPinout Information  Updated table in section 4.3.2  LFE5U . \nOrdering Information  \n  Added table rows in 5.2.1 Commercial . \n Added table rows in 5.2.2 Industrial . \nSupplemental Information  Updated For Further Information  section.  \n \nRevision 1.8, November  2017 \nSection  Change Summary  \nGeneral Description  Updated Table 1.1. ECP5 and ECP5 -5G Family Selection Guide . Added caBGA256 package in \nLFE5U -12 and  LFE5U -25.  \n \n  \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n108  FPGA- DS-02012-2.8 \nRevision 1.7, April 2017  \nSection  Change Summary  \nAll Changed document number from DS1044 to FPGA -DS-02012.  \nGeneral Description  Updated Features section. Changed 1.1 V core power supply to 1.1 V core power supply for \nECP5, 1.2 V core power supply for ECP5UM5G.  \nArchitecture  Updated Overview section.  \nChange The ECP5/ECP5- 5G devices use 1.1 V as their core voltage to The ECP5 devices use \n1.1 V, ECP5UM5G devices use 1.2 V as their core voltage.  \nDC and Switching Characteristics  \n  Updated Table 3.2. Recommended Operating Conditions.  \n Added ECP5 -5G on V CC to be 1.2V +/ - 5%. \n Added ECP5 -5G on V CCA to be 1.2V +/ - 3%. \n Updated Table 3.8. ECP5/E CP5- 5G Supply Current (Standby).  \n Changed Core Power Supply Current for ICC on LFE5UM5G devices.  \n Changed SerDes Power Supply Current (Per Dual) for ICCA on LFE5UM5G devices.  \n Updated Table 3.20. Register- to-Register Performance.  \n Remove (DDR/SDR) from  DSP Fun ction.  \n Changed DSP functions to 225 MHz.  \nPinout Information  Update Section 4.1 Signal Description. Revised  Vcc Description to Power supply pins for core \nlogic. Dedicated pins. V CC = 1.1 V (ECP5), 1.2 V (ECP5UM5G). \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  109 \nRevision 1.6, February  2016  \nSection  Change Summary  \nAll Changed document status from Preliminary to Final.  \nGeneral Description  \n  Updated Features section. Changed 24K to 84K LUTs to 12K to 84K LUTs.  \n Added LFE5U -12 column to Table 1.1. ECP5 and ECP5 -5G Family Selection Guide.  \nDC and Switching Characteristics  \n  Updated Power up Sequence section.  \n Identified typical ICC current for specific devices in Table 3.8. ECP5/ECP5 -5G Supply \nCurrent (Standby).  \n Updated values in Table 3.9. ECP5.  \n Updated values in Table 3.10. ECP5 -5G. \n Added values  to –8 Timing column of Table 3.19. Pin -to-Pin Performance.  \n Added values to – 8 Timing column of Table 3.20. Register -to-Register Performance.  \n Changed LFE5 -45 to All Devices in Table 3.22. ECP5/ECP5- 5G External Switching \nCharacteristics.  \n Added table notes t o Table 3.31. PCIe (5 Gb/s).  \n Added table note to Table 3.32. CPRI LV2 E.48 Electrical and Timing Characteristics.  \n Added values to Max column of Table 3.39. Transmit . \nPinout Information  Added LFE5U -12 column to the table in LFE5U section . \nOrdering Information  Updated LFE5U in ECP5/ECP5-5G Part Number Description section: added 12 F = 12K LUTs to \nLogic Capacity.  \nAdded LFE5U -12F information to Ordering Part Numbers section.  \n \nRevision 1.5, November  2015 \nSection  Change Summary  \nAll \n  Added ECP5 -5G device family.  \n Changed document title to ECP5 and ECP5 -5G Family Data Sheet.  \n \nRevision 1.4, November  2015 \nSection  Change Summary  \nGeneral Description  Updated Features section . Added support for eDP in RDR and HDR.  \nArchitecture  \n  Updated Overview section.  \n Revised Figure 2.1. Simplified Block Diagram, LFE5UM/LFE5UM5G -85 Device (Top \nLevel). Modified Flexible sysI/O description and Note.  \n Updated SerDes  and Physical Coding Sublayer section.  \n Changed E.24.V in CPRI protocol to E.24.LV.  \n Removed 1.1 V from paragrap h on unused Dual.  \nDC and Switching Characteristics  \n  Updated Hot Socketing Requirements section. Revised VCCHTX in table notes 1 and 3. \nIndicated VCCHTX in table note 4.  \n Updated SerDes  High -Speed Data Transmitter section. Revised VCCHTX in table note 1 . \nOrdering Information  Updated ECP5/ECP5 -5G Part Number Description section. Changed LFE5 FPGA under Device \nFamily to ECP5 FPGA.  \n \nECP5 and  ECP5 -5G Family   \nData Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \n110  FPGA- DS-02012-2.8 \nRevision 1.3, August  2015  \nSection  Change Summary  \nGeneral Description  Updated Features section . \n Removed SMPTE3G under Embedded SerDes. \n Added Single Event Upset (SEU) Mitigation Support.  \n Removed SMPTE protocol in fifth paragraph.  \nArchitecture  General update.  \nDC and Switching Characteristics  General update.  \nPinout Information  Updated Signal Descriptions  section. Revised the descriptions of the following signals:  \n P[L/R] [Group Number]_[A/B/C/D] \n P[T/B][Group Number]_[A/B]  \n D4/IO4 (Previously named D4/MOSI2/IO4)  \n D5/IO5 (Previously named D5/MISO/IO5)  \n VCCHRX_D[dual_num]CH[chan_num]  \n VCCHTX_D[dual_num]CH[chan_num]  \nSupplemental Information  Added TN1184 reference.  \n \nRevision 1.2, August 201 4 \nSection  Change Summary  \nAll Changed document status from Advance to Preliminary.  \nGeneral Description  \n  Updated Features section.  \n Deleted Serial Rapid  I/O protocol under Embedded SerDes. \n Corrected data rate under Pre -Engineered Source Synchronous I/O.  \n Changed DD3. LPDDR3 to DDR2/3, LPDDR2/3.  \n Mentioned transmit de -emphasis pre - and post -cursors.  \nArchitecture  \n  Updated Overview section.  \n Revised description of PFU blocks.  \n Specified SRAM cell settings in describing the control of SerDes/ PCS duals.  \n Updated SerDes  and Physical Coding Sublayer section.  \n Changed PCI Express 2.0 to PCI Express Gen1 and Gen2.  \n Deleted Serial RapidIO protocol.  \n Updated Table 2.13. LFE5UM/LFE5UM5G SerDes Standard Support.  \n Updated Table 2.15. LFE5UM/LFE5UM5G Mixed Protocol Support.  \n Updated O n-Chip Oscillator section.  \n Deleted 130 MHz ±15% CMOS  oscillator.  \n Updated Table 2.16. Selectable Master Clock (MCLK) Frequencies during Configuration \n(Nominal)  \n ECP5 and ECP5 -5G Family  \n Data Sheet  \n \n© 2014 -2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal .  \nAll other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.  \nFPGA- DS-02012-2.8  111 \nSection  Change Summary  \nDC and Switching Characteristics  • Updated Absolute Maximum Ratings section . Added supply voltages V CCA and \nVCCAUXA . \n Updated sysI/O Recommended Operating Conditions section. Revised HSULD12D V CCIO \nvalues and removed table note. \n Updated sysI/O Single -Ended DC Electrical Characteristics section . Revised some values \nfor SSTL15 _I, SSTL15 _II, SSTL135_I, SSTL15_II, and HSUL12.  \n• Updated External Switching Characteristics section . Changed parameters to \ntSKEW_PR VCCA and t SKEW_EDGE and added LFE5 -85 as  device.  \n• Updated ECP5 Family Timing Adders section. Added SSTL135_II buffer type data. \nRemoved LVCMOS33_20mA, LVCMOS25_20mA, LVCMOS25_16mA, \nLVCMOS25D_16mA, and LVCMOS18_16mA buffer types. Changed buffer type to \nLVCMOS12_4mA and  LVCMOS12_8mA. \n• Updated Maximum I/O Buffer Speed section. Revised Max values. \n• Updated sysCLOCK PLL Timing section. Revised t DT Min and Max v alues. Revised \ntOPJIT Max value. Revised number of samples in table note 1.  \n• Updated SerDes  High -Speed Data Transmitter section. Updated Table 3.2 4. Serial \nOutput Timing and Levels and Table 3.2 5. Channel Output Jitter . \n• In SerDes High -Speed Data Receiver section , updated Table 3.26. Serial Input Data \nSpecifications, Table 3.2 8. Receiver Total Jitter Tolerance Specification, and Table \n3.29. Exte rnal Reference Clock Specification (refclkp/refclkn).  \n• Modified section heading to XXAUI/CPRI LV E.30 Electrical and Timing Characteristics. Updated Table 3.3 3 Transmit and Table 3. 34. Receive and Jitter \nTolerance . \n• Modified section heading to CPRI LV E.24 Electrical and Timing Characteristics. Updated Table 3. 35. Transmit and Table 3.36. Receive and Jitter Tolerance . \n• Modified section heading to Gigabit Ethernet/SGMII/CPRI LV E.12 Electrical and \nTiming Characteristics. Updated Table 3. 37. Transmit and T able 3. 38. Receive and \nJitter Tolerance . \n \nRevision 1.1, June 2014  \nSection  Change Summary  \nOrdering Information  Updated ECP5/ECP5 -5G Part Number Description and Ordering Part Numbers sections.  \n \nRevision 1.0, March  2014  \nSection  Change Summary  \nAll Initial release.  \n \n \n \n  \n \n \n \n \nwww.latticesemi.com  \n\n"}]
!==============================================================================!
### Component Summary: LFE5U-85F-8MG285C

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Core Supply Voltage (VCC): 1.1 V (ECP5), 1.2 V (ECP5-5G)
  - Auxiliary Supply Voltage (VCCAUX): 2.5 V
  - I/O Driver Supply Voltage (VCCIO): 1.14 V to 3.465 V

- **Current Ratings:**
  - Core Power Supply Current (ICC): 212 mA (typical for LFE5U-85F)
  - Auxiliary Power Supply Current (ICCAUX): 26 mA
  - I/O Bank Power Supply Current (ICCIO): 0.5 mA (per bank)

- **Power Consumption:**
  - Total power consumption varies based on usage and configuration, with static current values provided above.

- **Operating Temperature Range:**
  - Commercial: 0°C to 85°C
  - Industrial: -40°C to 100°C

- **Package Type:**
  - 285-ball csfBGA (MG285)

- **Special Features:**
  - Supports up to 84K LUTs
  - Enhanced DSP architecture with sysDSP slices
  - High-speed SerDes (up to 5 Gb/s for ECP5-5G)
  - Supports various I/O standards including LVDS, SSTL, and LVCMOS
  - Dual-boot capability and bit-stream encryption for secure configuration
  - Single Event Upset (SEU) mitigation support

- **Moisture Sensitive Level (MSL):**
  - MSL is typically classified according to JEDEC J-STD-020E, specific level not provided in the summary.

#### Description:
The **LFE5U-85F-8MG285C** is a member of the **ECP5** family of FPGAs (Field Programmable Gate Arrays) produced by **Lattice Semiconductor Corporation**. This FPGA is designed for high-performance applications, featuring a flexible architecture that supports a wide range of digital signal processing (DSP) functions, high-speed serial interfaces, and various I/O standards. The device is optimized for low power consumption while providing high logic density, making it suitable for applications requiring efficient processing capabilities.

#### Typical Applications:
- **Digital Signal Processing (DSP):** The enhanced DSP architecture allows for efficient implementation of algorithms such as FIR filters, FFTs, and other complex signal processing tasks.
- **High-Speed Communication:** The integrated SerDes capabilities enable high-speed data transmission for protocols like PCI Express, Ethernet, and CPRI.
- **Embedded Systems:** The FPGA can be used in various embedded applications where reconfigurability and performance are critical.
- **Data Acquisition and Control Systems:** The device's flexibility and I/O capabilities make it suitable for interfacing with sensors and actuators in control systems.

This FPGA is ideal for applications in telecommunications, industrial automation, automotive systems, and consumer electronics, where high performance and low power consumption are essential.