{"ok": true, "real_ppa": {"latency_min": 40, "latency_max": 40, "latency_avg": 40, "interval_min": 0, "interval_max": 0, "interval_avg": 0, "ff": 11959, "lut": 13909, "bram": 0, "dsp": 0, "target_period_ns": 10.0, "estimated_period_ns": 2.229, "latency_ns_avg": 89.16}, "log": "\n****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)\n  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021\n  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021\n    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.\n\nsource /home/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace\nINFO: [HLS 200-10] Running '/home/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'\nINFO: [HLS 200-10] For user 'root' on host '69c24389c474' (Linux_x86_64 version 5.15.167.4-microsoft-standard-WSL2) on Fri Nov 28 20:35:51 CST 2025\nINFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS\nINFO: [HLS 200-10] In directory '/home/CryptoHLS/build'\nSourcing Tcl script 'hls_project_32280_15/run_hls.tcl'\nINFO: [HLS 200-1510] Running: open_project -reset hls_project_32280_15 \nINFO: [HLS 200-10] Creating and opening project '/home/CryptoHLS/build/hls_project_32280_15'.\nINFO: [HLS 200-1510] Running: add_files ../test/aes_raw.optimized.32280_15.cpp -cflags -std=c++17 \nINFO: [HLS 200-10] Adding design file '../test/aes_raw.optimized.32280_15.cpp' to the project\nINFO: [HLS 200-1510] Running: set_top aes_encrypt \nINFO: [HLS 200-1510] Running: open_solution -reset solution1 \nINFO: [HLS 200-10] Creating and opening solution '/home/CryptoHLS/build/hls_project_32280_15/solution1'.\nINFO: [HLS 200-10] Cleaning up the solution database.\nWARNING: [HLS 200-40] No /home/CryptoHLS/build/hls_project_32280_15/solution1/solution1.aps file found.\nINFO: [HLS 200-1505] Using default flow_target 'vivado'\nResolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html\nINFO: [HLS 200-1510] Running: set_part xcvu9p-flga2104-2L-e \nINFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2104-2L-e'\nINFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default \nINFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.\nINFO: [HLS 200-1510] Running: csynth_design \nINFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 249.980 MB.\nINFO: [HLS 200-10] Analyzing design file '../test/aes_raw.optimized.32280_15.cpp' ... \nINFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.57 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.4 seconds; current allocated memory: 251.664 MB.\nINFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.\nINFO: [HLS 214-279] Initial Interval estimation mode is set into default.\nINFO: [HLS 214-284] Auto array partition mode is set into default.\nINFO: [HLS 214-178] Inlining function 'xtime(unsigned char)' into 'MixColumns(unsigned char (*) [4][4])' (../test/aes_raw.optimized.32280_15.cpp:120:0)\nINFO: [HLS 214-178] Inlining function 'AddRoundKey(int, unsigned char (*) [4][4], unsigned char const*)' into 'cipher(unsigned char (*) [4][4], unsigned char const*)' (../test/aes_raw.optimized.32280_15.cpp:133:0)\nINFO: [HLS 214-178] Inlining function 'SubBytes(unsigned char (*) [4][4])' into 'cipher(unsigned char (*) [4][4], unsigned char const*)' (../test/aes_raw.optimized.32280_15.cpp:133:0)\nINFO: [HLS 214-178] Inlining function 'ShiftRows(unsigned char (*) [4][4])' into 'cipher(unsigned char (*) [4][4], unsigned char const*)' (../test/aes_raw.optimized.32280_15.cpp:133:0)\nINFO: [HLS 214-178] Inlining function 'MixColumns(unsigned char (*) [4][4])' into 'cipher(unsigned char (*) [4][4], unsigned char const*)' (../test/aes_raw.optimized.32280_15.cpp:133:0)\nINFO: [HLS 214-178] Inlining function 'KeyExpansion(unsigned char*, unsigned char const*)' into 'aes_encrypt(unsigned char*, unsigned char*, unsigned char*)' (../test/aes_raw.optimized.32280_15.cpp:151:0)\nWARNING: [HLS 214-281] Estimating pipelined function 'aes_encrypt' with estimated II increased from II=2 to II=8 because of limited port on variable 'plaintext' (../test/aes_raw.optimized.32280_15.cpp:151:0)\nINFO: [HLS 214-270] Starting automatic array partition analysis...\nINFO: [HLS 214-270] Inferring cyclic partitioning for array 'RoundKey' on dimension 1 with factor 3 (../test/aes_raw.optimized.32280_15.cpp:153:13)\nINFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.21 seconds. CPU system time: 0.28 seconds. Elapsed time: 4.52 seconds; current allocated memory: 254.855 MB.\nINFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 254.856 MB.\nINFO: [HLS 200-10] Starting code transformations ...\nINFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 256.606 MB.\nINFO: [HLS 200-10] Checking synthesizability ...\nINFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 255.919 MB.\nINFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'aes_encrypt' (../test/aes_raw.optimized.32280_15.cpp:41:50).\nINFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'cipher' (../test/aes_raw.optimized.32280_15.cpp:133).\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_1' (../test/aes_raw.optimized.32280_15.cpp:41) in function 'aes_encrypt' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_2' (../test/aes_raw.optimized.32280_15.cpp:47) in function 'aes_encrypt' completely with a factor of 40.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_160_1' (../test/aes_raw.optimized.32280_15.cpp:160) in function 'aes_encrypt' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_161_2' (../test/aes_raw.optimized.32280_15.cpp:161) in function 'aes_encrypt' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_171_3' (../test/aes_raw.optimized.32280_15.cpp:171) in function 'aes_encrypt' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_172_4' (../test/aes_raw.optimized.32280_15.cpp:172) in function 'aes_encrypt' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_77_1' (../test/aes_raw.optimized.32280_15.cpp:77) in function 'cipher' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_78_2' (../test/aes_raw.optimized.32280_15.cpp:78) in function 'cipher' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_136_1' (../test/aes_raw.optimized.32280_15.cpp:136) in function 'cipher' completely with a factor of 9.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_85_1' (../test/aes_raw.optimized.32280_15.cpp:85) in function 'cipher' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_86_2' (../test/aes_raw.optimized.32280_15.cpp:86) in function 'cipher' completely with a factor of 4.\nINFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_122_1' (../test/aes_raw.optimized.32280_15.cpp:122) in function 'cipher' completely with a factor of 4.\nINFO: [XFORM 203-102] Partitioning array 'state.0' automatically.\nINFO: [XFORM 203-102] Partitioning array 'state.1' automatically.\nINFO: [XFORM 203-102] Partitioning array 'state.2' automatically.\nINFO: [XFORM 203-102] Partitioning array 'state.3' automatically.\nINFO: [XFORM 203-102] Partitioning array 'state' (../test/aes_raw.optimized.32280_15.cpp:154) in dimension 1 automatically.\nINFO: [XFORM 203-102] Partitioning array 'state.0' (../test/aes_raw.optimized.32280_15.cpp:154) automatically.\nINFO: [XFORM 203-102] Partitioning array 'state.1' (../test/aes_raw.optimized.32280_15.cpp:154) automatically.\nINFO: [XFORM 203-102] Partitioning array 'state.2' (../test/aes_raw.optimized.32280_15.cpp:154) automatically.\nINFO: [XFORM 203-102] Partitioning array 'state.3' (../test/aes_raw.optimized.32280_15.cpp:154) automatically.\nINFO: [XFORM 203-101] Partitioning array 'RoundKey' (../test/aes_raw.optimized.32280_15.cpp:153) in dimension 1 with a cyclic factor 3.\nINFO: [XFORM 203-102] Partitioning array 'RoundKey.0' (../test/aes_raw.optimized.32280_15.cpp:153) automatically.\nINFO: [XFORM 203-102] Partitioning array 'RoundKey.1' (../test/aes_raw.optimized.32280_15.cpp:153) automatically.\nINFO: [XFORM 203-102] Partitioning array 'RoundKey.2' (../test/aes_raw.optimized.32280_15.cpp:153) automatically.\nINFO: [XFORM 203-11] Balancing expressions in function 'cipher' (../test/aes_raw.optimized.32280_15.cpp:79:30)...540 expression(s) balanced.\nINFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 281.814 MB.\nINFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 292.551 MB.\nINFO: [HLS 200-10] Starting hardware synthesis ...\nINFO: [HLS 200-10] Synthesizing 'aes_encrypt' ...\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'cipher' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-61] Pipelining function 'cipher'.\nINFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 11, function 'cipher'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 298.822 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 1.98 seconds. CPU system time: 0 seconds. Elapsed time: 1.97 seconds; current allocated memory: 305.041 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-42] -- Implementing module 'aes_encrypt' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [SCHED 204-11] Starting scheduling ...\nINFO: [SCHED 204-61] Pipelining function 'aes_encrypt'.\nWARNING: [HLS 200-885] The II Violation in module 'aes_encrypt' (function 'aes_encrypt'): Unable to schedule 'load' operation ('RoundKey[0][5]', ../test/aes_raw.optimized.32280_15.cpp:45) on array 'key' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'key'.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nWARNING: [HLS 200-875] II = 3 is infeasible due to multiple pipeline iteration latency = 11 and incompatible II = 2 of 'call' operation ('cipher_ret', ../test/aes_raw.optimized.32280_15.cpp:167) to 'cipher'.\nResolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-875.html\nWARNING: [HLS 200-885] The II Violation in module 'aes_encrypt' (function 'aes_encrypt'): Unable to schedule 'load' operation ('RoundKey[0][1]', ../test/aes_raw.optimized.32280_15.cpp:45) on array 'key' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'key'.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nWARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 11 and incompatible II = 2 of 'call' operation ('cipher_ret', ../test/aes_raw.optimized.32280_15.cpp:167) to 'cipher'.\nResolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-875.html\nWARNING: [HLS 200-885] The II Violation in module 'aes_encrypt' (function 'aes_encrypt'): Unable to schedule 'load' operation ('RoundKey[1][2]', ../test/aes_raw.optimized.32280_15.cpp:45) on array 'key' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'key'.\nResolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html\nWARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 11 and incompatible II = 2 of 'call' operation ('cipher_ret', ../test/aes_raw.optimized.32280_15.cpp:167) to 'cipher'.\nResolution: For help on HLS 200-875 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-875.html\nINFO: [SCHED 204-61] Discarding stage scheduling solution.\nINFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 8, Depth = 41, function 'aes_encrypt'\nINFO: [SCHED 204-11] Finished scheduling.\nINFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.25 seconds. CPU system time: 0 seconds. Elapsed time: 3.26 seconds; current allocated memory: 306.257 MB.\nINFO: [BIND 205-100] Starting micro-architecture generation ...\nINFO: [BIND 205-101] Performing variable lifetime analysis.\nINFO: [BIND 205-101] Exploring resource sharing.\nINFO: [BIND 205-101] Binding ...\nINFO: [BIND 205-100] Finished micro-architecture generation.\nINFO: [HLS 200-111] Finished Binding: CPU user time: 1.3 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 309.428 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'cipher' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cipher' pipeline 'cipher' pipeline type 'function pipeline'\nINFO: [RTGEN 206-100] Finished creating RTL model for 'cipher'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.84 seconds; current allocated memory: 321.310 MB.\nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [HLS 200-10] -- Generating RTL for module 'aes_encrypt' \nINFO: [HLS 200-10] ----------------------------------------------------------------\nINFO: [RTGEN 206-500] Setting interface mode on port 'aes_encrypt/key' to 'ap_memory'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'aes_encrypt/plaintext' to 'ap_memory'.\nINFO: [RTGEN 206-500] Setting interface mode on port 'aes_encrypt/ciphertext' to 'ap_memory'.\nINFO: [RTGEN 206-500] Setting interface mode on function 'aes_encrypt' to 'ap_ctrl_hs'.\nINFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'aes_encrypt' pipeline 'aes_encrypt' pipeline type 'function pipeline'\nINFO: [RTGEN 206-100] Finished creating RTL model for 'aes_encrypt'.\nINFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.11 seconds; current allocated memory: 357.891 MB.\nINFO: [RTMG 210-279] Implementing memory 'aes_encrypt_sbox' using auto ROMs.\nINFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 7.3 seconds; current allocated memory: 367.516 MB.\nINFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 372.561 MB.\nINFO: [VHDL 208-304] Generating VHDL RTL for aes_encrypt.\nINFO: [VLOG 209-307] Generating Verilog RTL for aes_encrypt.\nINFO: [HLS 200-789] **** Estimated Fmax: 448.63 MHz\nINFO: [HLS 200-111] Finished Command csynth_design CPU user time: 31.35 seconds. CPU system time: 0.65 seconds. Elapsed time: 31.71 seconds; current allocated memory: 372.548 MB.\nINFO: [HLS 200-112] Total CPU user time: 33.22 seconds. Total CPU system time: 1.14 seconds. Total elapsed time: 33.23 seconds; peak allocated memory: 372.561 MB.\nINFO: [Common 17-206] Exiting vitis_hls at Fri Nov 28 20:36:24 2025...\n\n"}