$date
	Fri Oct 07 09:44:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ANdecoder_tb $end
$var wire 8 ! Nc [7:0] $end
$var reg 12 " ANe [11:0] $end
$scope module D0 $end
$var wire 12 # ANe [11:0] $end
$var wire 4 $ not_mod_tri [3:0] $end
$var wire 4 % mod_tri [3:0] $end
$var wire 12 & error_bit [11:0] $end
$var wire 8 ' Nc [7:0] $end
$var wire 12 ( ANc [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10001111 (
b1011 '
b1 &
b1100 %
b11 $
b10001110 #
b10001110 "
b1011 !
$end
#10
b100 $
b10 &
b1011 !
b1011 '
b10001111 (
b1011 %
b10001101 "
b10001101 #
#20
b110 $
b100 &
b1011 !
b1011 '
b10001111 (
b1001 %
b10001011 "
b10001011 #
#30
b1010 $
b1000 &
b1011 !
b1011 '
b10001111 (
b101 %
b10000111 "
b10000111 #
#40
b1101 $
b10000000 &
b1011 !
b1011 '
b10001111 (
b10 %
b1111 "
b1111 #
#50
