Loading db file '/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_ss0p6v125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Tue Apr 29 22:35:24 2025
****************************************


Library(s) Used:

    saed14hvt_ss0p6v125c (File: /mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_ss0p6v125c.db)


Operating Conditions: ss0p6v125c   Library: saed14hvt_ss0p6v125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
cv32e40p_top           16000             saed14hvt_ss0p6v125c


Global Operating Voltage = 0.6  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cv32e40p_top                             23.276   37.093 1.79e+07   78.230 100.0
  core_i (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1_test_1)
                                         23.220   37.063 1.79e+07   78.142  99.9
    cs_registers_i (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_test_1)
                                          2.241    6.667 1.96e+06   10.873  13.9
      eq_1307 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_cmp6_0)
                                       1.74e-03 3.83e-03 4.77e+04 5.32e-02   0.1
      add_1387 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_2)
                                       2.76e-04 4.55e-04 6.72e+04 6.79e-02   0.1
      add_1387_G3 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_1)
                                       6.96e-06 1.05e-05 6.72e+04 6.72e-02   0.1
      add_1387_G4 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_0)
                                          0.000    0.000 6.72e+04 6.72e-02   0.1
    load_store_unit_i (cv32e40p_load_store_unit_PULP_OBI0_test_1)
                                          0.710    1.138 4.44e+05    2.292   2.9
      add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_test_1_DW01_add_0)
                                       1.20e-04 2.46e-03 1.01e+05    0.104   0.1
      mult_add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                       1.32e-02 3.82e-03 1.58e+04 3.28e-02   0.0
      data_obi_i (cv32e40p_obi_interface_TRANS_STABLE1)
                                          0.000    0.000    0.000    0.000   0.0
    ex_stage_i (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_test_1)
                                          0.604    1.787 7.17e+06    9.563  12.2
      mult_i (cv32e40p_mult_test_1)    3.69e-04 5.60e-02 4.88e+06    4.938   6.3
        add_0_root_add_0_root_add_271_4 (cv32e40p_mult_DW01_add_0)
                                          0.000    0.000 6.59e+04 6.59e-02   0.1
        add_1_root_add_0_root_add_271_4 (cv32e40p_mult_DW01_add_1)
                                          0.000    0.000 6.59e+04 6.59e-02   0.1
        add_3_root_add_271_4 (cv32e40p_mult_DW01_add_2)
                                          0.000    0.000 3.91e+04 3.91e-02   0.1
        add_2_root_add_271_4 (cv32e40p_mult_DW01_add_3)
                                          0.000    0.000 4.12e+04 4.12e-02   0.1
        mult_266 (cv32e40p_mult_DW02_mult_0)
                                          0.000    0.000 1.88e+05    0.188   0.2
        mult_267 (cv32e40p_mult_DW02_mult_1)
                                          0.000    0.000 1.88e+05    0.188   0.2
        mult_268 (cv32e40p_mult_DW02_mult_2)
                                          0.000    0.000 1.88e+05    0.188   0.2
        mult_269 (cv32e40p_mult_DW02_mult_3)
                                          0.000    0.000 1.88e+05    0.188   0.2
        add_0_root_add_0_root_add_224_2 (cv32e40p_mult_DW01_add_8)
                                          0.000    0.000 6.59e+04 6.59e-02   0.1
        mult_224 (cv32e40p_mult_DW02_mult_4)
                                       1.01e-04 9.22e-06 1.12e+06    1.119   1.4
        add_1_root_add_0_root_add_224_2 (cv32e40p_mult_DW01_add_10)
                                          0.000    0.000 6.59e+04 6.59e-02   0.1
        add_0_root_add_0_root_add_305_2 (cv32e40p_mult_DW01_add_11)
                                          0.000    0.000 6.59e+04 6.59e-02   0.1
        add_1_root_add_0_root_add_305_2 (cv32e40p_mult_DW01_add_12)
                                          0.000    0.000 6.59e+04 6.59e-02   0.1
        mult_300 (cv32e40p_mult_DW02_mult_5)
                                          0.000    0.000 6.44e+05    0.644   0.8
        mult_299 (cv32e40p_mult_DW02_mult_6)
                                          0.000    0.000 6.44e+05    0.644   0.8
        add_0_root_add_0_root_add_111_2 (cv32e40p_mult_DW01_add_15)
                                          0.000    0.000 7.00e+04 7.00e-02   0.1
        mult_110 (cv32e40p_mult_DW02_mult_7)
                                       4.78e-05 4.44e-06 6.48e+05    0.648   0.8
        add_1_root_add_0_root_add_111_2 (cv32e40p_mult_DW01_add_17)
                                          0.000    0.000 6.80e+04 6.80e-02   0.1
        sll_98 (cv32e40p_mult_DW01_ash_0)
                                          0.000    0.000 4.50e+04 4.50e-02   0.1
        sra_114 (cv32e40p_mult_DW_rash_1)
                                          0.000    0.000 9.81e+04 9.81e-02   0.1
      alu_i (cv32e40p_alu_test_1)         0.564    1.628 2.24e+06    4.432   5.7
        add_168 (cv32e40p_alu_DW01_add_2)
                                       8.91e-04 9.80e-04 7.07e+04 7.26e-02   0.1
        sll_812 (cv32e40p_alu_DW01_ash_1)
                                          0.000    0.000 3.28e+04 3.28e-02   0.0
        sll_813 (cv32e40p_alu_DW01_ash_0)
                                          0.000    0.000 9.97e+04 9.97e-02   0.1
        add_186 (cv32e40p_alu_DW01_add_1)
                                       2.51e-04 9.62e-04 6.50e+04 6.62e-02   0.1
        srl_300 (cv32e40p_alu_DW_rash_0)
                                       2.45e-03 2.30e-03 1.42e+05    0.146   0.2
        eq_343 (cv32e40p_alu_DW01_cmp6_4)
                                       2.66e-04 3.90e-04 2.75e+04 2.81e-02   0.0
        alu_div_i (cv32e40p_alu_div_test_1)
                                          0.487    1.588 6.69e+05    2.744   3.5
          r76 (cv32e40p_alu_div_DW01_cmp6_0)
                                       1.49e-03 2.76e-03 5.23e+04 5.65e-02   0.1
          sub_102 (cv32e40p_alu_div_DW01_sub_1)
                                          0.000    0.000 5.10e+04 5.10e-02   0.1
          add_109 (cv32e40p_alu_div_DW01_add_0)
                                       1.80e-04 8.15e-04 6.59e+04 6.69e-02   0.1
          sub_109 (cv32e40p_alu_div_DW01_sub_0)
                                       2.74e-04 6.83e-04 7.30e+04 7.40e-02   0.1
        ff_one_i (cv32e40p_ff_one)     7.48e-05 3.41e-05 3.29e+04 3.30e-02   0.0
        popcnt_i (cv32e40p_popcnt)     6.00e-04 7.15e-04 8.37e+04 8.50e-02   0.1
    id_stage_i (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1)
                                          7.570   20.243 6.56e+06   34.374  43.9
      add_575 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_test_1_DW01_add_2)
                                       3.22e-03 3.82e-02 9.82e+04    0.140   0.2
      r153 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_7)
                                       1.71e-02 2.11e-02 1.20e+05    0.159   0.2
      add_576 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_5)
                                       2.31e-02 2.14e-02 1.14e+05    0.158   0.2
      int_controller_i (cv32e40p_int_controller_PULP_SECURE0_test_1)
                                          0.101    0.455 8.35e+04    0.639   0.8
      controller_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0_test_1)
                                          0.186    0.345 2.21e+05    0.752   1.0
      decoder_i (cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1)
                                       5.27e-02 2.61e-02 1.65e+05    0.243   0.3
      register_file_i (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0_test_1)
                                          5.741   15.144 4.59e+06   25.474  32.6
    if_stage_i (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1)
                                          3.288    6.871 1.70e+06   11.856  15.2
      add_167 (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_test_1_DW01_add_0)
                                       1.18e-03 6.90e-03 9.06e+04 9.87e-02   0.1
      compressed_decoder_i (cv32e40p_compressed_decoder_FPU0_ZFINX0)
                                          0.448    0.297 1.06e+05    0.851   1.1
      aligner_i (cv32e40p_aligner_test_1)
                                          0.862    1.625 4.31e+05    2.917   3.7
        add_63 (cv32e40p_aligner_DW01_add_1)
                                       3.62e-03 1.20e-02 4.53e+04 6.10e-02   0.1
        add_64 (cv32e40p_aligner_DW01_add_0)
                                       3.46e-03 1.16e-02 4.38e+04 5.89e-02   0.1
      prefetch_buffer_i (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0_test_1)
                                          1.276    3.266 7.23e+05    5.264   6.7
        instruction_obi_i (cv32e40p_obi_interface_TRANS_STABLE0_test_1)
                                          0.391    1.200 2.58e+05    1.849   2.4
        fifo_i (cv32e40p_fifo_0_32_2_test_1)
                                          0.522    1.268 2.16e+05    2.006   2.6
        prefetch_controller_i (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_test_1)
                                          0.302    0.730 2.20e+05    1.252   1.6
          add_138 (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_DW01_add_0)
                                       3.52e-03 1.26e-02 4.39e+04 6.00e-02   0.1
    sleep_unit_i (cv32e40p_sleep_unit_COREV_CLUSTER0_test_1)
                                          8.738    0.345 9.30e+03    9.093  11.6
      core_clock_gate_i (cv32e40p_clock_gate)
                                          8.731    0.176 2.28e+03    8.910  11.4
  U2_mux2X1 (mux2X1_1)                 1.01e-02 4.39e-03  618.575 1.51e-02   0.0
  U1_mux2X1 (mux2X1_2)                    0.000 2.91e-03  616.775 3.52e-03   0.0
  U0_mux2X1 (mux2X1_0)                 4.61e-02 2.29e-02  618.575 6.96e-02   0.1
1
