verilog xil_defaultlib --include "/opt-ictp/Xilinx/arg2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../project1_part2.gen/sources_1/bd/bd_LabProject_part2/ipshared/f0b6/hdl/verilog" --include "../../../../project1_part2.gen/sources_1/bd/bd_LabProject_part2/ipshared/66be/hdl/verilog" --include "../../../../project1_part2.gen/sources_1/bd/bd_LabProject_part2/ipshared/ec67/hdl" --include "../../../../project1_part2.gen/sources_1/bd/bd_LabProject_part2/ipshared/7698" --include "../../../../project1_part2.gen/sources_1/bd/bd_LabProject_part2/ipshared/ee60/hdl" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/sim/bd_17fb.v" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_0/sim/bd_17fb_one_0.v" \

sv xil_defaultlib --include "/opt-ictp/Xilinx/arg2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../project1_part2.gen/sources_1/bd/bd_LabProject_part2/ipshared/f0b6/hdl/verilog" --include "../../../../project1_part2.gen/sources_1/bd/bd_LabProject_part2/ipshared/66be/hdl/verilog" --include "../../../../project1_part2.gen/sources_1/bd/bd_LabProject_part2/ipshared/ec67/hdl" --include "../../../../project1_part2.gen/sources_1/bd/bd_LabProject_part2/ipshared/7698" --include "../../../../project1_part2.gen/sources_1/bd/bd_LabProject_part2/ipshared/ee60/hdl" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_2/sim/bd_17fb_arsw_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_3/sim/bd_17fb_rsw_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_4/sim/bd_17fb_awsw_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_5/sim/bd_17fb_wsw_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_6/sim/bd_17fb_bsw_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_7/sim/bd_17fb_s00mmu_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_8/sim/bd_17fb_s00tr_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_9/sim/bd_17fb_s00sic_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_10/sim/bd_17fb_s00a2s_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_11/sim/bd_17fb_sarn_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_12/sim/bd_17fb_srn_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_13/sim/bd_17fb_sawn_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_14/sim/bd_17fb_swn_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_15/sim/bd_17fb_sbn_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_16/sim/bd_17fb_m00s2a_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_17/sim/bd_17fb_m00arn_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_18/sim/bd_17fb_m00rn_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_19/sim/bd_17fb_m00awn_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_20/sim/bd_17fb_m00wn_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_21/sim/bd_17fb_m00bn_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_22/sim/bd_17fb_m00e_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_23/sim/bd_17fb_m01s2a_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_24/sim/bd_17fb_m01arn_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_25/sim/bd_17fb_m01rn_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_26/sim/bd_17fb_m01awn_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_27/sim/bd_17fb_m01wn_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_28/sim/bd_17fb_m01bn_0.sv" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/bd_0/ip/ip_29/sim/bd_17fb_m01e_0.sv" \

verilog xil_defaultlib --include "/opt-ictp/Xilinx/arg2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../project1_part2.gen/sources_1/bd/bd_LabProject_part2/ipshared/f0b6/hdl/verilog" --include "../../../../project1_part2.gen/sources_1/bd/bd_LabProject_part2/ipshared/66be/hdl/verilog" --include "../../../../project1_part2.gen/sources_1/bd/bd_LabProject_part2/ipshared/ec67/hdl" --include "../../../../project1_part2.gen/sources_1/bd/bd_LabProject_part2/ipshared/7698" --include "../../../../project1_part2.gen/sources_1/bd/bd_LabProject_part2/ipshared/ee60/hdl" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_axi_smc_0/sim/bd_LabProject_part2_axi_smc_0.v" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_clk_wiz_1_0/bd_LabProject_part2_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_clk_wiz_1_0/bd_LabProject_part2_clk_wiz_1_0.v" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_triggerEnable_0/sim/bd_LabProject_part2_triggerEnable_0.v" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_trigger_edgeSelect_0/sim/bd_LabProject_part2_trigger_edgeSelect_0.v" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_util_vector_logic_0_0/sim/bd_LabProject_part2_util_vector_logic_0_0.v" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_xlconstant_0_0/sim/bd_LabProject_part2_xlconstant_0_0.v" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_util_vector_logic_0_1/sim/bd_LabProject_part2_util_vector_logic_0_1.v" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_processing_system7_0_0/sim/bd_LabProject_part2_processing_system7_0_0.v" \
"../../../bd/bd_LabProject_part2/ip/bd_LabProject_part2_pulseInvertFlag_0/sim/bd_LabProject_part2_pulseInvertFlag_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
