EESchema Schematic File Version 4
LIBS:edc-mux-board-fpga-cache
EELAYER 29 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 2 23
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L SW-Intel:10CL040YF484I7G U1
U 1 1 5CB1DD91
P 6050 2250
F 0 "U1" H 6050 2850 50  0000 C CNN
F 1 "10CL040YF484I7G" H 6050 2750 50  0000 C CNN
F 2 "SW-Intel:FBGA-484_23.0x23.0mm_Layout22x22_P1.0mm" H 8750 3150 50  0001 C CNN
F 3 "https://www.intel.com/content/www/us/en/programmable/products/fpga/cyclone-series/cyclone-10/cyclone-10-lp/support.html" H 8750 3150 50  0001 C CNN
	1    6050 2250
	1    0    0    -1  
$EndComp
$EndSCHEMATC
