<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width,initial-scale=1">
    <title>Untitled :: RISC-V ISA Documentation Library Antora Demo Site</title>
    <link rel="canonical" href="https://docs.riscv.org/isa/1/unpriv/zicond.html">
    <meta name="generator" content="Antora 3.1.10">
    <link rel="stylesheet" href="../../../_/css/site.css">
  </head>
  <body class="article">
<header class="header">
  <nav class="navbar">
    <div class="navbar-brand">
      <a class="navbar-item" href="https://docs.riscv.org">RISC-V ISA Documentation Library Antora Demo Site</a>
      <div class="navbar-item search hide-for-print">
        <div id="search-field" class="field">
          <input id="search-input" type="text" placeholder="Search the docs">
        </div>
      </div>
      <button class="navbar-burger" aria-controls="topbar-nav" aria-expanded="false" aria-label="Toggle main menu">
        <span></span>
        <span></span>
        <span></span>
      </button>
    </div>
    <div id="topbar-nav" class="navbar-menu">
      <div class="navbar-end">
      </div>
    </div>
  </nav>
</header>
<div class="body">
<div class="nav-container" data-component="isa" data-version="1">
  <aside class="nav">
    <div class="panels">
<div class="nav-panel-menu is-active" data-panel="menu">
  <nav class="nav-menu">
    <button class="nav-menu-toggle" aria-label="Toggle expand/collapse all" style="display: none"></button>
    <h3 class="title"><a href="../index.html">ISA Specifications</a></h3>
<ul class="nav-list">
  <li class="nav-item" data-depth="0">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">Volume I: RISC-V Unprivileged ISA Specification</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="colophon.html">Preface</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="intro.html">Introduction</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="rv32.html">RV32I Base Integer Instruction Set, Version 2.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="rv32e.html">RV32E and RV64E Base Integer Instruction Sets, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="rv64.html">RV64I Base Integer Instruction Set, Version 2.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="rv128.html">RV128I Base Integer Instruction Set, Version 1.7</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zifencei.html">"Zifencei" Extension for Instruction-Fetch Fence, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zicsr.html">"Zicsr", Extension for Control and Status Register (CSR) Instructions, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="counters.html">"Zicntr" and "Zihpm" Extensions for Counters, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zihintntl.html">"Zihintntl" Extension for Non-Temporal Locality Hints, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zihintpause.html">"Zihintpause" Extension for Pause Hint, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zimop.html">"Zimop" Extension for May-Be-Operations, Version 1.0</a>
  </li>
  <li class="nav-item is-current-page" data-depth="1">
    <a class="nav-link" href="zicond.html">"Zicond" Extension for Integer Conditional Operations, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="m-st-ext.html">"M" Extension for Integer Multiplication and Division, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="a-st-ext.html">"A" Extension for Atomic Instructions, Version 2.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zawrs.html">"Zawrs" Extension for Wait-on-Reservation-Set instructions, Version 1.01</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zacas.html">"Zacas" Extension for Atomic Compare-and-Swap (CAS) Instructions, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zabha.html">"Zabha" Extension for Byte and Halfword Atomic Memory Operations, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="rvwmo.html">RVWMO Memory Consistency Model, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="ztso-st-ext.html">"Ztso" Extension for Total Store Ordering, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="cmo.html">"CMO" Extensions for Base Cache Management Operation ISA, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="f-st-ext.html">"F" Extension for Single-Precision Floating-Point, Version 2.2</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="d-st-ext.html">"D" Extension for Double-Precision Floating-Point, Version 2.2</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="q-st-ext.html">"Q" Extension for Quad-Precision Floating-Point, Version 2.2</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zfh.html">"Zfh" and "Zfhmin" Extensions for Half-Precision Floating-Point, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="bfloat16.html">"BF16" Extensions for for BFloat16-precision Floating-Point, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zfa.html">"Zfa" Extension for Additional Floating-Point Instructions, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zfinx.html">"Zfinx", "Zdinx", "Zhinx", "Zhinxmin" Extensions for Floating-Point in Integer Registers, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="c-st-ext.html">"C" Extension for Compressed Instructions, Version 2.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="zc.html">"Zc*" Extension for Code Size Reduction, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="b-st-ext.html">"B" Extension for Bit Manipulation, Version 1.0.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="p-st-ext.html">"P" Extension for Packed-SIMD Instructions, Version 0.2</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="v-st-ext.html">"V" Standard Extension for Vector Operations, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="scalar-crypto.html">Cryptography Extensions: Scalar &amp; Entropy Source Instructions, Version 1.0.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="vector-crypto.html">Cryptography Extensions: Vector Instructions, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="unpriv-cfi.html">Control-flow Integrity (CFI)</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="rv-32-64g.html">RV32/64G Instruction Set Listings</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="extending.html">Extending RISC-V</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="naming.html">ISA Extension Naming Conventions</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="history.html">History and Acknowledgments</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="mm-eplan.html">Appendix A: RVWMO Explanatory Material, Version 0.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="mm-formal.html">Appendix B: Formal Memory Model Specifications, Version 0.1</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="vector-examples.html">Appendix C: Vector Assembly Code Examples</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="calling-convention.html">Appendix D: Calling Convention for Vector State (Not authoritative - Placeholder Only)</a>
  </li>
</ul>
  </li>
  <li class="nav-item" data-depth="0">
    <button class="nav-item-toggle"></button>
    <span class="nav-text">Volume II: RISC-V Privileged ISA Specification</span>
<ul class="nav-list">
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/priv-intro.html">Introduction</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/priv-csrs.html">Control and Status Registers (CSRs)</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/machine.html">Machine-Level ISA, Version 1.13</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/indirect-csr.html">"Smcsrind/Sscsrind" Indirect CSR Access, version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/smcntrpmf.html">"Smcntrpmf" Cycke and Instret Privilege Mode Filtering, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/rnmi.html">"Smrnmi" Extension for Resumable Non-Maskable Interrupts, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/smcdeleg.html">"Smcdeleg" Counter Delegation Extension, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/hypervisor.html">"H" Extension for Hypervisor Support, Version 1.0</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/priv-cfi.html">Control-flow Integrity(CFI)</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/priv-insns.html">RISC-V Privileged Instruction Set Listings</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/priv-history.html">History</a>
  </li>
  <li class="nav-item" data-depth="1">
    <a class="nav-link" href="../priv/bibliography.html">Bibliography</a>
  </li>
</ul>
  </li>
</ul>
  </nav>
</div>
<div class="nav-panel-explore" data-panel="explore">
  <div class="context">
    <span class="title">ISA Specifications</span>
    <span class="version">1</span>
  </div>
  <ul class="components">
    <li class="component is-current">
      <div class="title"><a href="../index.html">ISA Specifications</a></div>
      <ul class="versions">
        <li class="version is-current is-latest">
          <a href="../index.html">1</a>
        </li>
      </ul>
    </li>
    <li class="component">
      <div class="title"><a href="../../../riscv-library/0.1/index.html">RISC-V Documentation Library</a></div>
      <ul class="versions">
        <li class="version is-latest">
          <a href="../../../riscv-library/0.1/index.html">0.1</a>
        </li>
      </ul>
    </li>
  </ul>
</div>
    </div>
  </aside>
</div>
<main class="article">
<div class="toolbar" role="navigation">
<button class="nav-toggle"></button>
  <a href="../../../riscv-library/0.1/index.html" class="home-link"></a>
<nav class="breadcrumbs" aria-label="breadcrumbs">
  <ul>
    <li><a href="../index.html">ISA Specifications</a></li>
    <li>Volume I: RISC-V Unprivileged ISA Specification</li>
    <li><a href="zicond.html">"Zicond" Extension for Integer Conditional Operations, Version 1.0.0</a></li>
  </ul>
</nav>
<div class="edit-this-page"><a href="https://github.com/riscv/riscv-isa-manual/edit/antora-refactor/modules/unpriv/pages/zicond.adoc">Edit this Page</a></div>
</div>
  <div class="content">
<aside class="toc sidebar" data-title="Contents" data-levels="2">
  <div class="toc-menu"></div>
</aside>
<article class="doc">
<div class="sect1">
<h2 id="Zicond"><a class="anchor" href="#Zicond"></a>"Zicond" Extension for Integer Conditional Operations, Version 1.0.0</h2>
<div class="sectionbody">
<div class="sect2">
<h3 id="intro"><a class="anchor" href="#intro"></a>Introduction</h3>
<div class="paragraph">
<p>The Zicond extension defines a simple solution that provides most of the benefit and all of the flexibility one would desire to support conditional arithmetic and conditional-select/move operations, while remaining true to the RISC-V design philosophy.
The instructions follow the format for R-type instructions with 3 operands (i.e., 2 source operands and 1 destination operand).
Using these instructions, branchless sequences can be implemented (typically in two-instruction sequences) without the need for instruction fusion, special provisions during the decoding of architectural instructions, or other microarchitectural provisions.</p>
</div>
<div class="paragraph">
<p>One of the shortcomings of RISC-V, compared to competing instruction set architectures, is the absence of conditional operations to support branchless code-generation: this includes conditional arithmetic, conditional select and conditional move operations.
The design principles of RISC-V (e.g. the absence of an instruction-format that supports 3 source registers and an output register) make it unlikely that direct equivalents of the competing instructions will be introduced.</p>
</div>
<div class="paragraph">
<p>Yet, low-cost conditional instructions are a desirable feature as they allow the replacement of branches in a broad range of suitable situations (whether the branch turns out to be unpredictable or predictable) so as to reduce the capacity and aliasing pressures on BTBs and branch predictors, and to allow for longer basic blocks (for both the hardware and the compiler to work with).</p>
</div>
</div>
<div class="sect2">
<h3 id="_zicond_specification"><a class="anchor" href="#_zicond_specification"></a>Zicond specification</h3>
<div class="paragraph">
<p>The "Conditional" operations extension provides a simple solution that provides most of the benefit and all of the flexibility one would desire to support conditional arithmetic and conditional-select/move operations, while remaining true to the RISC-V design philosophy.
The instructions follow the format for R-type instructions with 3 operands (i.e., 2 source operands and 1 destination operand).
Using these instructions, branchless sequences can be implemented (typically in two-instruction sequences) without the need for instruction fusion, special provisions during the decoding of architectural instructions, or other microarchitectural provisions.</p>
</div>
<div class="paragraph">
<p>The following instructions comprise the Zicond extension:</p>
</div>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 7.1428%;">
<col style="width: 7.1428%;">
<col style="width: 28.5714%;">
<col style="width: 57.143%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-center valign-top">RV32</th>
<th class="tableblock halign-center valign-top">RV64</th>
<th class="tableblock halign-left valign-top">Mnemonic</th>
<th class="tableblock halign-left valign-top">Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">czero.eqz <em>rd</em>, <em>rs1</em>, <em>rs2</em></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><a href="#insns-czero-eqz">Conditional zero, if condition is equal to zero</a></p></td>
</tr>
<tr>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-center valign-top"><p class="tableblock">&#10003;</p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock">czero.nez <em>rd</em>, <em>rs1</em>, <em>rs2</em></p></td>
<td class="tableblock halign-left valign-top"><p class="tableblock"><a href="#insns-czero-nez">Conditional zero, if condition is nonzero</a></p></td>
</tr>
</tbody>
</table>
<div class="admonitionblock note">
<table>
<tr>
<td class="icon">
<i class="fa icon-note" title="Note"></i>
</td>
<td class="content">
<div class="paragraph">
<p>Architecture Comment: defining additional comparisons, in addition to equal-to-zero and not-equal-to-zero, does not offer a benefit due to the lack of immediates or an additional register operand that the comparison takes place against.</p>
</div>
</td>
</tr>
</table>
</div>
<div class="paragraph">
<p>Based on these two instructions, synthetic instructions (i.e., short instruction sequences) for the following <strong>conditional arithmetic</strong> operations are supported:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>conditional add, if zero</p>
</li>
<li>
<p>conditional add, if non-zero</p>
</li>
<li>
<p>conditional subtract, if zero</p>
</li>
<li>
<p>conditional subtract, if non-zero</p>
</li>
<li>
<p>conditional bitwise-and, if zero</p>
</li>
<li>
<p>conditional bitwise-and, if non-zero</p>
</li>
<li>
<p>conditional bitwise-or, if zero</p>
</li>
<li>
<p>conditional bitwise-or, if non-zero</p>
</li>
<li>
<p>conditional bitwise-xor, if zero</p>
</li>
<li>
<p>conditional bitwise-xor, if non-zero</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>Additionally, the following <strong>conditional select</strong> instructions are supported:</p>
</div>
<div class="ulist">
<ul>
<li>
<p>conditional-select, if zero</p>
</li>
<li>
<p>conditional-select, if non-zero</p>
</li>
</ul>
</div>
<div class="paragraph">
<p>More complex conditions, such as comparisons against immediates, registers, single-bit tests, comparisons against ranges, etc. can be realized by composing these new instructions with existing instructions.</p>
</div>
</div>
<div class="sect2">
<h3 id="_instructions_in_alphabetical_order"><a class="anchor" href="#_instructions_in_alphabetical_order"></a>Instructions (in alphabetical order)</h3>
<div class="sect3">
<h4 id="insns-czero-eqz"><a class="anchor" href="#insns-czero-eqz"></a>czero.eqz</h4>
<div class="dlist">
<dl>
<dt class="hdlist1">Synopsis</dt>
<dd>
<p>Moves zero to a register <em>rd</em>, if the condition <em>rs2</em> is equal to zero, otherwise moves <em>rs1</em> to <em>rd</em>.</p>
</dd>
<dt class="hdlist1">Mnemonic</dt>
<dd>
<p>czero.eqz <em>rd</em>, <em>rs1</em>, <em>rs2</em></p>
</dd>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt4rmUgCCaoWkzJJiKwUFcx2FvMTcVCsFgwpjYx2FxJKSIiuFaHX_APVYhVodVLWmMLXqRSnqGLLGCJNMEQY5R7kG-eu5Bkapx-IxrthQHaGlLDGnNBW_9cVGSOqT8_NSMksy8_Ow6EHynjmaoyCqY2sBYZZM-g==" alt="svg">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>If <em>rs2</em> contains the value zero, this instruction writes the value zero to <em>rd</em>.  Otherwise, this instruction copies the contents of <em>rs1</em> to <em>rd</em>.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>This instruction carries a syntactic dependency from both <em>rs1</em> and <em>rs2</em> to <em>rd</em>.
Furthermore, if the Zkt extension is implemented, this instruction&#8217;s timing is independent of the data values in <em>rs1</em> and <em>rs2</em>.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">SAIL code</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-sail hljs" data-lang="sail">  let condition = X(rs2);
  result : xlenbits = if (condition == zeros()) then zeros()
                                                else X(rs1);
  X(rd) = result;</code></pre>
</div>
</div>
<div style="page-break-after: always;"></div>
</div>
<div class="sect3">
<h4 id="insns-czero-nez"><a class="anchor" href="#insns-czero-nez"></a>czero.nez</h4>
<div class="dlist">
<dl>
<dt class="hdlist1">Synopsis</dt>
<dd>
<p>Moves zero to a register <em>rd</em>, if the condition <em>rs2</em> is nonzero, otherwise moves <em>rs1</em> to <em>rd</em>.</p>
</dd>
<dt class="hdlist1">Mnemonic</dt>
<dd>
<p>czero.nez <em>rd</em>, <em>rs1</em>, <em>rs2</em></p>
</dd>
<dt class="hdlist1">Encoding</dt>
</dl>
</div>
<div class="imageblock kroki">
<div class="content">
<img src="https://kroki.io/wavedrom/svg/eNqrLkpNt4rmUgCCaoWkzJJiKwUFcx2FvMTcVCsFgwpjYx2FxJKSIiuFaHX_APVYhVodVLWmMLXqRSnqGLLGCJPMEQY5R7kG-ev5uUapx-IxrthQHaGlLDGnNBW_9cVGSOqT8_NSMksy8_Ow6DHH7SiI6thaAGEoTPk=" alt="svg">
</div>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">Description</dt>
<dd>
<p>If <em>rs2</em> contains a nonzero value, this instruction writes the value zero to <em>rd</em>.  Otherwise, this instruction copies the contents of <em>rs1</em> to <em>rd</em>.</p>
</dd>
</dl>
</div>
<div class="paragraph">
<p>This instruction carries a syntactic dependency from both <em>rs1</em> and <em>rs2</em> to <em>rd</em>.
Furthermore, if the Zkt extension is implemented, this instruction&#8217;s timing is independent of the data values in <em>rs1</em> and <em>rs2</em>.</p>
</div>
<div class="dlist">
<dl>
<dt class="hdlist1">SAIL code</dt>
</dl>
</div>
<div class="listingblock">
<div class="content">
<pre class="highlightjs highlight"><code class="language-sail hljs" data-lang="sail">  let condition = X(rs2);
  result : xlenbits = if (condition != zeros()) then zeros()
                                                else X(rs1);
  X(rd) = result;</code></pre>
</div>
</div>
</div>
</div>
<div class="sect2">
<h3 id="_usage_examples"><a class="anchor" href="#_usage_examples"></a>Usage examples</h3>
<div class="paragraph">
<p>The instructions from this extension can be used to construct sequences that perform conditional-arithmetic, conditional-bitwise-logical, and conditional-select operations.</p>
</div>
<div class="sect3">
<h4 id="_instruction_sequences"><a class="anchor" href="#_instruction_sequences"></a>Instruction sequences</h4>
<table class="tableblock frame-all grid-all stretch">
<colgroup>
<col style="width: 44.4444%;">
<col style="width: 33.3333%;">
<col style="width: 22.2223%;">
</colgroup>
<thead>
<tr>
<th class="tableblock halign-left valign-top">Operation</th>
<th class="tableblock halign-left valign-middle">Instruction sequence</th>
<th class="tableblock halign-center valign-top">Length</th>
</tr>
</thead>
<tbody>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Conditional add, if zero</strong><br>
<code>rd = (rc == 0) ? (rs1 + rs2) : rs1</code></p></td>
<td class="tableblock halign-left valign-middle"><div class="literal"><pre>czero.nez  rd, rs2, rc
add        rd, rs1, rd</pre></div></td>
<td class="tableblock halign-center valign-middle" rowspan="8"><p class="tableblock">2 insns</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Conditional add, if non-zero</strong><br>
<code>rd = (rc != 0) ? (rs1 + rs2) : rs1</code></p></td>
<td class="tableblock halign-left valign-middle"><div class="literal"><pre>czero.eqz  rd, rs2, rc
add        rd, rs1, rd</pre></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Conditional subtract, if zero</strong><br>
<code>rd = (rc == 0) ? (rs1 - rs2) : rs1</code></p></td>
<td class="tableblock halign-left valign-middle"><div class="literal"><pre>czero.nez  rd, rs2, rc
sub        rd, rs1, rd</pre></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Conditional subtract, if non-zero</strong><br>
<code>rd = (rc != 0) ? (rs1 - rs2) : rs1</code></p></td>
<td class="tableblock halign-left valign-middle"><div class="literal"><pre>czero.eqz  rd, rs2, rc
sub        rd, rs1, rd</pre></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Conditional bitwise-or, if zero</strong><br>
<code>rd = (rc == 0) ? (rs1 | rs2) : rs1</code></p></td>
<td class="tableblock halign-left valign-middle"><div class="literal"><pre>czero.nez  rd, rs2, rc
or         rd, rs1, rd</pre></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Conditional bitwise-or, if non-zero</strong><br>
<code>rd = (rc != 0) ? (rs1 | rs2) : rs1</code></p></td>
<td class="tableblock halign-left valign-middle"><div class="literal"><pre>czero.eqz  rd, rs2, rc
or         rd, rs1, rd</pre></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Conditional bitwise-xor, if zero</strong><br>
<code>rd = (rc == 0) ? (rs1 ^ rs2) : rs1</code></p></td>
<td class="tableblock halign-left valign-middle"><div class="literal"><pre>czero.nez  rd, rs2, rc
xor        rd, rs1, rd</pre></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Conditional bitwise-xor, if non-zero</strong><br>
<code>rd = (rc != 0) ? (rs1 ^ rs2) : rs1</code></p></td>
<td class="tableblock halign-left valign-middle"><div class="literal"><pre>czero.eqz  rd, rs2, rc
xor        rd, rs1, rd</pre></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Conditional bitwise-and, if zero</strong><br>
<code>rd = (rc == 0) ? (rs1 &amp; rs2) : rs1</code></p></td>
<td class="tableblock halign-left valign-middle"><div class="literal"><pre>and        rd, rs1, rs2
czero.eqz  rtmp, rs1, rc
or         rd, rd, rtmp</pre></div></td>
<td class="tableblock halign-center valign-middle" rowspan="4"><p class="tableblock">3 insns<br>
(requires 1 temporary)</p></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Conditional bitwise-and, if non-zero</strong><br>
<code>rd = (rc != 0) ? (rs1 &amp; rs2) : rs1</code></p></td>
<td class="tableblock halign-left valign-middle"><div class="literal"><pre>and        rd, rs1, rs2
czero.nez  rtmp, rs1, rc
or         rd, rd, rtmp</pre></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Conditional select, if zero</strong><br>
<code>rd = (rc == 0) ? rs1 : rs2</code></p></td>
<td class="tableblock halign-left valign-middle"><div class="literal"><pre>czero.nez  rd, rs1, rc
czero.eqz  rtmp, rs2, rc
or         rd, rd, rtmp</pre></div></td>
</tr>
<tr>
<td class="tableblock halign-left valign-top"><p class="tableblock"><strong>Conditional select, if non-zero</strong><br>
<code>rd = (rc != 0) ? rs1 : rs2</code></p></td>
<td class="tableblock halign-left valign-middle"><div class="literal"><pre>czero.eqz  rd, rs1, rc
czero.nez  rtmp, rs2, rc
or         rd, rd, rtmp</pre></div></td>
</tr>
</tbody>
</table>
</div>
</div>
</div>
</div>
</article>
  </div>
</main>
</div>
<footer class="hidden">
</footer><script id="site-script" src="../../../_/js/site.js" data-ui-root-path="../../../_"></script>
<script async src="../../../_/js/vendor/highlight.js"></script>
<script src="../../../_/js/vendor/lunr.js"></script>
<script src="../../../_/js/search-ui.js" id="search-ui-script" data-site-root-path="../../.." data-snippet-length="100" data-stylesheet="../../../_/css/search.css"></script>
<script async src="../../../search-index.js"></script>
  </body>
</html>
