<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1239</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:8px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1239-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1239.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:769px;white-space:nowrap" class="ft00">Vol. 3C&#160;33-1</p>
<p style="position:absolute;top:96px;left:699px;white-space:nowrap" class="ft01">CHAPTER 33</p>
<p style="position:absolute;top:120px;left:84px;white-space:nowrap" class="ft01">HANDLING BOUNDARY CONDITIONS&#160;IN A VIRTUAL MACHINE MONITOR</p>
<p style="position:absolute;top:196px;left:68px;white-space:nowrap" class="ft02">33.1 OVERVIEW</p>
<p style="position:absolute;top:232px;left:68px;white-space:nowrap" class="ft07">This chapter describes what a VMM must&#160;consider when handling exceptions, interrupts, error conditions, and tran-<br/>sitions between activity&#160;states.</p>
<p style="position:absolute;top:304px;left:68px;white-space:nowrap" class="ft02">33.2&#160;</p>
<p style="position:absolute;top:304px;left:147px;white-space:nowrap" class="ft02">INTERRUPT HANDLING IN VMX OPERATION&#160;</p>
<p style="position:absolute;top:340px;left:68px;white-space:nowrap" class="ft03">The&#160;following bullets&#160;summarize&#160;VMX support for handling&#160;interrupts:</p>
<p style="position:absolute;top:362px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:363px;left:93px;white-space:nowrap" class="ft07"><b>Control of processor exceptions</b>.&#160;The VMM&#160;can get control on&#160;specific&#160;guest&#160;exceptions&#160;through the&#160;<br/>exception-bitmap in&#160;the guest controlling&#160;VMCS. The&#160;exception bitmap is&#160;a 32-bit&#160;field that&#160;allows&#160;the VMM&#160;to&#160;<br/>specify processor behavior&#160;on specific&#160;exceptions (including&#160;traps,&#160;faults, and aborts). Setting&#160;a specific bit in&#160;<br/>the&#160;exception bitmap implies VM exits will be generated when the&#160;corresponding exception&#160;occurs. Any&#160;<br/>exceptions that are programmed&#160;not&#160;to cause&#160;VM exits&#160;are delivered&#160;directly to&#160;the guest through the&#160;guest&#160;<br/>IDT.&#160;The exception&#160;bitmap also&#160;controls execution of relevant instructions&#160;such as&#160;BOUND,&#160;INTO&#160;and INT3. VM&#160;<br/>exits on page-faults are&#160;treated&#160;in&#160;such a&#160;way&#160;the&#160;page-fault&#160;error code is&#160;qualified through&#160;the page-fault-<br/>error-code&#160;mask and&#160;match fields&#160;in the&#160;VMCS.&#160;</p>
<p style="position:absolute;top:500px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:501px;left:93px;white-space:nowrap" class="ft07"><b>Control&#160;over triple faults</b>.&#160;If a fault&#160;occurs&#160;while attempting&#160;to&#160;call a&#160;double-fault handler in the&#160;guest and&#160;<br/>that&#160;fault is&#160;not&#160;configured&#160;to cause&#160;a VM&#160;exit in the&#160;exception bitmap,&#160;the&#160;resulting&#160;triple&#160;fault causes&#160;a&#160;<br/>VM&#160;exit.&#160;</p>
<p style="position:absolute;top:556px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:556px;left:93px;white-space:nowrap" class="ft07"><b>Control&#160;of external&#160;interrupts</b>.&#160;VMX&#160;allows&#160;both&#160;host and&#160;guest&#160;control of external&#160;interrupts&#160;through&#160;the&#160;<br/>“external-interrupt exiting” VM execution&#160;control. If the&#160;control is 0,&#160;external-interrupts do not cause&#160;VM exits&#160;<br/>and&#160;the interrupt delivery is&#160;masked&#160;by&#160;the guest programmed&#160;RFLAGS.IF&#160;value.</p>
<p style="position:absolute;top:587px;left:639px;white-space:nowrap" class="ft06">1</p>
<p style="position:absolute;top:589px;left:645px;white-space:nowrap" class="ft03">&#160;If the&#160;control is&#160;1,&#160;external-</p>
<p style="position:absolute;top:606px;left:93px;white-space:nowrap" class="ft07">interrupts causes&#160;VM exits&#160;and are&#160;not masked&#160;by&#160;RFLAGS.IF.&#160;The&#160;VMM can&#160;identify VM&#160;exits due to external&#160;<br/>interrupts by&#160;checking the&#160;exit reason&#160;for&#160;an “external interrupt” (value&#160;=&#160;1).</p>
<p style="position:absolute;top:644px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:645px;left:93px;white-space:nowrap" class="ft08"><b>Control&#160;of other events</b>. There&#160;is a&#160;pin-based VM-execution&#160;control that controls system behavior (exit or&#160;no-<br/>exit) for NMI events.&#160;Most&#160;VMM usages&#160;will need handling of&#160;NMI external&#160;events in&#160;the VMM&#160;and hence&#160;will&#160;<br/>specify&#160;host control of&#160;these events.<br/>Some processors also support a&#160;pin-based VM-execution control called&#160;“virtual&#160;NMIs.”&#160;When&#160;this control is set,&#160;<br/>NMIs cause VM&#160;exits, but the&#160;processor tracks guest readiness for virtual NMIs. This control interacts with the&#160;<br/>“NMI-window exiting”&#160;VM-execution&#160;control (see below).<br/>INIT and&#160;SIPI events always cause VM exits.</p>
<p style="position:absolute;top:778px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:778px;left:93px;white-space:nowrap" class="ft07"><b>Acknowledge interrupt on exit</b>. The&#160;“acknowledge interrupt on exit”&#160;VM-exit control&#160;in the&#160;controlling VMCS&#160;<br/>controls processor behavior&#160;for external interrupt acknowledgement. If the control&#160;is 1,&#160;the processor acknowl-<br/>edges the interrupt controller&#160;to acquire&#160;the interrupt vector upon&#160;VM exit, and stores&#160;the vector&#160;in the VM-exit&#160;<br/>interruption-information field.&#160;If&#160;the control&#160;is 0, the&#160;external interrupt&#160;is not&#160;acknowledged&#160;during&#160;VM&#160;exit.&#160;<br/>Since RFLAGS.IF is automatically cleared on VM exits due to external interrupts, VMM re-enabling of interrupts&#160;<br/>(setting&#160;RFLAGS.IF&#160;=&#160;1) initiates the&#160;external interrupt&#160;acknowledgement&#160;and&#160;vectoring of the&#160;external&#160;<br/>interrupt through the monitor/host&#160;IDT.</p>
<p style="position:absolute;top:899px;left:68px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:900px;left:93px;white-space:nowrap" class="ft07"><b>Event-masking Support</b>. VMX captures&#160;the&#160;masking&#160;conditions of&#160;specific&#160;events while in&#160;VMX non-root&#160;<br/>operation through the&#160;interruptibility-state&#160;field in&#160;the guest-state&#160;area of&#160;the VMCS.<br/>This&#160;feature allows proper&#160;virtualization of various interrupt blocking&#160;states, such&#160;as:&#160;(a) blocking&#160;of external&#160;<br/>interrupts for the instruction following STI; (b) blocking&#160;of interrupts for the instruction following a MOV-SS&#160;or&#160;<br/>POP-SS&#160;instruction; (c)&#160;SMI blocking&#160;of subsequent SMIs&#160;until&#160;the next&#160;execution of RSM;&#160;and&#160;(d) NMI/SMI&#160;<br/>blocking of NMIs until the next&#160;execution&#160;of&#160;IRET&#160;or&#160;RSM.</p>
<p style="position:absolute;top:1021px;left:68px;white-space:nowrap" class="ft03">1.&#160;This&#160;chapter&#160;uses the&#160;notation&#160;RAX, RIP,&#160;RSP,&#160;RFLAGS, etc.&#160;for processor registers because most&#160;processors&#160;that&#160;support VMX oper-</p>
<p style="position:absolute;top:1038px;left:89px;white-space:nowrap" class="ft03">ation&#160;also&#160;support Intel 64&#160;architecture.&#160;For processors that&#160;do not support Intel 64&#160;architecture,&#160;this notation refers&#160;to&#160;the&#160;32-bit&#160;</p>
<p style="position:absolute;top:1054px;left:89px;white-space:nowrap" class="ft03">forms of&#160;those&#160;registers (EAX, EIP,&#160;ESP,&#160;EFLAGS, etc.).</p>
</div>
</body>
</html>
