

================================================================
== Vitis HLS Report for 'conv3_Pipeline_CLEARW4'
================================================================
* Date:           Sat Nov  4 22:43:37 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- CLEARW  |      255|      255|         1|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     46|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|     73|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln72_1_fu_64_p2  |         +|   0|  0|  15|           8|           1|
    |add_ln74_fu_74_p2    |         +|   0|  0|  16|           9|           8|
    |icmp_ln72_fu_58_p2   |      icmp|   0|  0|  15|           8|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  46|          25|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_w  |   9|          2|    8|         16|
    |w_2_fu_32           |   9|          2|    8|         16|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  27|          6|   17|         34|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |w_2_fu_32    |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 10|   0|   10|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_CLEARW4|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_CLEARW4|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_CLEARW4|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_CLEARW4|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_CLEARW4|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_CLEARW4|  return value|
|output_fm_buffer_0_address0  |  out|   10|   ap_memory|      output_fm_buffer_0|         array|
|output_fm_buffer_0_ce0       |  out|    1|   ap_memory|      output_fm_buffer_0|         array|
|output_fm_buffer_0_we0       |  out|    1|   ap_memory|      output_fm_buffer_0|         array|
|output_fm_buffer_0_d0        |  out|   32|   ap_memory|      output_fm_buffer_0|         array|
+-----------------------------+-----+-----+------------+------------------------+--------------+

