// Seed: 1565633954
module module_0 (
    input uwire id_0,
    input wand  id_1
);
  logic [-1 : 1] id_3;
  ;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1
    , id_3
);
  initial begin : LABEL_0
    if (1 - 1) id_3 <= id_0;
    else id_3 <= id_0;
    id_1 <= 1'b0 < id_3;
  end
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire id_4;
endmodule
module module_2 #(
    parameter id_4 = 32'd96
) (
    output wire id_0,
    output tri id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 _id_4,
    input supply1 id_5,
    output wire id_6,
    input wire id_7,
    output wand id_8,
    output tri0 id_9,
    output wor id_10,
    output supply1 id_11,
    input supply0 id_12,
    output supply0 id_13,
    input uwire id_14,
    output tri id_15,
    input wand id_16,
    output wor id_17
);
  localparam id_19 = -1;
  module_0 modCall_1 (
      id_3,
      id_16
  );
  logic [id_4 : 1] \id_20 ;
  ;
endmodule
