<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: UartAxiLiteMasterTb.sim Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classUartAxiLiteMasterTb_1_1sim.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Functions">Functions</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Procedures">Procedures</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Shared_20Variables">Shared Variables</a> &#124;
<a href="#Signals">Signals</a>  </div>
  <div class="headertitle"><div class="title">UartAxiLiteMasterTb.sim Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<b>Architecture &gt;&gt; </b><a class="el" href="classUartAxiLiteMasterTb_1_1sim.html">UartAxiLiteMasterTb::sim</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Functions" name="Functions"></a>
Functions</h2></td></tr>
 <tr class="memitem:ae19aa7ca8a5128241c9b6e4a622864b8" id="r_ae19aa7ca8a5128241c9b6e4a622864b8"><td class="memItemLeft" align="right" valign="top"><a id="ae19aa7ca8a5128241c9b6e4a622864b8" name="ae19aa7ca8a5128241c9b6e4a622864b8"></a>
<b><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#ae19aa7ca8a5128241c9b6e4a622864b8">hexStrToSlv</a><b> ( </b><b><span class="vhdlchar">s: </span><span class="stringliteral">in </span><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></b><b> )</b></td></tr>
<tr class="memitem:ae19aa7ca8a5128241c9b6e4a622864b8" id="r_ae19aa7ca8a5128241c9b6e4a622864b8"><td class="memItemLeft" align="right" valign="top"><a id="ae19aa7ca8a5128241c9b6e4a622864b8" name="ae19aa7ca8a5128241c9b6e4a622864b8"></a>
<b><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#ae19aa7ca8a5128241c9b6e4a622864b8">hexStrToSlv</a><b> ( </b><b><span class="vhdlchar">s: </span><span class="stringliteral">in </span><b><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></b><b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a05a671c66aefea124cc08b76ea6d30bb" id="r_a05a671c66aefea124cc08b76ea6d30bb"><td class="memItemLeft" align="right" valign="top"><a id="a05a671c66aefea124cc08b76ea6d30bb" name="a05a671c66aefea124cc08b76ea6d30bb"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a05a671c66aefea124cc08b76ea6d30bb">test</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:a05a671c66aefea124cc08b76ea6d30bb" id="r_a05a671c66aefea124cc08b76ea6d30bb"><td class="memItemLeft" align="right" valign="top"><a id="a05a671c66aefea124cc08b76ea6d30bb" name="a05a671c66aefea124cc08b76ea6d30bb"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a05a671c66aefea124cc08b76ea6d30bb">test</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Procedures" name="Procedures"></a>
Procedures</h2></td></tr>
 <tr class="memitem:aa02f18b52d8a0074372055fdc009ce9d" id="r_aa02f18b52d8a0074372055fdc009ce9d"><td class="memItemLeft" align="right" valign="top"><a id="aa02f18b52d8a0074372055fdc009ce9d" name="aa02f18b52d8a0074372055fdc009ce9d"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#aa02f18b52d8a0074372055fdc009ce9d">sendString</a>( <b><span class="vhdlchar"> </span><span class="vhdlchar">s: </span><span class="stringliteral"></span> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></b> )</td></tr>
<tr class="memitem:aecbb0290d30414a6fd37506bcf3530c3" id="r_aecbb0290d30414a6fd37506bcf3530c3"><td class="memItemLeft" align="right" valign="top"><a id="aecbb0290d30414a6fd37506bcf3530c3" name="aecbb0290d30414a6fd37506bcf3530c3"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#aecbb0290d30414a6fd37506bcf3530c3">receiveString</a>( <b><span class="vhdlchar"> </span><span class="vhdlchar">s: </span><span class="stringliteral"></span> <b><span class="keywordflow">inout</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></b> )</td></tr>
<tr class="memitem:aaecf574c79d08312050f5636b4cc5397" id="r_aaecf574c79d08312050f5636b4cc5397"><td class="memItemLeft" align="right" valign="top"><a id="aaecf574c79d08312050f5636b4cc5397" name="aaecf574c79d08312050f5636b4cc5397"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#aaecf574c79d08312050f5636b4cc5397">uartRegWrite</a>( <b><span class="vhdlchar"> </span><span class="vhdlchar">wrAddr: </span><span class="stringliteral"></span> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><b>,<span class="vhdlchar"> </span><span class="vhdlchar">wrData: </span><span class="stringliteral"></span> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> )</td></tr>
<tr class="memitem:a7a15d6fbdd09748c3373bb3a6f2eba43" id="r_a7a15d6fbdd09748c3373bb3a6f2eba43"><td class="memItemLeft" align="right" valign="top"><a id="a7a15d6fbdd09748c3373bb3a6f2eba43" name="a7a15d6fbdd09748c3373bb3a6f2eba43"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a7a15d6fbdd09748c3373bb3a6f2eba43">uartRegRead</a>( <b><span class="vhdlchar"> </span><span class="vhdlchar">rdAddr: </span><span class="stringliteral"></span> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><b>,<span class="vhdlchar"> </span><span class="vhdlchar">rdData: </span><span class="stringliteral"></span> <b><span class="keywordflow">inout</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> )</td></tr>
<tr class="memitem:aa02f18b52d8a0074372055fdc009ce9d" id="r_aa02f18b52d8a0074372055fdc009ce9d"><td class="memItemLeft" align="right" valign="top"><a id="aa02f18b52d8a0074372055fdc009ce9d" name="aa02f18b52d8a0074372055fdc009ce9d"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#aa02f18b52d8a0074372055fdc009ce9d">sendString</a>( <b><span class="vhdlchar"> </span><span class="vhdlchar">s: </span><span class="stringliteral"></span> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></b> )</td></tr>
<tr class="memitem:aecbb0290d30414a6fd37506bcf3530c3" id="r_aecbb0290d30414a6fd37506bcf3530c3"><td class="memItemLeft" align="right" valign="top"><a id="aecbb0290d30414a6fd37506bcf3530c3" name="aecbb0290d30414a6fd37506bcf3530c3"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#aecbb0290d30414a6fd37506bcf3530c3">receiveString</a>( <b><span class="vhdlchar"> </span><span class="vhdlchar">s: </span><span class="stringliteral"></span> <b><span class="keywordflow">inout</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordtype">string</span><span class="vhdlchar"> </span></b></b> )</td></tr>
<tr class="memitem:aaecf574c79d08312050f5636b4cc5397" id="r_aaecf574c79d08312050f5636b4cc5397"><td class="memItemLeft" align="right" valign="top"><a id="aaecf574c79d08312050f5636b4cc5397" name="aaecf574c79d08312050f5636b4cc5397"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#aaecf574c79d08312050f5636b4cc5397">uartRegWrite</a>( <b><span class="vhdlchar"> </span><span class="vhdlchar">wrAddr: </span><span class="stringliteral"></span> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><b>,<span class="vhdlchar"> </span><span class="vhdlchar">wrData: </span><span class="stringliteral"></span> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> )</td></tr>
<tr class="memitem:a7a15d6fbdd09748c3373bb3a6f2eba43" id="r_a7a15d6fbdd09748c3373bb3a6f2eba43"><td class="memItemLeft" align="right" valign="top"><a id="a7a15d6fbdd09748c3373bb3a6f2eba43" name="a7a15d6fbdd09748c3373bb3a6f2eba43"></a>
<b><b><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a7a15d6fbdd09748c3373bb3a6f2eba43">uartRegRead</a>( <b><span class="vhdlchar"> </span><span class="vhdlchar">rdAddr: </span><span class="stringliteral"></span> <b><span class="keywordflow">in</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b><b>,<span class="vhdlchar"> </span><span class="vhdlchar">rdData: </span><span class="stringliteral"></span> <b><span class="keywordflow">inout</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b> )</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Constants" name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a0ce020de5b238f522bdaea62b0801363" id="r_a0ce020de5b238f522bdaea62b0801363"><td class="memItemLeft" align="right" valign="top"><a id="a0ce020de5b238f522bdaea62b0801363" name="a0ce020de5b238f522bdaea62b0801363"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a0ce020de5b238f522bdaea62b0801363">TPD_G</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">time</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">ns</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aab6c1310e775faf4124911c112699858" id="r_aab6c1310e775faf4124911c112699858"><td class="memItemLeft" align="right" valign="top"><a id="aab6c1310e775faf4124911c112699858" name="aab6c1310e775faf4124911c112699858"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#aab6c1310e775faf4124911c112699858">CLK_FREQ_G</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">real</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">125</span> <span class="vhdlchar">.</span> <span class="vhdldigit">0E</span> <span class="vhdlchar">+</span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a595b20fe61b9e681a36866f0124cda2d" id="r_a595b20fe61b9e681a36866f0124cda2d"><td class="memItemLeft" align="right" valign="top"><a id="a595b20fe61b9e681a36866f0124cda2d" name="a595b20fe61b9e681a36866f0124cda2d"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a595b20fe61b9e681a36866f0124cda2d">BAUD_RATE_G</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">115200</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a297cf616c1b647bbeba7b35a61fc3cd8" id="r_a297cf616c1b647bbeba7b35a61fc3cd8"><td class="memItemLeft" align="right" valign="top"><a id="a297cf616c1b647bbeba7b35a61fc3cd8" name="a297cf616c1b647bbeba7b35a61fc3cd8"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a297cf616c1b647bbeba7b35a61fc3cd8">MEMORY_TYPE_G</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">string</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; distributed &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aafbfd14e6ce61e801a0d70f5df8c2ce5" id="r_aafbfd14e6ce61e801a0d70f5df8c2ce5"><td class="memItemLeft" align="right" valign="top"><a id="aafbfd14e6ce61e801a0d70f5df8c2ce5" name="aafbfd14e6ce61e801a0d70f5df8c2ce5"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#aafbfd14e6ce61e801a0d70f5df8c2ce5">FIFO_ADDR_WIDTH_G</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">48</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a1782fa3475d32437789c71bcd21dc2e0" id="r_a1782fa3475d32437789c71bcd21dc2e0"><td class="memItemLeft" align="right" valign="top"><a id="a1782fa3475d32437789c71bcd21dc2e0" name="a1782fa3475d32437789c71bcd21dc2e0"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a1782fa3475d32437789c71bcd21dc2e0">axilWriteMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteMasterType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1b43705cc2da350eb0df1e71fb23ab88" id="r_a1b43705cc2da350eb0df1e71fb23ab88"><td class="memItemLeft" align="right" valign="top"><a id="a1b43705cc2da350eb0df1e71fb23ab88" name="a1b43705cc2da350eb0df1e71fb23ab88"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a1b43705cc2da350eb0df1e71fb23ab88">axilWriteSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa02fa05238ae54a56c9f8d7150235941" id="r_aa02fa05238ae54a56c9f8d7150235941"><td class="memItemLeft" align="right" valign="top"><a id="aa02fa05238ae54a56c9f8d7150235941" name="aa02fa05238ae54a56c9f8d7150235941"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#aa02fa05238ae54a56c9f8d7150235941">axilReadMaster</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadMasterType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5daf374ea804f394dee40a30d3e2e12f" id="r_a5daf374ea804f394dee40a30d3e2e12f"><td class="memItemLeft" align="right" valign="top"><a id="a5daf374ea804f394dee40a30d3e2e12f" name="a5daf374ea804f394dee40a30d3e2e12f"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a5daf374ea804f394dee40a30d3e2e12f">axilReadSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0a6eb04ef1e5306d9042e3e316e7fadf" id="r_a0a6eb04ef1e5306d9042e3e316e7fadf"><td class="memItemLeft" align="right" valign="top"><a id="a0a6eb04ef1e5306d9042e3e316e7fadf" name="a0a6eb04ef1e5306d9042e3e316e7fadf"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a0a6eb04ef1e5306d9042e3e316e7fadf">tx</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a001edc752ec6b6d6398f6be77e6143e2" id="r_a001edc752ec6b6d6398f6be77e6143e2"><td class="memItemLeft" align="right" valign="top"><a id="a001edc752ec6b6d6398f6be77e6143e2" name="a001edc752ec6b6d6398f6be77e6143e2"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a001edc752ec6b6d6398f6be77e6143e2">rx</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa450387b848a933b11d9f2aa419f0b29" id="r_aa450387b848a933b11d9f2aa419f0b29"><td class="memItemLeft" align="right" valign="top"><a id="aa450387b848a933b11d9f2aa419f0b29" name="aa450387b848a933b11d9f2aa419f0b29"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#aa450387b848a933b11d9f2aa419f0b29">clk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad1dea8634a8d61327ebe062e44ffc084" id="r_ad1dea8634a8d61327ebe062e44ffc084"><td class="memItemLeft" align="right" valign="top"><a id="ad1dea8634a8d61327ebe062e44ffc084" name="ad1dea8634a8d61327ebe062e44ffc084"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#ad1dea8634a8d61327ebe062e44ffc084">rst</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4ae245fabc23235df2f544e823820674" id="r_a4ae245fabc23235df2f544e823820674"><td class="memItemLeft" align="right" valign="top"><a id="a4ae245fabc23235df2f544e823820674" name="a4ae245fabc23235df2f544e823820674"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a4ae245fabc23235df2f544e823820674">wrData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad74d03c006c1048ea2af2adc89be7406" id="r_ad74d03c006c1048ea2af2adc89be7406"><td class="memItemLeft" align="right" valign="top"><a id="ad74d03c006c1048ea2af2adc89be7406" name="ad74d03c006c1048ea2af2adc89be7406"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#ad74d03c006c1048ea2af2adc89be7406">wrValid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4dfb36e16705472ad4f9bae5b0c44de1" id="r_a4dfb36e16705472ad4f9bae5b0c44de1"><td class="memItemLeft" align="right" valign="top"><a id="a4dfb36e16705472ad4f9bae5b0c44de1" name="a4dfb36e16705472ad4f9bae5b0c44de1"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a4dfb36e16705472ad4f9bae5b0c44de1">wrReady</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac96c8656870be5262d6640d4025124a0" id="r_ac96c8656870be5262d6640d4025124a0"><td class="memItemLeft" align="right" valign="top"><a id="ac96c8656870be5262d6640d4025124a0" name="ac96c8656870be5262d6640d4025124a0"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#ac96c8656870be5262d6640d4025124a0">rdData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab449d5df2c1589fe20a9551742e11f08" id="r_ab449d5df2c1589fe20a9551742e11f08"><td class="memItemLeft" align="right" valign="top"><a id="ab449d5df2c1589fe20a9551742e11f08" name="ab449d5df2c1589fe20a9551742e11f08"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#ab449d5df2c1589fe20a9551742e11f08">rdValid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7e14181bed54aa9a8432a1360663e5a5" id="r_a7e14181bed54aa9a8432a1360663e5a5"><td class="memItemLeft" align="right" valign="top"><a id="a7e14181bed54aa9a8432a1360663e5a5" name="a7e14181bed54aa9a8432a1360663e5a5"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a7e14181bed54aa9a8432a1360663e5a5">rdReady</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Shared_20Variables" name="Shared_20Variables"></a>
Shared Variables</h2></td></tr>
 <tr class="memitem:a2a8bb58135eec8e1440b48229b5632f0" id="r_a2a8bb58135eec8e1440b48229b5632f0"><td class="memItemLeft" align="right" valign="top"><a id="a2a8bb58135eec8e1440b48229b5632f0" name="a2a8bb58135eec8e1440b48229b5632f0"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a2a8bb58135eec8e1440b48229b5632f0">addr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aafd35d381e10cbc1f9b6611fd317df27" id="r_aafd35d381e10cbc1f9b6611fd317df27"><td class="memItemLeft" align="right" valign="top"><a id="aafd35d381e10cbc1f9b6611fd317df27" name="aafd35d381e10cbc1f9b6611fd317df27"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#aafd35d381e10cbc1f9b6611fd317df27">data</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:aac18670a73b9fc2a2a4ec0cb9a339244" id="r_aac18670a73b9fc2a2a4ec0cb9a339244"><td class="memItemLeft" align="right" valign="top"><a id="aac18670a73b9fc2a2a4ec0cb9a339244" name="aac18670a73b9fc2a2a4ec0cb9a339244"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#aac18670a73b9fc2a2a4ec0cb9a339244">u_clkrst_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>ClkRst</b>  <em><a class="el" href="classClkRst.html">&lt;Entity ClkRst&gt;</a></em></td></tr>
<tr class="memitem:a5abea731d27ba8e8a040704132e78656" id="r_a5abea731d27ba8e8a040704132e78656"><td class="memItemLeft" align="right" valign="top"><a id="a5abea731d27ba8e8a040704132e78656" name="a5abea731d27ba8e8a040704132e78656"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a5abea731d27ba8e8a040704132e78656">u_uartwrapper_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>UartWrapper</b>  <em><a class="el" href="classUartWrapper.html">&lt;Entity UartWrapper&gt;</a></em></td></tr>
<tr class="memitem:a151be4da4bca63da4ff089c610a64204" id="r_a151be4da4bca63da4ff089c610a64204"><td class="memItemLeft" align="right" valign="top"><a id="a151be4da4bca63da4ff089c610a64204" name="a151be4da4bca63da4ff089c610a64204"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a151be4da4bca63da4ff089c610a64204">u_uartaxilitemaster</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>UartAxiLiteMaster</b>  <em><a class="el" href="classUartAxiLiteMaster.html">&lt;Entity UartAxiLiteMaster&gt;</a></em></td></tr>
<tr class="memitem:aacc57b70b557793692e81b02bb47b504" id="r_aacc57b70b557793692e81b02bb47b504"><td class="memItemLeft" align="right" valign="top"><a id="aacc57b70b557793692e81b02bb47b504" name="aacc57b70b557793692e81b02bb47b504"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#aacc57b70b557793692e81b02bb47b504">u_axidualportram_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:aac18670a73b9fc2a2a4ec0cb9a339244" id="r_aac18670a73b9fc2a2a4ec0cb9a339244"><td class="memItemLeft" align="right" valign="top"><a id="aac18670a73b9fc2a2a4ec0cb9a339244" name="aac18670a73b9fc2a2a4ec0cb9a339244"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#aac18670a73b9fc2a2a4ec0cb9a339244">u_clkrst_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>ClkRst</b>  <em><a class="el" href="classClkRst.html">&lt;Entity ClkRst&gt;</a></em></td></tr>
<tr class="memitem:a5abea731d27ba8e8a040704132e78656" id="r_a5abea731d27ba8e8a040704132e78656"><td class="memItemLeft" align="right" valign="top"><a id="a5abea731d27ba8e8a040704132e78656" name="a5abea731d27ba8e8a040704132e78656"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a5abea731d27ba8e8a040704132e78656">u_uartwrapper_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>UartWrapper</b>  <em><a class="el" href="classUartWrapper.html">&lt;Entity UartWrapper&gt;</a></em></td></tr>
<tr class="memitem:a151be4da4bca63da4ff089c610a64204" id="r_a151be4da4bca63da4ff089c610a64204"><td class="memItemLeft" align="right" valign="top"><a id="a151be4da4bca63da4ff089c610a64204" name="a151be4da4bca63da4ff089c610a64204"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#a151be4da4bca63da4ff089c610a64204">u_uartaxilitemaster</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>UartAxiLiteMaster</b>  <em><a class="el" href="classUartAxiLiteMaster.html">&lt;Entity UartAxiLiteMaster&gt;</a></em></td></tr>
<tr class="memitem:aacc57b70b557793692e81b02bb47b504" id="r_aacc57b70b557793692e81b02bb47b504"><td class="memItemLeft" align="right" valign="top"><a id="aacc57b70b557793692e81b02bb47b504" name="aacc57b70b557793692e81b02bb47b504"></a>
<a class="el" href="classUartAxiLiteMasterTb_1_1sim.html#aacc57b70b557793692e81b02bb47b504">u_axidualportram_1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiDualPortRam</b>  <em><a class="el" href="classAxiDualPortRam.html">&lt;Entity AxiDualPortRam&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this design unit was generated from the following files:<ul>
<li>build/SRC_VHDL/surf/<b>UartAxiLiteMasterTb.vhd</b></li>
<li>protocols/uart/sim/<b>UartAxiLiteMasterTb.vhd</b></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classUartAxiLiteMasterTb.html">UartAxiLiteMasterTb</a></li><li class="navelem"><a class="el" href="classUartAxiLiteMasterTb_1_1sim.html">sim</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
