/// Auto-generated register definitions for NVIC
/// Family: stm32f4
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>

namespace alloy::hal::st::stm32f4::nvic {

// ============================================================================
// NVIC - Nested Vectored Interrupt Controller
// Base Address: 0xE000E100
// ============================================================================

/// NVIC Register Structure
struct NVIC_Registers {
    /// Interrupt Set-Enable Register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ISER0;

    /// Interrupt Set-Enable Register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ISER1;

    /// Interrupt Set-Enable Register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ISER2;
    uint8_t RESERVED_000C[116];  ///< Reserved

    /// Interrupt Clear-Enable Register
    /// Offset: 0x0080
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ICER0;

    /// Interrupt Clear-Enable Register
    /// Offset: 0x0084
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ICER1;

    /// Interrupt Clear-Enable Register
    /// Offset: 0x0088
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ICER2;
    uint8_t RESERVED_008C[116];  ///< Reserved

    /// Interrupt Set-Pending Register
    /// Offset: 0x0100
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ISPR0;

    /// Interrupt Set-Pending Register
    /// Offset: 0x0104
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ISPR1;

    /// Interrupt Set-Pending Register
    /// Offset: 0x0108
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ISPR2;
    uint8_t RESERVED_010C[116];  ///< Reserved

    /// Interrupt Clear-Pending Register
    /// Offset: 0x0180
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ICPR0;

    /// Interrupt Clear-Pending Register
    /// Offset: 0x0184
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ICPR1;

    /// Interrupt Clear-Pending Register
    /// Offset: 0x0188
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ICPR2;
    uint8_t RESERVED_018C[116];  ///< Reserved

    /// Interrupt Active Bit Register
    /// Offset: 0x0200
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IABR0;

    /// Interrupt Active Bit Register
    /// Offset: 0x0204
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IABR1;

    /// Interrupt Active Bit Register
    /// Offset: 0x0208
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IABR2;
    uint8_t RESERVED_020C[244];  ///< Reserved

    /// Interrupt Priority Register
    /// Offset: 0x0300
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR0;

    /// Interrupt Priority Register
    /// Offset: 0x0304
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR1;

    /// Interrupt Priority Register
    /// Offset: 0x0308
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR2;

    /// Interrupt Priority Register
    /// Offset: 0x030C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR3;

    /// Interrupt Priority Register
    /// Offset: 0x0310
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR4;

    /// Interrupt Priority Register
    /// Offset: 0x0314
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR5;

    /// Interrupt Priority Register
    /// Offset: 0x0318
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR6;

    /// Interrupt Priority Register
    /// Offset: 0x031C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR7;

    /// Interrupt Priority Register
    /// Offset: 0x0320
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR8;

    /// Interrupt Priority Register
    /// Offset: 0x0324
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR9;

    /// Interrupt Priority Register
    /// Offset: 0x0328
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR10;

    /// Interrupt Priority Register
    /// Offset: 0x032C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR11;

    /// Interrupt Priority Register
    /// Offset: 0x0330
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR12;

    /// Interrupt Priority Register
    /// Offset: 0x0334
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR13;

    /// Interrupt Priority Register
    /// Offset: 0x0338
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR14;

    /// Interrupt Priority Register
    /// Offset: 0x033C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR15;

    /// Interrupt Priority Register
    /// Offset: 0x0340
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR16;

    /// Interrupt Priority Register
    /// Offset: 0x0344
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR17;

    /// Interrupt Priority Register
    /// Offset: 0x0348
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR18;

    /// Interrupt Priority Register
    /// Offset: 0x034C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t IPR19;
};

static_assert(sizeof(NVIC_Registers) >= 848, "NVIC_Registers size mismatch");

/// NVIC peripheral instance
inline NVIC_Registers* NVIC() {
    return reinterpret_cast<NVIC_Registers*>(0xE000E100);
}

}  // namespace alloy::hal::st::stm32f4::nvic
