// Seed: 838431022
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    output wand id_5,
    input wire id_6,
    output wor id_7,
    output wand id_8,
    output supply0 id_9,
    input supply0 id_10,
    output wor id_11,
    output wire id_12,
    input tri1 id_13,
    output tri id_14,
    input supply1 id_15,
    output wire id_16,
    output uwire id_17,
    input tri1 id_18,
    input supply0 id_19,
    input wand id_20,
    input tri1 id_21,
    output wor id_22
);
  wire id_24;
endmodule
module module_1 (
    input  logic id_0,
    input  uwire id_1,
    output uwire id_2,
    input  logic id_3,
    input  tri1  id_4,
    output wor   id_5
);
  tri0 id_7 = id_1;
  wire id_8;
  final begin
    @(posedge id_3 or id_0, posedge id_0) id_7 = 1'b0;
  end
  module_0(
      id_1,
      id_7,
      id_4,
      id_1,
      id_7,
      id_7,
      id_1,
      id_7,
      id_7,
      id_5,
      id_4,
      id_5,
      id_5,
      id_7,
      id_2,
      id_7,
      id_5,
      id_2,
      id_7,
      id_7,
      id_4,
      id_7,
      id_7
  );
  wire id_9;
  assign id_2 = 1;
  wire id_10;
endmodule
