<def f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='435' ll='439' type='bool llvm::LiveRange::overlaps(const llvm::LiveRange &amp; other) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='433'>/// overlaps - Return true if the intersection of the two live ranges is
    /// not empty.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='625' u='c' c='_ZN12_GLOBAL__N_112RegAllocPBQP15initializeGraphERN4llvm4PBQP8RegAlloc11PBQPRAGraphERNS1_10VirtRegMapERNS1_7SpillerE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1995' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3554' u='c' c='_ZNK12_GLOBAL__N_117RegisterCoalescer17applyTerminalRuleERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/StackSlotColoring.cpp' l='261' u='c' c='_ZNK12_GLOBAL__N_117StackSlotColoring22OverlapWithAssignmentsEPN4llvm12LiveIntervalEi'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp' l='188' u='c' c='_ZN4llvm21A57ChainingConstraint23addIntraChainConstraintERNS_4PBQP8RegAlloc11PBQPRAGraphEjj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64PBQPRegAlloc.cpp' l='269' u='c' c='_ZN4llvm21A57ChainingConstraint23addInterChainConstraintERNS_4PBQP8RegAlloc11PBQPRAGraphEjj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='1141' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets17coalesceRegistersENS0_11RegisterRefES1_'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegColoring.cpp' l='148' u='c' c='_ZN12_GLOBAL__N_122WebAssemblyRegColoring20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
