#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Aug 22 17:32:44 2023
# Process ID: 45562
# Current directory: /home/jaymz
# Command line: vivado
# Log file: /home/jaymz/vivado.log
# Journal file: /home/jaymz/vivado.jou
# Running On: chonkyLaptop, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 12, Host memory: 33494 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quad2/lockInMeasure_quad2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 6725.027 ; gain = 349.832 ; free physical = 16023 ; free virtual = 86481
archive_project {/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quad2.xpr.zip} -force -exclude_run_results -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-45562-chonkyLaptop' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
WARNING: [IP_Flow 19-3571] IP 'system_adc_channel_1_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_0_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_1_2' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_2_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_2_1' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_2_2' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_3_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_multiplier_3stage_4_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'system_sin_cos_convert_0_1' is restricted:
* Module reference is stale and needs refreshing.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bram_porta_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_porta_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'aclk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_porta_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'bram_porta_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT1': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT2': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS_PORT1' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'M_AXIS_PORT2' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'S_AXIS_IN' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jaymz/Documents/RA Stuff/wlMod_remote/redPitayaLock-in/lockInMeasure_quadInterleaved_working/lockInMeasure_quadInterleaved/lockInMeasure_quadInterleaved.ipdefs/cores'.
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_1'...
INFO: [Project 1-1161] Replacing file /home/jaymz/.Xil/Vivado-45562-chonkyLaptop/PrjAr/_X_/lockInMeasure_quad2.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file /home/jaymz/.Xil/Vivado-45562-chonkyLaptop/PrjAr/_X_/lockInMeasure_quad2.runs/synth_1/system_wrapper.dcp
WARNING: [Coretcl 2-105] Run 'system_processing_system7_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_sin_cos_convert_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_sin_cos_convert_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_adc_register_convert_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_adc_register_convert_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_2_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_2_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_3_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_3_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_4_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_4_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_1_2_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_1_2_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_multiplier_3stage_2_2_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_2_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_blk_mem_gen_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_blk_mem_gen_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_signal_split_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_signal_split_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_xbar_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_xbar_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_axi_bram_reader_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_axi_bram_reader_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_c_addsub_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_c_addsub_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_analog_block_memory_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_analog_block_memory_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_axi_gpio_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_axi_gpio_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_adc_channel_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_adc_channel_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_mult_gen_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_mult_gen_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_axis_constant_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_axis_constant_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_axis_constant_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_axis_constant_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_dds_compiler_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_dds_compiler_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_dds_compiler_0_2_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_dds_compiler_0_2_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_util_ds_buf_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_util_ds_buf_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_util_ds_buf_2_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_util_ds_buf_2_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_axi_gpio_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_axi_gpio_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_rst_ps7_0_125M_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_rst_ps7_0_125M_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_axis_red_pitaya_adc_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_axis_red_pitaya_adc_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_clk_wiz_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_clk_wiz_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_axis_red_pitaya_dac_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_axis_red_pitaya_dac_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_axis_constant_1_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_axis_constant_1_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_c_counter_binary_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_c_counter_binary_0_0_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_axi_gpio_0_1_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_axi_gpio_0_1_synth_1'...
WARNING: [Coretcl 2-105] Run 'system_slicer_variable_0_0_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'system_slicer_variable_0_0_synth_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_processing_system7_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_sin_cos_convert_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_adc_register_convert_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_3_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_4_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_1_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_multiplier_3stage_2_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_blk_mem_gen_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_signal_split_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_bram_reader_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_c_addsub_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_analog_block_memory_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_gpio_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_adc_channel_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_mult_gen_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axis_constant_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axis_constant_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_dds_compiler_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_dds_compiler_0_2_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_util_ds_buf_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_util_ds_buf_2_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_gpio_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_rst_ps7_0_125M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axis_red_pitaya_adc_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axis_red_pitaya_dac_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axis_constant_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_c_counter_binary_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_axi_gpio_0_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'system_slicer_variable_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_adc_channel_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_adc_channel_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_adc_register_convert_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_adc_register_convert_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_analog_block_memory_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_analog_block_memory_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_bram_reader_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_bram_reader_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_gpio_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_gpio_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_gpio_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_gpio_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axi_gpio_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axi_gpio_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axis_constant_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axis_constant_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axis_constant_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axis_constant_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axis_constant_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axis_constant_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axis_red_pitaya_adc_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axis_red_pitaya_adc_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_axis_red_pitaya_dac_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_axis_red_pitaya_dac_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_blk_mem_gen_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_blk_mem_gen_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_c_addsub_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_c_addsub_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_c_counter_binary_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_c_counter_binary_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_dds_compiler_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_dds_compiler_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_dds_compiler_0_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_dds_compiler_0_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_mult_gen_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_mult_gen_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_1_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_1_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_2_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_2_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_2_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_2_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_3_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_3_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_multiplier_3stage_4_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_multiplier_3stage_4_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_rst_ps7_0_125M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_rst_ps7_0_125M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_signal_split_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_signal_split_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_sin_cos_convert_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_sin_cos_convert_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_sin_cos_convert_0_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_sin_cos_convert_0_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_slicer_variable_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_slicer_variable_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_util_ds_buf_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_util_ds_buf_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_util_ds_buf_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_util_ds_buf_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'system_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'system_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
