ARM GAS  /tmp/cc2V3hz2.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hash_md5.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c"
  20              		.section	.text.HASH_MD5,"ax",%progbits
  21              		.align	1
  22              		.global	HASH_MD5
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HASH_MD5:
  28              	.LFB110:
   1:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /**
   2:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   ******************************************************************************
   3:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @file    stm32f4xx_hash_md5.c
   4:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @author  MCD Application Team
   5:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @version V1.0.2
   6:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @date    05-March-2012
   7:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @brief   This file provides high level functions to compute the HASH MD5 and
   8:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          HMAC MD5 Digest of an input message.
   9:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          It uses the stm32f4xx_hash.c/.h drivers to access the STM32F4xx HASH
  10:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          peripheral.
  11:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  12:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *  @verbatim
  13:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *    
  14:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          ===================================================================
  15:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *                                   How to use this driver
  16:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          ===================================================================
  17:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          1. Enable The HASH controller clock using 
  18:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *            RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_HASH, ENABLE); function.
  19:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  20:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          2. Calculate the HASH MD5 Digest using HASH_MD5() function.
  21:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  22:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          3. Calculate the HMAC MD5 Digest using HMAC_MD5() function.
  23:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  24:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *  @endverbatim
  25:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  26:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   ******************************************************************************
  27:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @attention
  28:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  29:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * <h2><center>&copy; COPYRIGHT 2012 STMicroelectronics</center></h2>
  30:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
ARM GAS  /tmp/cc2V3hz2.s 			page 2


  31:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  32:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * You may not use this file except in compliance with the License.
  33:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * You may obtain a copy of the License at:
  34:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  35:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  36:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  37:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * Unless required by applicable law or agreed to in writing, software 
  38:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  39:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  40:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * See the License for the specific language governing permissions and
  41:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * limitations under the License.
  42:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *
  43:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   ******************************************************************************
  44:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   */
  45:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  46:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /* Includes ------------------------------------------------------------------*/
  47:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** #include "stm32f4xx_hash.h"
  48:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  49:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  50:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @{
  51:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   */
  52:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  53:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /** @defgroup HASH 
  54:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @brief HASH driver modules
  55:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @{
  56:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   */
  57:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  58:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /* Private typedef -----------------------------------------------------------*/
  59:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /* Private define ------------------------------------------------------------*/
  60:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** #define MD5BUSY_TIMEOUT    ((uint32_t) 0x00010000)
  61:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  62:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /* Private macro -------------------------------------------------------------*/
  63:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /* Private variables ---------------------------------------------------------*/
  64:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /* Private function prototypes -----------------------------------------------*/
  65:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /* Private functions ---------------------------------------------------------*/
  66:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  67:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /** @defgroup HASH_Private_Functions
  68:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @{
  69:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   */ 
  70:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  71:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /** @defgroup HASH_Group7 High Level MD5 functions
  72:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****  *  @brief   High Level MD5 Hash and HMAC functions 
  73:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****  *
  74:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** @verbatim   
  75:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****  ===============================================================================
  76:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****                           High Level MD5 Hash and HMAC functions
  77:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****  ===============================================================================
  78:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  79:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  80:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** @endverbatim
  81:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @{
  82:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   */
  83:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
  84:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /**
  85:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @brief  Compute the HASH MD5 digest.
  86:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Input: pointer to the Input buffer to be treated.
  87:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Ilen: length of the Input buffer.
ARM GAS  /tmp/cc2V3hz2.s 			page 3


  88:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Output: the returned digest
  89:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @retval An ErrorStatus enumeration value:
  90:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          - SUCCESS: digest computation done
  91:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          - ERROR: digest computation failed
  92:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   */
  93:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
  94:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** {
  29              		.loc 1 94 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 112
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 9CB0     		sub	sp, sp, #112
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 120
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 F860     		str	r0, [r7, #12]
  45 0008 B960     		str	r1, [r7, #8]
  46 000a 7A60     		str	r2, [r7, #4]
  95:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_InitTypeDef MD5_HASH_InitStructure;
  96:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_MsgDigest MD5_MessageDigest;
  97:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   __IO uint16_t nbvalidbitsdata = 0;
  47              		.loc 1 97 17
  48 000c 0023     		movs	r3, #0
  49 000e FB82     		strh	r3, [r7, #22]	@ movhi
  98:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t i = 0;
  50              		.loc 1 98 12
  51 0010 0023     		movs	r3, #0
  52 0012 FB66     		str	r3, [r7, #108]
  99:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   __IO uint32_t counter = 0;
  53              		.loc 1 99 17
  54 0014 0023     		movs	r3, #0
  55 0016 3B61     		str	r3, [r7, #16]
 100:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t busystatus = 0;
  56              		.loc 1 100 12
  57 0018 0023     		movs	r3, #0
  58 001a 3B66     		str	r3, [r7, #96]
 101:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   ErrorStatus status = SUCCESS;
  59              		.loc 1 101 15
  60 001c 0123     		movs	r3, #1
  61 001e 87F86B30 		strb	r3, [r7, #107]
 102:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t inputaddr  = (uint32_t)Input;
  62              		.loc 1 102 12
  63 0022 FB68     		ldr	r3, [r7, #12]
  64 0024 7B66     		str	r3, [r7, #100]
 103:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t outputaddr = (uint32_t)Output;
  65              		.loc 1 103 12
  66 0026 7B68     		ldr	r3, [r7, #4]
  67 0028 FB65     		str	r3, [r7, #92]
 104:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 105:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
ARM GAS  /tmp/cc2V3hz2.s 			page 4


 106:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Number of valid bits in last word of the Input data */
 107:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
  68              		.loc 1 107 19
  69 002a BB68     		ldr	r3, [r7, #8]
  70 002c 9BB2     		uxth	r3, r3
  71 002e 03F00303 		and	r3, r3, #3
  72 0032 9BB2     		uxth	r3, r3
  73 0034 DB00     		lsls	r3, r3, #3
  74 0036 9BB2     		uxth	r3, r3
  75 0038 FB82     		strh	r3, [r7, #22]	@ movhi
 108:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 109:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* HASH peripheral initialization */
 110:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_DeInit();
  76              		.loc 1 110 3
  77 003a FFF7FEFF 		bl	HASH_DeInit
 111:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 112:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* HASH Configuration */
 113:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
  78              		.loc 1 113 45
  79 003e 8023     		movs	r3, #128
  80 0040 FB62     		str	r3, [r7, #44]
 114:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  81              		.loc 1 114 40
  82 0042 0023     		movs	r3, #0
  83 0044 3B63     		str	r3, [r7, #48]
 115:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  84              		.loc 1 115 40
  85 0046 2023     		movs	r3, #32
  86 0048 7B63     		str	r3, [r7, #52]
 116:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_Init(&MD5_HASH_InitStructure);
  87              		.loc 1 116 3
  88 004a 07F12C03 		add	r3, r7, #44
  89 004e 1846     		mov	r0, r3
  90 0050 FFF7FEFF 		bl	HASH_Init
 117:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 118:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Configure the number of valid bits in last word of the data */
 119:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
  91              		.loc 1 119 3
  92 0054 FB8A     		ldrh	r3, [r7, #22]	@ movhi
  93 0056 9BB2     		uxth	r3, r3
  94 0058 1846     		mov	r0, r3
  95 005a FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 120:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 121:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Write the Input block in the IN FIFO */
 122:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   for(i=0; i<Ilen; i+=4)
  96              		.loc 1 122 8
  97 005e 0023     		movs	r3, #0
  98 0060 FB66     		str	r3, [r7, #108]
  99              		.loc 1 122 3
 100 0062 0AE0     		b	.L2
 101              	.L3:
 123:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 124:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     HASH_DataIn(*(uint32_t*)inputaddr);
 102              		.loc 1 124 18
 103 0064 7B6E     		ldr	r3, [r7, #100]
 104              		.loc 1 124 5
 105 0066 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/cc2V3hz2.s 			page 5


 106 0068 1846     		mov	r0, r3
 107 006a FFF7FEFF 		bl	HASH_DataIn
 125:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     inputaddr+=4;
 108              		.loc 1 125 14
 109 006e 7B6E     		ldr	r3, [r7, #100]
 110 0070 0433     		adds	r3, r3, #4
 111 0072 7B66     		str	r3, [r7, #100]
 122:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 112              		.loc 1 122 21 discriminator 3
 113 0074 FB6E     		ldr	r3, [r7, #108]
 114 0076 0433     		adds	r3, r3, #4
 115 0078 FB66     		str	r3, [r7, #108]
 116              	.L2:
 122:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 117              		.loc 1 122 13 discriminator 1
 118 007a FA6E     		ldr	r2, [r7, #108]
 119 007c BB68     		ldr	r3, [r7, #8]
 120 007e 9A42     		cmp	r2, r3
 121 0080 F0D3     		bcc	.L3
 126:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 127:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 128:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Start the HASH processor */
 129:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_StartDigest();
 122              		.loc 1 129 3
 123 0082 FFF7FEFF 		bl	HASH_StartDigest
 124              	.L5:
 130:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 131:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* wait until the Busy flag is RESET */
 132:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   do
 133:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 134:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 125              		.loc 1 134 18
 126 0086 0820     		movs	r0, #8
 127 0088 FFF7FEFF 		bl	HASH_GetFlagStatus
 128 008c 0346     		mov	r3, r0
 129              		.loc 1 134 16 discriminator 1
 130 008e 3B66     		str	r3, [r7, #96]
 135:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     counter++;
 131              		.loc 1 135 12
 132 0090 3B69     		ldr	r3, [r7, #16]
 133 0092 0133     		adds	r3, r3, #1
 134 0094 3B61     		str	r3, [r7, #16]
 136:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 135              		.loc 1 136 20 discriminator 2
 136 0096 3B69     		ldr	r3, [r7, #16]
 137              		.loc 1 136 40 discriminator 2
 138 0098 B3F5803F 		cmp	r3, #65536
 139 009c 02D0     		beq	.L4
 140              		.loc 1 136 40 is_stmt 0 discriminator 1
 141 009e 3B6E     		ldr	r3, [r7, #96]
 142 00a0 002B     		cmp	r3, #0
 143 00a2 F0D1     		bne	.L5
 144              	.L4:
 137:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 138:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   if (busystatus != RESET)
 145              		.loc 1 138 6 is_stmt 1
 146 00a4 3B6E     		ldr	r3, [r7, #96]
ARM GAS  /tmp/cc2V3hz2.s 			page 6


 147 00a6 002B     		cmp	r3, #0
 148 00a8 03D0     		beq	.L6
 139:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 140:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****      status = ERROR;
 149              		.loc 1 140 13
 150 00aa 0023     		movs	r3, #0
 151 00ac 87F86B30 		strb	r3, [r7, #107]
 152 00b0 2DE0     		b	.L7
 153              	.L6:
 141:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 142:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   else
 143:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 144:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     /* Read the message digest */
 145:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     HASH_GetDigest(&MD5_MessageDigest);
 154              		.loc 1 145 5
 155 00b2 07F11803 		add	r3, r7, #24
 156 00b6 1846     		mov	r0, r3
 157 00b8 FFF7FEFF 		bl	HASH_GetDigest
 146:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 158              		.loc 1 146 33
 159 00bc BA69     		ldr	r2, [r7, #24]
 160              		.loc 1 146 6
 161 00be FB6D     		ldr	r3, [r7, #92]
 162 00c0 3A64     		str	r2, [r7, #64]
 163              	.LBB18:
 164              	.LBB19:
 165              		.file 2 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h"
   1:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /**************************************************************************//**
   2:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @file     core_cmInstr.h
   3:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @brief    CMSIS Cortex-M Core Instruction Access Header File
   4:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @version  V2.10
   5:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @date     19. July 2011
   6:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
   7:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @note
   8:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
  10:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @par
  11:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M 
  12:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * processor based microcontrollers.  This file can be freely distributed 
  13:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * within development tools that are supporting such ARM based processors. 
  14:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
  15:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * @par
  16:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  *
  22:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  ******************************************************************************/
  23:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  24:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #ifndef __CORE_CMINSTR_H
  25:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __CORE_CMINSTR_H
  26:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  27:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  28:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* ##########################  Core Instruction Access  ######################### */
  29:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
  30:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   Access to dedicated instructions
ARM GAS  /tmp/cc2V3hz2.s 			page 7


  31:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   @{
  32:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** */
  33:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  34:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  35:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* ARM armcc specific functions */
  36:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  37:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #if (__ARMCC_VERSION < 400677)
  38:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  39:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #endif
  40:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  41:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  42:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
  43:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  44:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
  45:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  46:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __NOP                             __nop
  47:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  48:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  49:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
  50:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  51:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
  52:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
  53:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  54:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __WFI                             __wfi
  55:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  56:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  57:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
  58:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  59:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
  60:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
  61:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  62:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __WFE                             __wfe
  63:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  64:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  65:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
  66:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  67:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
  68:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  69:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __SEV                             __sev
  70:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  71:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  72:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
  73:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  74:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor, 
  75:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or 
  76:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
  77:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  78:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __ISB()                           __isb(0xF)
  79:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  80:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  81:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
  82:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  83:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier. 
  84:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
  85:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  86:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __DSB()                           __dsb(0xF)
  87:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/cc2V3hz2.s 			page 8


  88:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  89:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
  90:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  91:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before 
  92:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
  93:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
  94:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __DMB()                           __dmb(0xF)
  95:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  96:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  97:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
  98:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
  99:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 100:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 101:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 102:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 103:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 104:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __REV                             __rev
 105:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 106:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 107:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (16 bit)
 108:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 109:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in two unsigned short values.
 110:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 111:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 112:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 113:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 114:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** static __INLINE __ASM uint32_t __REV16(uint32_t value)
 115:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 116:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   rev16 r0, r0
 117:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   bx lr
 118:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 119:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 120:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 121:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order in signed short value
 122:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 123:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in a signed short value with sign extension to integer.
 124:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 125:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 126:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 127:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 128:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** static __INLINE __ASM int32_t __REVSH(int32_t value)
 129:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 130:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   revsh r0, r0
 131:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   bx lr
 132:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 133:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 134:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 135:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #if       (__CORTEX_M >= 0x03)
 136:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 137:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse bit order of value
 138:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 139:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the bit order of the given value.
 140:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 141:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 142:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 143:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 144:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __RBIT                            __rbit
ARM GAS  /tmp/cc2V3hz2.s 			page 9


 145:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 146:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 147:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (8 bit)
 148:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 149:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 8 bit value.
 150:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 151:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 152:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             value of type uint8_t at (*ptr)
 153:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 154:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __LDREXB(ptr)                     ((uint8_t ) __ldrex(ptr))
 155:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 156:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 157:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (16 bit)
 158:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 159:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 16 bit values.
 160:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 161:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 162:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint16_t at (*ptr)
 163:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 164:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __LDREXH(ptr)                     ((uint16_t) __ldrex(ptr))
 165:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 166:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 167:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  LDR Exclusive (32 bit)
 168:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 169:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive LDR command for 32 bit values.
 170:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 171:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to data
 172:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return        value of type uint32_t at (*ptr)
 173:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 174:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __LDREXW(ptr)                     ((uint32_t ) __ldrex(ptr))
 175:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 176:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 177:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (8 bit)
 178:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 179:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 8 bit values.
 180:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 181:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 182:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 183:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 184:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 185:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 186:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __STREXB(value, ptr)              __strex(value, ptr)
 187:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 188:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 189:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (16 bit)
 190:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 191:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 16 bit values.
 192:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 193:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 194:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 195:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 196:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 197:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 198:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __STREXH(value, ptr)              __strex(value, ptr)
 199:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 200:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 201:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  STR Exclusive (32 bit)
ARM GAS  /tmp/cc2V3hz2.s 			page 10


 202:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 203:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function performs a exclusive STR command for 32 bit values.
 204:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 205:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to store
 206:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    ptr  Pointer to location
 207:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          0  Function succeeded
 208:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return          1  Function failed
 209:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 210:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __STREXW(value, ptr)              __strex(value, ptr)
 211:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 212:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 213:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Remove the exclusive lock
 214:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 215:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function removes the exclusive lock which is created by LDREX.
 216:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 217:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 218:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __CLREX                           __clrex
 219:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 220:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 221:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Signed Saturate
 222:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 223:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function saturates a signed value.
 224:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 225:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 226:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (1..32)
 227:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 228:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 229:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __SSAT                            __ssat
 230:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 231:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 232:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Unsigned Saturate
 233:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 234:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function saturates an unsigned value.
 235:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 236:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to be saturated
 237:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    sat  Bit position to saturate to (0..31)
 238:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             Saturated value
 239:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 240:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __USAT                            __usat
 241:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 242:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 243:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Count leading zeros
 244:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 245:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function counts the number of leading zeros of a data value.
 246:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 247:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]  value  Value to count the leading zeros
 248:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return             number of leading zeros in value
 249:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 250:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #define __CLZ                             __clz 
 251:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 252:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #endif /* (__CORTEX_M >= 0x03) */
 253:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 254:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 255:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 256:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #elif defined ( __ICCARM__ ) /*------------------ ICC Compiler -------------------*/
 257:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* IAR iccarm specific functions */
 258:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
ARM GAS  /tmp/cc2V3hz2.s 			page 11


 259:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #include <cmsis_iar.h>
 260:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 261:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 262:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 263:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /* GNU gcc specific functions */
 264:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 265:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  No Operation
 266:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 267:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     No Operation does nothing. This instruction can be used for code alignment purposes.
 268:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 269:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __NOP(void)
 270:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 271:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("nop");
 272:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 273:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 274:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 275:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Interrupt
 276:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 277:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Interrupt is a hint instruction that suspends execution
 278:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     until one of a number of events occurs.
 279:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 280:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
 281:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 282:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfi");
 283:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 284:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 285:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 286:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Wait For Event
 287:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 288:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Wait For Event is a hint instruction that permits the processor to enter
 289:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     a low-power state until one of a number of events occurs.
 290:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 291:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __WFE(void)
 292:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 293:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("wfe");
 294:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 295:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 296:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 297:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Send Event
 298:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 299:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 300:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 301:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __SEV(void)
 302:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 303:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("sev");
 304:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 305:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 306:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 307:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Instruction Synchronization Barrier
 308:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 309:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     Instruction Synchronization Barrier flushes the pipeline in the processor, 
 310:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     so that all instructions following the ISB are fetched from cache or 
 311:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     memory, after the instruction has been completed.
 312:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 313:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __ISB(void)
 314:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 315:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("isb");
ARM GAS  /tmp/cc2V3hz2.s 			page 12


 316:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 317:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 318:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 319:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Synchronization Barrier
 320:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 321:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function acts as a special kind of Data Memory Barrier. 
 322:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     It completes when all explicit memory accesses before this instruction complete.
 323:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 324:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __DSB(void)
 325:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 326:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("dsb");
 327:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 328:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 329:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 330:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Data Memory Barrier
 331:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 332:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function ensures the apparent order of the explicit memory operations before 
 333:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     and after the instruction, without ensuring their completion.
 334:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 335:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE void __DMB(void)
 336:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 337:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("dmb");
 338:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** }
 339:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 340:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 341:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** /** \brief  Reverse byte order (32 bit)
 342:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 343:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     This function reverses the byte order in integer value.
 344:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** 
 345:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \param [in]    value  Value to reverse
 346:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****     \return               Reversed value
 347:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****  */
 348:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** __attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(uint32_t value)
 349:../Shared/Libraries/CMSIS/Include/core_cmInstr.h **** {
 350:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   uint32_t result;
 351:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 166              		.loc 2 352 3
 167 00c2 3A6C     		ldr	r2, [r7, #64]
 168              		.syntax unified
 169              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 170 00c4 12BA     		rev r2, r2
 171              	@ 0 "" 2
 172              		.thumb
 173              		.syntax unified
 174 00c6 FA63     		str	r2, [r7, #60]
 353:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 175              		.loc 2 353 9
 176 00c8 FA6B     		ldr	r2, [r7, #60]
 177              	.LBE19:
 178              	.LBE18:
 179              		.loc 1 146 31 discriminator 1
 180 00ca 1A60     		str	r2, [r3]
 147:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 181              		.loc 1 147 15
 182 00cc FB6D     		ldr	r3, [r7, #92]
 183 00ce 0433     		adds	r3, r3, #4
ARM GAS  /tmp/cc2V3hz2.s 			page 13


 184 00d0 FB65     		str	r3, [r7, #92]
 148:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 185              		.loc 1 148 33
 186 00d2 FA69     		ldr	r2, [r7, #28]
 187              		.loc 1 148 6
 188 00d4 FB6D     		ldr	r3, [r7, #92]
 189 00d6 BA64     		str	r2, [r7, #72]
 190              	.LBB20:
 191              	.LBB21:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 192              		.loc 2 352 3
 193 00d8 BA6C     		ldr	r2, [r7, #72]
 194              		.syntax unified
 195              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 196 00da 12BA     		rev r2, r2
 197              	@ 0 "" 2
 198              		.thumb
 199              		.syntax unified
 200 00dc 7A64     		str	r2, [r7, #68]
 201              		.loc 2 353 9
 202 00de 7A6C     		ldr	r2, [r7, #68]
 203              	.LBE21:
 204              	.LBE20:
 205              		.loc 1 148 31 discriminator 1
 206 00e0 1A60     		str	r2, [r3]
 149:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 207              		.loc 1 149 15
 208 00e2 FB6D     		ldr	r3, [r7, #92]
 209 00e4 0433     		adds	r3, r3, #4
 210 00e6 FB65     		str	r3, [r7, #92]
 150:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 211              		.loc 1 150 33
 212 00e8 3A6A     		ldr	r2, [r7, #32]
 213              		.loc 1 150 6
 214 00ea FB6D     		ldr	r3, [r7, #92]
 215 00ec 3A65     		str	r2, [r7, #80]
 216              	.LBB22:
 217              	.LBB23:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 218              		.loc 2 352 3
 219 00ee 3A6D     		ldr	r2, [r7, #80]
 220              		.syntax unified
 221              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 222 00f0 12BA     		rev r2, r2
 223              	@ 0 "" 2
 224              		.thumb
 225              		.syntax unified
 226 00f2 FA64     		str	r2, [r7, #76]
 227              		.loc 2 353 9
 228 00f4 FA6C     		ldr	r2, [r7, #76]
 229              	.LBE23:
 230              	.LBE22:
 231              		.loc 1 150 31 discriminator 1
 232 00f6 1A60     		str	r2, [r3]
 151:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     outputaddr+=4;
 233              		.loc 1 151 15
 234 00f8 FB6D     		ldr	r3, [r7, #92]
ARM GAS  /tmp/cc2V3hz2.s 			page 14


 235 00fa 0433     		adds	r3, r3, #4
 236 00fc FB65     		str	r3, [r7, #92]
 152:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 237              		.loc 1 152 33
 238 00fe 7A6A     		ldr	r2, [r7, #36]
 239              		.loc 1 152 6
 240 0100 FB6D     		ldr	r3, [r7, #92]
 241 0102 BA65     		str	r2, [r7, #88]
 242              	.LBB24:
 243              	.LBB25:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 244              		.loc 2 352 3
 245 0104 BA6D     		ldr	r2, [r7, #88]
 246              		.syntax unified
 247              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 248 0106 12BA     		rev r2, r2
 249              	@ 0 "" 2
 250              		.thumb
 251              		.syntax unified
 252 0108 7A65     		str	r2, [r7, #84]
 253              		.loc 2 353 9
 254 010a 7A6D     		ldr	r2, [r7, #84]
 255              	.LBE25:
 256              	.LBE24:
 257              		.loc 1 152 31 discriminator 1
 258 010c 1A60     		str	r2, [r3]
 259              	.L7:
 153:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 154:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   return status; 
 260              		.loc 1 154 10
 261 010e 97F86B30 		ldrb	r3, [r7, #107]	@ zero_extendqisi2
 155:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** }
 262              		.loc 1 155 1
 263 0112 1846     		mov	r0, r3
 264 0114 7037     		adds	r7, r7, #112
 265              	.LCFI3:
 266              		.cfi_def_cfa_offset 8
 267 0116 BD46     		mov	sp, r7
 268              	.LCFI4:
 269              		.cfi_def_cfa_register 13
 270              		@ sp needed
 271 0118 80BD     		pop	{r7, pc}
 272              		.cfi_endproc
 273              	.LFE110:
 275              		.section	.text.HMAC_MD5,"ax",%progbits
 276              		.align	1
 277              		.global	HMAC_MD5
 278              		.syntax unified
 279              		.thumb
 280              		.thumb_func
 282              	HMAC_MD5:
 283              	.LFB111:
 156:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 157:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** /**
 158:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @brief  Compute the HMAC MD5 digest.
 159:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Key: pointer to the Key used for HMAC.
 160:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Keylen: length of the Key used for HMAC.
ARM GAS  /tmp/cc2V3hz2.s 			page 15


 161:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Input: pointer to the Input buffer to be treated.
 162:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Ilen: length of the Input buffer.
 163:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @param  Output: the returned digest  
 164:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   * @retval An ErrorStatus enumeration value:
 165:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          - SUCCESS: digest computation done
 166:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   *          - ERROR: digest computation failed
 167:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   */
 168:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
 169:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****                      uint32_t Ilen, uint8_t Output[16])
 170:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** {
 284              		.loc 1 170 1
 285              		.cfi_startproc
 286              		@ args = 4, pretend = 0, frame = 120
 287              		@ frame_needed = 1, uses_anonymous_args = 0
 288 0000 80B5     		push	{r7, lr}
 289              	.LCFI5:
 290              		.cfi_def_cfa_offset 8
 291              		.cfi_offset 7, -8
 292              		.cfi_offset 14, -4
 293 0002 9EB0     		sub	sp, sp, #120
 294              	.LCFI6:
 295              		.cfi_def_cfa_offset 128
 296 0004 00AF     		add	r7, sp, #0
 297              	.LCFI7:
 298              		.cfi_def_cfa_register 7
 299 0006 F860     		str	r0, [r7, #12]
 300 0008 B960     		str	r1, [r7, #8]
 301 000a 7A60     		str	r2, [r7, #4]
 302 000c 3B60     		str	r3, [r7]
 171:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_InitTypeDef MD5_HASH_InitStructure;
 172:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_MsgDigest MD5_MessageDigest;
 173:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   __IO uint16_t nbvalidbitsdata = 0;
 303              		.loc 1 173 17
 304 000e 0023     		movs	r3, #0
 305 0010 7B83     		strh	r3, [r7, #26]	@ movhi
 174:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   __IO uint16_t nbvalidbitskey = 0;
 306              		.loc 1 174 17
 307 0012 0023     		movs	r3, #0
 308 0014 3B83     		strh	r3, [r7, #24]	@ movhi
 175:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t i = 0;
 309              		.loc 1 175 12
 310 0016 0023     		movs	r3, #0
 311 0018 7B67     		str	r3, [r7, #116]
 176:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   __IO uint32_t counter = 0;
 312              		.loc 1 176 17
 313 001a 0023     		movs	r3, #0
 314 001c 7B61     		str	r3, [r7, #20]
 177:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t busystatus = 0;
 315              		.loc 1 177 12
 316 001e 0023     		movs	r3, #0
 317 0020 7B66     		str	r3, [r7, #100]
 178:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   ErrorStatus status = SUCCESS;
 318              		.loc 1 178 15
 319 0022 0123     		movs	r3, #1
 320 0024 87F87330 		strb	r3, [r7, #115]
 179:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t keyaddr    = (uint32_t)Key;
 321              		.loc 1 179 12
ARM GAS  /tmp/cc2V3hz2.s 			page 16


 322 0028 FB68     		ldr	r3, [r7, #12]
 323 002a FB66     		str	r3, [r7, #108]
 180:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t inputaddr  = (uint32_t)Input;
 324              		.loc 1 180 12
 325 002c 7B68     		ldr	r3, [r7, #4]
 326 002e BB66     		str	r3, [r7, #104]
 181:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   uint32_t outputaddr = (uint32_t)Output;
 327              		.loc 1 181 12
 328 0030 D7F88030 		ldr	r3, [r7, #128]
 329 0034 3B66     		str	r3, [r7, #96]
 182:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 183:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Number of valid bits in last word of the Input data */
 184:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   nbvalidbitsdata = 8 * (Ilen % 4);
 330              		.loc 1 184 19
 331 0036 3B68     		ldr	r3, [r7]
 332 0038 9BB2     		uxth	r3, r3
 333 003a 03F00303 		and	r3, r3, #3
 334 003e 9BB2     		uxth	r3, r3
 335 0040 DB00     		lsls	r3, r3, #3
 336 0042 9BB2     		uxth	r3, r3
 337 0044 7B83     		strh	r3, [r7, #26]	@ movhi
 185:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 186:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Number of valid bits in last word of the Key */
 187:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   nbvalidbitskey = 8 * (Keylen % 4);
 338              		.loc 1 187 18
 339 0046 BB68     		ldr	r3, [r7, #8]
 340 0048 9BB2     		uxth	r3, r3
 341 004a 03F00303 		and	r3, r3, #3
 342 004e 9BB2     		uxth	r3, r3
 343 0050 DB00     		lsls	r3, r3, #3
 344 0052 9BB2     		uxth	r3, r3
 345 0054 3B83     		strh	r3, [r7, #24]	@ movhi
 188:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****    
 189:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* HASH peripheral initialization */
 190:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_DeInit();
 346              		.loc 1 190 3
 347 0056 FFF7FEFF 		bl	HASH_DeInit
 191:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 192:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* HASH Configuration */
 193:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
 348              		.loc 1 193 45
 349 005a 8023     		movs	r3, #128
 350 005c 3B63     		str	r3, [r7, #48]
 194:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
 351              		.loc 1 194 40
 352 005e 4023     		movs	r3, #64
 353 0060 7B63     		str	r3, [r7, #52]
 195:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 354              		.loc 1 195 40
 355 0062 2023     		movs	r3, #32
 356 0064 BB63     		str	r3, [r7, #56]
 196:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   if(Keylen > 64)
 357              		.loc 1 196 5
 358 0066 BB68     		ldr	r3, [r7, #8]
 359 0068 402B     		cmp	r3, #64
 360 006a 03D9     		bls	.L14
 197:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
ARM GAS  /tmp/cc2V3hz2.s 			page 17


 198:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     /* HMAC long Key */
 199:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 361              		.loc 1 199 45
 362 006c 4FF48033 		mov	r3, #65536
 363 0070 FB63     		str	r3, [r7, #60]
 364 0072 01E0     		b	.L15
 365              	.L14:
 200:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 201:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   else
 202:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 203:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     /* HMAC short Key */
 204:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 366              		.loc 1 204 45
 367 0074 0023     		movs	r3, #0
 368 0076 FB63     		str	r3, [r7, #60]
 369              	.L15:
 205:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 206:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_Init(&MD5_HASH_InitStructure);
 370              		.loc 1 206 3
 371 0078 07F13003 		add	r3, r7, #48
 372 007c 1846     		mov	r0, r3
 373 007e FFF7FEFF 		bl	HASH_Init
 207:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 208:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Configure the number of valid bits in last word of the Key */
 209:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 374              		.loc 1 209 3
 375 0082 3B8B     		ldrh	r3, [r7, #24]	@ movhi
 376 0084 9BB2     		uxth	r3, r3
 377 0086 1846     		mov	r0, r3
 378 0088 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 210:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 211:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Write the Key */
 212:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   for(i=0; i<Keylen; i+=4)
 379              		.loc 1 212 8
 380 008c 0023     		movs	r3, #0
 381 008e 7B67     		str	r3, [r7, #116]
 382              		.loc 1 212 3
 383 0090 0AE0     		b	.L16
 384              	.L17:
 213:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 214:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     HASH_DataIn(*(uint32_t*)keyaddr);
 385              		.loc 1 214 18
 386 0092 FB6E     		ldr	r3, [r7, #108]
 387              		.loc 1 214 5
 388 0094 1B68     		ldr	r3, [r3]
 389 0096 1846     		mov	r0, r3
 390 0098 FFF7FEFF 		bl	HASH_DataIn
 215:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     keyaddr+=4;
 391              		.loc 1 215 12
 392 009c FB6E     		ldr	r3, [r7, #108]
 393 009e 0433     		adds	r3, r3, #4
 394 00a0 FB66     		str	r3, [r7, #108]
 212:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 395              		.loc 1 212 23 discriminator 3
 396 00a2 7B6F     		ldr	r3, [r7, #116]
 397 00a4 0433     		adds	r3, r3, #4
 398 00a6 7B67     		str	r3, [r7, #116]
ARM GAS  /tmp/cc2V3hz2.s 			page 18


 399              	.L16:
 212:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 400              		.loc 1 212 13 discriminator 1
 401 00a8 7A6F     		ldr	r2, [r7, #116]
 402 00aa BB68     		ldr	r3, [r7, #8]
 403 00ac 9A42     		cmp	r2, r3
 404 00ae F0D3     		bcc	.L17
 216:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 217:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   
 218:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* Start the HASH processor */
 219:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   HASH_StartDigest();
 405              		.loc 1 219 3
 406 00b0 FFF7FEFF 		bl	HASH_StartDigest
 407              	.L19:
 220:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 221:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   /* wait until the Busy flag is RESET */
 222:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   do
 223:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 224:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 408              		.loc 1 224 18
 409 00b4 0820     		movs	r0, #8
 410 00b6 FFF7FEFF 		bl	HASH_GetFlagStatus
 411 00ba 0346     		mov	r3, r0
 412              		.loc 1 224 16 discriminator 1
 413 00bc 7B66     		str	r3, [r7, #100]
 225:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     counter++;
 414              		.loc 1 225 12
 415 00be 7B69     		ldr	r3, [r7, #20]
 416 00c0 0133     		adds	r3, r3, #1
 417 00c2 7B61     		str	r3, [r7, #20]
 226:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 418              		.loc 1 226 20 discriminator 2
 419 00c4 7B69     		ldr	r3, [r7, #20]
 420              		.loc 1 226 40 discriminator 2
 421 00c6 B3F5803F 		cmp	r3, #65536
 422 00ca 02D0     		beq	.L18
 423              		.loc 1 226 40 is_stmt 0 discriminator 1
 424 00cc 7B6E     		ldr	r3, [r7, #100]
 425 00ce 002B     		cmp	r3, #0
 426 00d0 F0D1     		bne	.L19
 427              	.L18:
 227:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 228:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   if (busystatus != RESET)
 428              		.loc 1 228 6 is_stmt 1
 429 00d2 7B6E     		ldr	r3, [r7, #100]
 430 00d4 002B     		cmp	r3, #0
 431 00d6 03D0     		beq	.L20
 229:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
 230:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****      status = ERROR;
 432              		.loc 1 230 13
 433 00d8 0023     		movs	r3, #0
 434 00da 87F87330 		strb	r3, [r7, #115]
 435 00de 91E0     		b	.L21
 436              	.L20:
 231:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 232:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   else
 233:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   {
ARM GAS  /tmp/cc2V3hz2.s 			page 19


 234:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     /* Configure the number of valid bits in last word of the Input data */
 235:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 437              		.loc 1 235 5
 438 00e0 7B8B     		ldrh	r3, [r7, #26]	@ movhi
 439 00e2 9BB2     		uxth	r3, r3
 440 00e4 1846     		mov	r0, r3
 441 00e6 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 236:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 237:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     /* Write the Input block in the IN FIFO */
 238:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     for(i=0; i<Ilen; i+=4)
 442              		.loc 1 238 10
 443 00ea 0023     		movs	r3, #0
 444 00ec 7B67     		str	r3, [r7, #116]
 445              		.loc 1 238 5
 446 00ee 0AE0     		b	.L22
 447              	.L23:
 239:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     {
 240:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       HASH_DataIn(*(uint32_t*)inputaddr);
 448              		.loc 1 240 20
 449 00f0 BB6E     		ldr	r3, [r7, #104]
 450              		.loc 1 240 7
 451 00f2 1B68     		ldr	r3, [r3]
 452 00f4 1846     		mov	r0, r3
 453 00f6 FFF7FEFF 		bl	HASH_DataIn
 241:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       inputaddr+=4;
 454              		.loc 1 241 16
 455 00fa BB6E     		ldr	r3, [r7, #104]
 456 00fc 0433     		adds	r3, r3, #4
 457 00fe BB66     		str	r3, [r7, #104]
 238:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     {
 458              		.loc 1 238 23 discriminator 3
 459 0100 7B6F     		ldr	r3, [r7, #116]
 460 0102 0433     		adds	r3, r3, #4
 461 0104 7B67     		str	r3, [r7, #116]
 462              	.L22:
 238:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     {
 463              		.loc 1 238 15 discriminator 1
 464 0106 7A6F     		ldr	r2, [r7, #116]
 465 0108 3B68     		ldr	r3, [r7]
 466 010a 9A42     		cmp	r2, r3
 467 010c F0D3     		bcc	.L23
 242:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     }
 243:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 244:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     /* Start the HASH processor */
 245:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     HASH_StartDigest();
 468              		.loc 1 245 5
 469 010e FFF7FEFF 		bl	HASH_StartDigest
 246:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 247:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     /* wait until the Busy flag is RESET */
 248:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     counter =0;
 470              		.loc 1 248 13
 471 0112 0023     		movs	r3, #0
 472 0114 7B61     		str	r3, [r7, #20]
 473              	.L25:
 249:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     do
 250:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     {
 251:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
ARM GAS  /tmp/cc2V3hz2.s 			page 20


 474              		.loc 1 251 21
 475 0116 0820     		movs	r0, #8
 476 0118 FFF7FEFF 		bl	HASH_GetFlagStatus
 477 011c 0346     		mov	r3, r0
 478              		.loc 1 251 19 discriminator 1
 479 011e 7B66     		str	r3, [r7, #100]
 252:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        counter++;
 480              		.loc 1 252 15
 481 0120 7B69     		ldr	r3, [r7, #20]
 482 0122 0133     		adds	r3, r3, #1
 483 0124 7B61     		str	r3, [r7, #20]
 253:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 484              		.loc 1 253 22 discriminator 2
 485 0126 7B69     		ldr	r3, [r7, #20]
 486              		.loc 1 253 42 discriminator 2
 487 0128 B3F5803F 		cmp	r3, #65536
 488 012c 02D0     		beq	.L24
 489              		.loc 1 253 42 is_stmt 0 discriminator 1
 490 012e 7B6E     		ldr	r3, [r7, #100]
 491 0130 002B     		cmp	r3, #0
 492 0132 F0D1     		bne	.L25
 493              	.L24:
 254:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 255:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     if (busystatus != RESET)
 494              		.loc 1 255 8 is_stmt 1
 495 0134 7B6E     		ldr	r3, [r7, #100]
 496 0136 002B     		cmp	r3, #0
 497 0138 03D0     		beq	.L26
 256:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     {
 257:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       status = ERROR;
 498              		.loc 1 257 14
 499 013a 0023     		movs	r3, #0
 500 013c 87F87330 		strb	r3, [r7, #115]
 501 0140 60E0     		b	.L21
 502              	.L26:
 258:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     }
 259:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     else
 260:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     {  
 261:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       /* Configure the number of valid bits in last word of the Key */
 262:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 503              		.loc 1 262 7
 504 0142 3B8B     		ldrh	r3, [r7, #24]	@ movhi
 505 0144 9BB2     		uxth	r3, r3
 506 0146 1846     		mov	r0, r3
 507 0148 FFF7FEFF 		bl	HASH_SetLastWordValidBitsNbr
 263:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 264:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       /* Write the Key */
 265:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       keyaddr = (uint32_t)Key;
 508              		.loc 1 265 15
 509 014c FB68     		ldr	r3, [r7, #12]
 510 014e FB66     		str	r3, [r7, #108]
 266:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       for(i=0; i<Keylen; i+=4)
 511              		.loc 1 266 12
 512 0150 0023     		movs	r3, #0
 513 0152 7B67     		str	r3, [r7, #116]
 514              		.loc 1 266 7
 515 0154 0AE0     		b	.L27
ARM GAS  /tmp/cc2V3hz2.s 			page 21


 516              	.L28:
 267:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       {
 268:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****         HASH_DataIn(*(uint32_t*)keyaddr);
 517              		.loc 1 268 22
 518 0156 FB6E     		ldr	r3, [r7, #108]
 519              		.loc 1 268 9
 520 0158 1B68     		ldr	r3, [r3]
 521 015a 1846     		mov	r0, r3
 522 015c FFF7FEFF 		bl	HASH_DataIn
 269:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****         keyaddr+=4;
 523              		.loc 1 269 16
 524 0160 FB6E     		ldr	r3, [r7, #108]
 525 0162 0433     		adds	r3, r3, #4
 526 0164 FB66     		str	r3, [r7, #108]
 266:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       for(i=0; i<Keylen; i+=4)
 527              		.loc 1 266 27 discriminator 3
 528 0166 7B6F     		ldr	r3, [r7, #116]
 529 0168 0433     		adds	r3, r3, #4
 530 016a 7B67     		str	r3, [r7, #116]
 531              	.L27:
 266:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       for(i=0; i<Keylen; i+=4)
 532              		.loc 1 266 17 discriminator 1
 533 016c 7A6F     		ldr	r2, [r7, #116]
 534 016e BB68     		ldr	r3, [r7, #8]
 535 0170 9A42     		cmp	r2, r3
 536 0172 F0D3     		bcc	.L28
 270:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       }
 271:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   
 272:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        /* Start the HASH processor */
 273:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        HASH_StartDigest();
 537              		.loc 1 273 8
 538 0174 FFF7FEFF 		bl	HASH_StartDigest
 274:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 275:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        /* wait until the Busy flag is RESET */
 276:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        counter =0;
 539              		.loc 1 276 16
 540 0178 0023     		movs	r3, #0
 541 017a 7B61     		str	r3, [r7, #20]
 542              	.L30:
 277:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        do
 278:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****        {
 279:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****           busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 543              		.loc 1 279 24
 544 017c 0820     		movs	r0, #8
 545 017e FFF7FEFF 		bl	HASH_GetFlagStatus
 546 0182 0346     		mov	r3, r0
 547              		.loc 1 279 22 discriminator 1
 548 0184 7B66     		str	r3, [r7, #100]
 280:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****           counter++;
 549              		.loc 1 280 18
 550 0186 7B69     		ldr	r3, [r7, #20]
 551 0188 0133     		adds	r3, r3, #1
 552 018a 7B61     		str	r3, [r7, #20]
 281:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 553              		.loc 1 281 24 discriminator 2
 554 018c 7B69     		ldr	r3, [r7, #20]
 555              		.loc 1 281 44 discriminator 2
ARM GAS  /tmp/cc2V3hz2.s 			page 22


 556 018e B3F5803F 		cmp	r3, #65536
 557 0192 02D0     		beq	.L29
 558              		.loc 1 281 44 is_stmt 0 discriminator 1
 559 0194 7B6E     		ldr	r3, [r7, #100]
 560 0196 002B     		cmp	r3, #0
 561 0198 F0D1     		bne	.L30
 562              	.L29:
 282:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** 
 283:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       if (busystatus != RESET)
 563              		.loc 1 283 10 is_stmt 1
 564 019a 7B6E     		ldr	r3, [r7, #100]
 565 019c 002B     		cmp	r3, #0
 566 019e 03D0     		beq	.L31
 284:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       {
 285:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          status = ERROR;
 567              		.loc 1 285 17
 568 01a0 0023     		movs	r3, #0
 569 01a2 87F87330 		strb	r3, [r7, #115]
 570 01a6 2DE0     		b	.L21
 571              	.L31:
 286:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       }
 287:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       else
 288:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       {
 289:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          /* Read the message digest */
 290:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          HASH_GetDigest(&MD5_MessageDigest);
 572              		.loc 1 290 10
 573 01a8 07F11C03 		add	r3, r7, #28
 574 01ac 1846     		mov	r0, r3
 575 01ae FFF7FEFF 		bl	HASH_GetDigest
 291:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 576              		.loc 1 291 38
 577 01b2 FA69     		ldr	r2, [r7, #28]
 578              		.loc 1 291 11
 579 01b4 3B6E     		ldr	r3, [r7, #96]
 580 01b6 7A64     		str	r2, [r7, #68]
 581              	.LBB26:
 582              	.LBB27:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 583              		.loc 2 352 3
 584 01b8 7A6C     		ldr	r2, [r7, #68]
 585              		.syntax unified
 586              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 587 01ba 12BA     		rev r2, r2
 588              	@ 0 "" 2
 589              		.thumb
 590              		.syntax unified
 591 01bc 3A64     		str	r2, [r7, #64]
 592              		.loc 2 353 9
 593 01be 3A6C     		ldr	r2, [r7, #64]
 594              	.LBE27:
 595              	.LBE26:
 596              		.loc 1 291 36 discriminator 1
 597 01c0 1A60     		str	r2, [r3]
 292:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 598              		.loc 1 292 20
 599 01c2 3B6E     		ldr	r3, [r7, #96]
 600 01c4 0433     		adds	r3, r3, #4
ARM GAS  /tmp/cc2V3hz2.s 			page 23


 601 01c6 3B66     		str	r3, [r7, #96]
 293:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 602              		.loc 1 293 38
 603 01c8 3A6A     		ldr	r2, [r7, #32]
 604              		.loc 1 293 11
 605 01ca 3B6E     		ldr	r3, [r7, #96]
 606 01cc FA64     		str	r2, [r7, #76]
 607              	.LBB28:
 608              	.LBB29:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 609              		.loc 2 352 3
 610 01ce FA6C     		ldr	r2, [r7, #76]
 611              		.syntax unified
 612              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 613 01d0 12BA     		rev r2, r2
 614              	@ 0 "" 2
 615              		.thumb
 616              		.syntax unified
 617 01d2 BA64     		str	r2, [r7, #72]
 618              		.loc 2 353 9
 619 01d4 BA6C     		ldr	r2, [r7, #72]
 620              	.LBE29:
 621              	.LBE28:
 622              		.loc 1 293 36 discriminator 1
 623 01d6 1A60     		str	r2, [r3]
 294:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 624              		.loc 1 294 20
 625 01d8 3B6E     		ldr	r3, [r7, #96]
 626 01da 0433     		adds	r3, r3, #4
 627 01dc 3B66     		str	r3, [r7, #96]
 295:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 628              		.loc 1 295 38
 629 01de 7A6A     		ldr	r2, [r7, #36]
 630              		.loc 1 295 11
 631 01e0 3B6E     		ldr	r3, [r7, #96]
 632 01e2 7A65     		str	r2, [r7, #84]
 633              	.LBB30:
 634              	.LBB31:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 635              		.loc 2 352 3
 636 01e4 7A6D     		ldr	r2, [r7, #84]
 637              		.syntax unified
 638              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 639 01e6 12BA     		rev r2, r2
 640              	@ 0 "" 2
 641              		.thumb
 642              		.syntax unified
 643 01e8 3A65     		str	r2, [r7, #80]
 644              		.loc 2 353 9
 645 01ea 3A6D     		ldr	r2, [r7, #80]
 646              	.LBE31:
 647              	.LBE30:
 648              		.loc 1 295 36 discriminator 1
 649 01ec 1A60     		str	r2, [r3]
 296:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          outputaddr+=4;
 650              		.loc 1 296 20
 651 01ee 3B6E     		ldr	r3, [r7, #96]
ARM GAS  /tmp/cc2V3hz2.s 			page 24


 652 01f0 0433     		adds	r3, r3, #4
 653 01f2 3B66     		str	r3, [r7, #96]
 297:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****          *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 654              		.loc 1 297 38
 655 01f4 BA6A     		ldr	r2, [r7, #40]
 656              		.loc 1 297 11
 657 01f6 3B6E     		ldr	r3, [r7, #96]
 658 01f8 FA65     		str	r2, [r7, #92]
 659              	.LBB32:
 660              	.LBB33:
 352:../Shared/Libraries/CMSIS/Include/core_cmInstr.h ****   return(result);
 661              		.loc 2 352 3
 662 01fa FA6D     		ldr	r2, [r7, #92]
 663              		.syntax unified
 664              	@ 352 "../Shared/Libraries/CMSIS/Include/core_cmInstr.h" 1
 665 01fc 12BA     		rev r2, r2
 666              	@ 0 "" 2
 667              		.thumb
 668              		.syntax unified
 669 01fe BA65     		str	r2, [r7, #88]
 670              		.loc 2 353 9
 671 0200 BA6D     		ldr	r2, [r7, #88]
 672              	.LBE33:
 673              	.LBE32:
 674              		.loc 1 297 36 discriminator 1
 675 0202 1A60     		str	r2, [r3]
 676              	.L21:
 298:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****       }
 299:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****     }
 300:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   }
 301:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c ****   return status;  
 677              		.loc 1 301 10
 678 0204 97F87330 		ldrb	r3, [r7, #115]	@ zero_extendqisi2
 302:../Shared/Libraries/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_hash_md5.c **** }
 679              		.loc 1 302 1
 680 0208 1846     		mov	r0, r3
 681 020a 7837     		adds	r7, r7, #120
 682              	.LCFI8:
 683              		.cfi_def_cfa_offset 8
 684 020c BD46     		mov	sp, r7
 685              	.LCFI9:
 686              		.cfi_def_cfa_register 13
 687              		@ sp needed
 688 020e 80BD     		pop	{r7, pc}
 689              		.cfi_endproc
 690              	.LFE111:
 692              		.text
 693              	.Letext0:
 694              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 695              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 696              		.file 5 "../Shared/Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 697              		.file 6 "../Shared/Libraries/STM32F4xx_StdPeriph_Driver/inc/stm32f4xx_hash.h"
ARM GAS  /tmp/cc2V3hz2.s 			page 25


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hash_md5.c
     /tmp/cc2V3hz2.s:21     .text.HASH_MD5:00000000 $t
     /tmp/cc2V3hz2.s:27     .text.HASH_MD5:00000000 HASH_MD5
     /tmp/cc2V3hz2.s:276    .text.HMAC_MD5:00000000 $t
     /tmp/cc2V3hz2.s:282    .text.HMAC_MD5:00000000 HMAC_MD5
                           .group:00000000 wm4.0.62e24ee945655210df7a12269291771b
                           .group:00000000 wm4.stm32f4xx.h.54.f84a67a8e71ba9719846fdff1868826c
                           .group:00000000 wm4.core_cm4.h.32.5f62939b60122629d60d85d0c4a14709
                           .group:00000000 wm4._newlib_version.h.4.411db44ea2338a62eca2f0777f81481b
                           .group:00000000 wm4.features.h.33.2eefb68b261e70563a8ac654e712169f
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.core_cmInstr.h.25.f50f886f2edf670cf199b35fd96f5c91
                           .group:00000000 wm4.core_cm4_simd.h.29.b4a3fdfb606cb3b26119424324d4b963
                           .group:00000000 wm4.core_cm4.h.153.5393ef7e6cebf34dd51ca528f9218ab3
                           .group:00000000 wm4.stm32f4xx.h.289.fa68dcae75666a037ce29b5a1b57e3b3
                           .group:00000000 wm4.stm32f4xx_conf.h.3.bc52e76ab6b5c9037500dbf5bb8f9be4
                           .group:00000000 wm4.misc.h.86.a3996e7f17199502fad3c7f62e5cdb3f
                           .group:00000000 wm4.stm32f4xx_adc.h.31.d96d805acd0f0c0392ec4633757dead3
                           .group:00000000 wm4.stm32f4xx_can.h.31.3bb56c6436c7a6e6af1611046e81f48c
                           .group:00000000 wm4.stm32f4xx_cryp.h.31.94bbbb19b99df10306f31e78c333a77b
                           .group:00000000 wm4.stm32f4xx_dac.h.31.b8d45e7eaf71ee4bf01c1317dbc06f77
                           .group:00000000 wm4.stm32f4xx_dbgmcu.h.30.70a81ec54c2707baa9fca77391eeeaaa
                           .group:00000000 wm4.stm32f4xx_dcmi.h.30.9d0942d58c357d2eed15e044bf9b4a77
                           .group:00000000 wm4.stm32f4xx_dma.h.31.815bb924b30b1c776b3cd51113fdfe60
                           .group:00000000 wm4.stm32f4xx_exti.h.31.86bd18e979f97217bb1d3b80fde0231e
                           .group:00000000 wm4.stm32f4xx_flash.h.31.74f2ed42d890f144ca7eb5ae8172f0d0
                           .group:00000000 wm4.stm32f4xx_fsmc.h.31.ff58629e0c603fb2f9b3f00c0657fdfa
                           .group:00000000 wm4.stm32f4xx_gpio.h.31.d9aeae10cfa353d85d475c0d4900c452
                           .group:00000000 wm4.stm32f4xx_i2c.h.31.edf5baa611075c49ae13f56be9040be3
                           .group:00000000 wm4.stm32f4xx_iwdg.h.31.30e376e6d8d424aab7fddd66cf691c7b
                           .group:00000000 wm4.stm32f4xx_pwr.h.31.bb774fc1b632cb8d2ecaec8c6524d2c0
                           .group:00000000 wm4.stm32f4xx_rcc.h.30.820e94551583d2b835c8cf3ad722e16c
                           .group:00000000 wm4.stm32f4xx_rng.h.31.1ec493d56b7a8e5a71238519cae6dea7
                           .group:00000000 wm4.stm32f4xx_rtc.h.31.bddeb98c63c8fa06fac80b5dd8296471
                           .group:00000000 wm4.stm32f4xx_sdio.h.31.8c6dff42ffa718b444c3420717601ff2
                           .group:00000000 wm4.stm32f4xx_spi.h.31.fb1b2c8214b87a47d4457633b7c31c3c
                           .group:00000000 wm4.stm32f4xx_syscfg.h.31.5a680f88d55b7816ae613c20f199cbd9
                           .group:00000000 wm4.stm32f4xx_tim.h.31.b1d608fbde729347e4ccf70799e654d2
                           .group:00000000 wm4.stm32f4xx_usart.h.31.f8d29b14aa4d39de5495adcc92749d3c
                           .group:00000000 wm4.stm32f4xx_wwdg.h.31.b45a80fa1ec64984adf786f7e489f31b
                           .group:00000000 wm4.stm32f4xx.h.6975.cdbdae9d5de06f1ba6b770f59cbe4d6c
                           .group:00000000 wm4.stm32f4xx_hash.h.95.0ca7e03a3cda6499000de1ba9e3da660

UNDEFINED SYMBOLS
HASH_DeInit
HASH_Init
HASH_SetLastWordValidBitsNbr
HASH_DataIn
HASH_StartDigest
HASH_GetFlagStatus
HASH_GetDigest
