D:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  E:\01_Project\07_SG2042_Server\99_CPLD\Project\03_Server_CPLD_V11\Pre_Final\Server_CPLD_V11_PRJ\impl1   -part LCMXO3LF_2100C  -package BG256C  -grade -5    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 0 -fixgeneratedclocks 0 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile E:\01_Project\07_SG2042_Server\99_CPLD\Project\03_Server_CPLD_V11\Pre_Final\Server_CPLD_V11_PRJ\impl1\synlog\report\Server_CPLD_V11_PRJ_impl1_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  server_top  -implementation  impl1  -flow mapping  -multisrs  -oedif  E:\01_Project\07_SG2042_Server\99_CPLD\Project\03_Server_CPLD_V11\Pre_Final\Server_CPLD_V11_PRJ\impl1\Server_CPLD_V11_PRJ_impl1.edi   -freq 100.000   E:\01_Project\07_SG2042_Server\99_CPLD\Project\03_Server_CPLD_V11\Pre_Final\Server_CPLD_V11_PRJ\impl1\synwork\Server_CPLD_V11_PRJ_impl1_prem.srd  -devicelib  D:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3lf.v  -devicelib  D:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v  -ologparam  E:\01_Project\07_SG2042_Server\99_CPLD\Project\03_Server_CPLD_V11\Pre_Final\Server_CPLD_V11_PRJ\impl1\syntmp\Server_CPLD_V11_PRJ_impl1.plg  -osyn  E:\01_Project\07_SG2042_Server\99_CPLD\Project\03_Server_CPLD_V11\Pre_Final\Server_CPLD_V11_PRJ\impl1\Server_CPLD_V11_PRJ_impl1.srm  -prjdir  E:\01_Project\07_SG2042_Server\99_CPLD\Project\03_Server_CPLD_V11\Pre_Final\Server_CPLD_V11_PRJ\impl1\  -prjname  proj_1  -log  E:\01_Project\07_SG2042_Server\99_CPLD\Project\03_Server_CPLD_V11\Pre_Final\Server_CPLD_V11_PRJ\impl1\synlog\Server_CPLD_V11_PRJ_impl1_fpga_mapper.srr  -sn  2021.03  -jobname  "fpga_mapper" 
relcom:D:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl1 -part LCMXO3LF_2100C -package BG256C -grade -5 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 0 -fixgeneratedclocks 0 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\Server_CPLD_V11_PRJ_impl1_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module server_top -implementation impl1 -flow mapping -multisrs -oedif ..\Server_CPLD_V11_PRJ_impl1.edi -freq 100.000 ..\synwork\Server_CPLD_V11_PRJ_impl1_prem.srd -devicelib D:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3lf.v -devicelib D:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v -ologparam Server_CPLD_V11_PRJ_impl1.plg -osyn ..\Server_CPLD_V11_PRJ_impl1.srm -prjdir ..\ -prjname proj_1 -log ..\synlog\Server_CPLD_V11_PRJ_impl1_fpga_mapper.srr -sn 2021.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:4
file:..\Server_CPLD_V11_PRJ_impl1.edi|io:o|time:1689149242|size:1050575|exec:0|csum:
file:..\synwork\Server_CPLD_V11_PRJ_impl1_prem.srd|io:i|time:1689149238|size:111293|exec:0|csum:C369EFCC7ACF435D9E9A0B4C7F34C309
file:D:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3lf.v|io:i|time:1628557868|size:53334|exec:0|csum:BEFB982BE483587B26B156E884C15512
file:D:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v|io:i|time:1628557868|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:Server_CPLD_V11_PRJ_impl1.plg|io:o|time:1689149242|size:836|exec:0|csum:
file:..\Server_CPLD_V11_PRJ_impl1.srm|io:o|time:1689149241|size:33127|exec:0|csum:
file:..\synlog\Server_CPLD_V11_PRJ_impl1_fpga_mapper.srr|io:o|time:1689149242|size:32464|exec:0|csum:
file:D:\lscc\diamond\3.12\synpbase\bin64\m_gen_lattice.exe|io:i|time:1633592868|size:42036736|exec:1|csum:184AE1D82114F8176EA5D4186DC7E4B1
