$date
	Sun Nov 08 21:19:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Ejercicio_1_tb $end
$var wire 8 ! Program_Byte [7:0] $end
$var wire 4 " Oprnd [3:0] $end
$var wire 4 # Instr [3:0] $end
$var reg 12 $ RAM [11:0] $end
$var reg 1 % clk_Fetch $end
$var reg 1 & clk_PC $end
$var reg 1 ' enable_Fetch $end
$var reg 1 ( enable_PC $end
$var reg 1 ) load_PC $end
$var reg 1 * reset_Fetch $end
$var reg 1 + reset_PC $end
$scope module c1 $end
$var wire 1 % clk_Fetch $end
$var wire 1 & clk_PC $end
$var wire 12 , direccion [11:0] $end
$var wire 1 ' enable_Fetch $end
$var wire 1 ( enable_PC $end
$var wire 1 ) load_PC $end
$var wire 1 * reset_Fetch $end
$var wire 1 + reset_PC $end
$var wire 8 - Program_Byte [7:0] $end
$var wire 12 . PC [11:0] $end
$var wire 4 / Oprnd [3:0] $end
$var wire 4 0 Instr [3:0] $end
$scope module P1 $end
$var wire 12 1 D [11:0] $end
$var wire 1 & clk $end
$var wire 1 ( enable $end
$var wire 1 ) load $end
$var wire 1 + reset $end
$var reg 12 2 Q [11:0] $end
$upscope $end
$scope module P2 $end
$var wire 8 3 OUT [7:0] $end
$var wire 12 4 direccion [11:0] $end
$upscope $end
$scope module p3 $end
$var wire 8 5 D [7:0] $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var wire 4 6 fetch [3:0] $end
$var wire 4 7 comando [3:0] $end
$scope module F1 $end
$var wire 1 8 D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 9 Q $end
$upscope $end
$scope module F2 $end
$var wire 1 : D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 ; Q $end
$upscope $end
$scope module F3 $end
$var wire 1 < D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 = Q $end
$upscope $end
$scope module F4 $end
$var wire 1 > D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 ? Q $end
$upscope $end
$scope module F5 $end
$var wire 1 @ D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 A Q $end
$upscope $end
$scope module F6 $end
$var wire 1 B D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 C Q $end
$upscope $end
$scope module F7 $end
$var wire 1 D D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 E Q $end
$upscope $end
$scope module F8 $end
$var wire 1 F D $end
$var wire 1 % clk $end
$var wire 1 ' enable $end
$var wire 1 * reset $end
$var reg 1 G Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0G
xF
0E
xD
0C
xB
0A
x@
0?
x>
0=
x<
0;
x:
09
x8
b0 7
b0 6
bx 5
b0 4
bx 3
b0 2
b11 1
b0 0
b0 /
b0 .
bx -
b11 ,
1+
1*
0)
0(
0'
0&
0%
b11 $
b0 #
b0 "
bx !
$end
#10
b1 .
b1 2
b1 4
1(
0+
1%
1&
#20
0%
0&
#30
b10 .
b10 2
b10 4
1%
1&
#40
0%
0&
#50
b11 .
b11 2
b11 4
1%
1&
#60
b100 .
b100 2
b100 4
0+
0%
0&
#70
b11 .
b11 2
b11 4
1)
1%
1&
#80
0)
0%
0&
#90
b100 .
b100 2
b100 4
1%
1&
#100
0%
0&
#110
b101 .
b101 2
b101 4
1%
1&
#120
0%
0&
#130
b110 .
b110 2
b110 4
0*
1%
1&
#140
x9
x;
x=
bx #
bx 0
bx 7
x?
xA
xC
xE
bx "
bx /
bx 6
xG
1'
0%
0&
#150
b111 .
b111 2
b111 4
1%
1&
#160
0%
0&
#170
b1000 .
b1000 2
b1000 4
1%
1&
#180
0%
0&
#190
b1001 .
b1001 2
b1001 4
1%
1&
#200
b0 .
b0 2
b0 4
1+
0%
0&
#210
09
0;
0=
b0 #
b0 0
b0 7
0?
0A
0C
0E
b0 "
b0 /
b0 6
0G
1*
1%
1&
