// Seed: 754880595
module module_0 (
    input  wire  id_0,
    output tri0  id_1,
    output tri   id_2,
    input  wand  id_3,
    input  wand  id_4,
    output uwire id_5,
    output wor   id_6
);
  wire id_8;
  assign module_1.id_0 = 0;
  id_9(
      .id_0(!id_0), .id_1(id_1), .id_2(1 == 1), .id_3(1), .id_4(id_4)
  );
endmodule
module module_0 (
    input  logic id_0,
    input  wire  id_1,
    output logic module_1,
    output tri1  id_3
);
  initial begin : LABEL_0
    deassign id_2;
    id_2 <= id_0;
  end
  module_0 modCall_1 (
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_3
  );
endmodule
