OPT_DESIGN_PATH=E:/repositories/RTL_FPGA/VERILOG/aula20_bcd/sim_sum_correction_alwayts/work/@_opt
