
*** Running vivado
    with args -log add_bram_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source add_bram_wrapper.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source add_bram_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top add_bram_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_bram_ctrl_0_0/add_bram_axi_bram_ctrl_0_0.dcp' for cell 'add_bram_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_bram_ctrl_0_bram_0/add_bram_axi_bram_ctrl_0_bram_0.dcp' for cell 'add_bram_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/add_bram_axi_smc_0.dcp' for cell 'add_bram_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_rst_ps8_0_99M_0/add_bram_rst_ps8_0_99M_0.dcp' for cell 'add_bram_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint '/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_zynq_ultra_ps_e_0_0/add_bram_zynq_ultra_ps_e_0_0.dcp' for cell 'add_bram_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2358.512 ; gain = 0.000 ; free physical = 835 ; free virtual = 20170
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_zynq_ultra_ps_e_0_0/add_bram_zynq_ultra_ps_e_0_0.xdc] for cell 'add_bram_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_zynq_ultra_ps_e_0_0/add_bram_zynq_ultra_ps_e_0_0.xdc] for cell 'add_bram_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_1/bd_85c6_psr_aclk_0_board.xdc] for cell 'add_bram_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_1/bd_85c6_psr_aclk_0_board.xdc] for cell 'add_bram_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_1/bd_85c6_psr_aclk_0.xdc] for cell 'add_bram_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_1/bd_85c6_psr_aclk_0.xdc] for cell 'add_bram_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc] for cell 'add_bram_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc:178]
Finished Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_6/bd_85c6_sarn_0_clocks.xdc] for cell 'add_bram_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc] for cell 'add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:97]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:107]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:110]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:113]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:119]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:122]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:125]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:128]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-13' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:131]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:134]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:137]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:143]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:146]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:149]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:155]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:158]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:161]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:167]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:171]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:174]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc:178]
Finished Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_7/bd_85c6_srn_0_clocks.xdc] for cell 'add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc] for cell 'add_bram_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:49]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:55]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:59]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:63]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:66]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:70]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:73]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:76]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:79]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:82]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:85]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:91]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:94]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:97]
INFO: [Common 17-14] Message 'Vivado_Tcl 4-921' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc:97]
Finished Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_8/bd_85c6_sawn_0_clocks.xdc] for cell 'add_bram_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_9/bd_85c6_swn_0_clocks.xdc] for cell 'add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_9/bd_85c6_swn_0_clocks.xdc] for cell 'add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_10/bd_85c6_sbn_0_clocks.xdc] for cell 'add_bram_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/bd_0/ip/ip_10/bd_85c6_sbn_0_clocks.xdc] for cell 'add_bram_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/smartconnect.xdc] for cell 'add_bram_i/axi_smc/inst'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/smartconnect.xdc:1]
Finished Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_axi_smc_0/smartconnect.xdc] for cell 'add_bram_i/axi_smc/inst'
Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_rst_ps8_0_99M_0/add_bram_rst_ps8_0_99M_0_board.xdc] for cell 'add_bram_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_rst_ps8_0_99M_0/add_bram_rst_ps8_0_99M_0_board.xdc] for cell 'add_bram_i/rst_ps8_0_99M/U0'
Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_rst_ps8_0_99M_0/add_bram_rst_ps8_0_99M_0.xdc] for cell 'add_bram_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.gen/sources_1/bd/add_bram/ip/add_bram_rst_ps8_0_99M_0/add_bram_rst_ps8_0_99M_0.xdc] for cell 'add_bram_i/rst_ps8_0_99M/U0'
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 228 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2989.910 ; gain = 0.000 ; free physical = 551 ; free virtual = 19904
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 36 instances

19 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2989.910 ; gain = 1572.570 ; free physical = 550 ; free virtual = 19904
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2989.910 ; gain = 0.000 ; free physical = 540 ; free virtual = 19893

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 133fe7f30

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2989.910 ; gain = 0.000 ; free physical = 539 ; free virtual = 19893

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 133fe7f30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 713 ; free virtual = 19609

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 133fe7f30

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 713 ; free virtual = 19609
Phase 1 Initialization | Checksum: 133fe7f30

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 713 ; free virtual = 19609

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 133fe7f30

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 713 ; free virtual = 19609

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 133fe7f30

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 713 ; free virtual = 19609
Phase 2 Timer Update And Timing Data Collection | Checksum: 133fe7f30

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 713 ; free virtual = 19609

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 17 pins
INFO: [Opt 31-138] Pushed 27 inverter(s) to 228 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 192e5ddf9

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 713 ; free virtual = 19609
Retarget | Checksum: 192e5ddf9
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 298 cells
INFO: [Opt 31-1021] In phase Retarget, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 1c88ac57b

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 713 ; free virtual = 19609
Constant propagation | Checksum: 1c88ac57b
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 39 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 12b9fd6cf

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 714 ; free virtual = 19610
Sweep | Checksum: 12b9fd6cf
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1173 cells
INFO: [Opt 31-1021] In phase Sweep, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 12b9fd6cf

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.6 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 714 ; free virtual = 19610
BUFG optimization | Checksum: 12b9fd6cf
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[12].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[13].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[14].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[15].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[18].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[19].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[1].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[22].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[2].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[3].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[4].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[5].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[6].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[7].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[8].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[9].srl_nx1/shift_reg_reg[0]_srl16 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[100].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[101].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[102].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[103].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[104].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[105].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[106].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[107].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[108].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[109].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[110].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[111].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[112].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[113].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[114].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[115].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[116].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[117].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[118].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[119].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[120].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[121].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[122].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[123].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[124].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[125].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[126].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[127].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[128].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[129].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[130].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[131].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[132].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[133].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[134].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[135].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[136].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[137].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[138].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[139].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[140].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[141].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[142].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[143].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[145].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[146].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[17].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[18].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[19].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[20].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[21].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[22].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[23].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[24].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[25].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[26].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[27].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[28].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[29].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[30].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[31].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[32].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[33].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[34].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[35].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[36].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[37].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[38].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from add_bram_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/shift_reg_reg[0]_srl32 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 12b9fd6cf

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 714 ; free virtual = 19610
Shift Register Optimization | Checksum: 12b9fd6cf
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1107895e2

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 714 ; free virtual = 19610
Post Processing Netlist | Checksum: 1107895e2
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 13d5476cb

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 714 ; free virtual = 19610

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 714 ; free virtual = 19610
Phase 9.2 Verifying Netlist Connectivity | Checksum: 13d5476cb

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 714 ; free virtual = 19610
Phase 9 Finalization | Checksum: 13d5476cb

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 714 ; free virtual = 19610
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |             298  |                                             20  |
|  Constant propagation         |               5  |              39  |                                             20  |
|  Sweep                        |               0  |            1173  |                                             26  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             20  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13d5476cb

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 714 ; free virtual = 19610
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3185.773 ; gain = 0.000 ; free physical = 714 ; free virtual = 19610

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 13d5476cb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3801.098 ; gain = 0.000 ; free physical = 457 ; free virtual = 19174
Ending Power Optimization Task | Checksum: 13d5476cb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3801.098 ; gain = 615.324 ; free physical = 457 ; free virtual = 19174

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13d5476cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3801.098 ; gain = 0.000 ; free physical = 457 ; free virtual = 19174

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3801.098 ; gain = 0.000 ; free physical = 457 ; free virtual = 19174
Ending Netlist Obfuscation Task | Checksum: 13d5476cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3801.098 ; gain = 0.000 ; free physical = 457 ; free virtual = 19174
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3801.098 ; gain = 811.188 ; free physical = 457 ; free virtual = 19174
INFO: [runtcl-4] Executing : report_drc -file add_bram_wrapper_drc_opted.rpt -pb add_bram_wrapper_drc_opted.pb -rpx add_bram_wrapper_drc_opted.rpx
Command: report_drc -file add_bram_wrapper_drc_opted.rpt -pb add_bram_wrapper_drc_opted.pb -rpx add_bram_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.runs/impl_1/add_bram_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4535.277 ; gain = 734.180 ; free physical = 453 ; free virtual = 18587
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4535.277 ; gain = 0.000 ; free physical = 452 ; free virtual = 18592
INFO: [Common 17-1381] The checkpoint '/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.runs/impl_1/add_bram_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4535.277 ; gain = 0.000 ; free physical = 438 ; free virtual = 18593
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: baebbe46

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4535.277 ; gain = 0.000 ; free physical = 438 ; free virtual = 18593
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4535.277 ; gain = 0.000 ; free physical = 438 ; free virtual = 18593

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f7af3e93

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.48 . Memory (MB): peak = 4535.277 ; gain = 0.000 ; free physical = 432 ; free virtual = 18596

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bdc460f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4535.277 ; gain = 0.000 ; free physical = 430 ; free virtual = 18604

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bdc460f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4535.277 ; gain = 0.000 ; free physical = 430 ; free virtual = 18604
Phase 1 Placer Initialization | Checksum: 1bdc460f3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4535.277 ; gain = 0.000 ; free physical = 428 ; free virtual = 18603

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 114cf0231

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.277 ; gain = 0.000 ; free physical = 459 ; free virtual = 18636

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 114cf0231

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4535.277 ; gain = 0.000 ; free physical = 456 ; free virtual = 18636

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 114cf0231

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4756.262 ; gain = 220.984 ; free physical = 428 ; free virtual = 18243

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 16b80b5f6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4788.277 ; gain = 253.000 ; free physical = 443 ; free virtual = 18240

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 16b80b5f6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4788.277 ; gain = 253.000 ; free physical = 444 ; free virtual = 18240
Phase 2.1.1 Partition Driven Placement | Checksum: 16b80b5f6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4788.277 ; gain = 253.000 ; free physical = 444 ; free virtual = 18239
Phase 2.1 Floorplanning | Checksum: 1ba51e8c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4788.277 ; gain = 253.000 ; free physical = 450 ; free virtual = 18244

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ba51e8c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4788.277 ; gain = 253.000 ; free physical = 449 ; free virtual = 18242

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ba51e8c9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 4788.277 ; gain = 253.000 ; free physical = 459 ; free virtual = 18250

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 17a04ab53

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4830.277 ; gain = 295.000 ; free physical = 507 ; free virtual = 18209

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 151 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 58 nets or LUTs. Breaked 0 LUT, combined 58 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 2 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4830.277 ; gain = 0.000 ; free physical = 496 ; free virtual = 18210
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4830.277 ; gain = 0.000 ; free physical = 496 ; free virtual = 18210

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             58  |                    58  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             58  |                    59  |           0  |           5  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17bf22194

Time (s): cpu = 00:00:29 ; elapsed = 00:00:09 . Memory (MB): peak = 4830.277 ; gain = 295.000 ; free physical = 488 ; free virtual = 18203
Phase 2.4 Global Placement Core | Checksum: 15e185492

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 4830.277 ; gain = 295.000 ; free physical = 494 ; free virtual = 18210
Phase 2 Global Placement | Checksum: 15e185492

Time (s): cpu = 00:00:37 ; elapsed = 00:00:12 . Memory (MB): peak = 4830.277 ; gain = 295.000 ; free physical = 494 ; free virtual = 18210

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ce6c1c98

Time (s): cpu = 00:00:46 ; elapsed = 00:00:14 . Memory (MB): peak = 4830.277 ; gain = 295.000 ; free physical = 493 ; free virtual = 18208

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: da9a6e51

Time (s): cpu = 00:00:46 ; elapsed = 00:00:15 . Memory (MB): peak = 4830.277 ; gain = 295.000 ; free physical = 492 ; free virtual = 18209

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1b8a9f38f

Time (s): cpu = 00:00:55 ; elapsed = 00:00:17 . Memory (MB): peak = 4832.277 ; gain = 297.000 ; free physical = 488 ; free virtual = 18206

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 1aaa4eda2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:17 . Memory (MB): peak = 4832.277 ; gain = 297.000 ; free physical = 488 ; free virtual = 18206
Phase 3.3.2 Slice Area Swap | Checksum: 1aaa4eda2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:17 . Memory (MB): peak = 4832.277 ; gain = 297.000 ; free physical = 488 ; free virtual = 18206
Phase 3.3 Small Shape DP | Checksum: 147605dec

Time (s): cpu = 00:00:56 ; elapsed = 00:00:17 . Memory (MB): peak = 4832.277 ; gain = 297.000 ; free physical = 438 ; free virtual = 18169

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 17aec0580

Time (s): cpu = 00:00:56 ; elapsed = 00:00:17 . Memory (MB): peak = 4832.277 ; gain = 297.000 ; free physical = 402 ; free virtual = 18140

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1cd6c4481

Time (s): cpu = 00:00:56 ; elapsed = 00:00:18 . Memory (MB): peak = 4832.277 ; gain = 297.000 ; free physical = 386 ; free virtual = 18118
Phase 3 Detail Placement | Checksum: 1cd6c4481

Time (s): cpu = 00:00:56 ; elapsed = 00:00:18 . Memory (MB): peak = 4832.277 ; gain = 297.000 ; free physical = 399 ; free virtual = 18132

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a41df00d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.747 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20d36a173

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4832.277 ; gain = 0.000 ; free physical = 428 ; free virtual = 18080
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 20d36a173

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4832.277 ; gain = 0.000 ; free physical = 428 ; free virtual = 18080
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a41df00d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:21 . Memory (MB): peak = 4832.277 ; gain = 297.000 ; free physical = 428 ; free virtual = 18080

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.747. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 238d918f4

Time (s): cpu = 00:01:07 ; elapsed = 00:00:21 . Memory (MB): peak = 4832.277 ; gain = 297.000 ; free physical = 429 ; free virtual = 18081

Time (s): cpu = 00:01:07 ; elapsed = 00:00:21 . Memory (MB): peak = 4832.277 ; gain = 297.000 ; free physical = 429 ; free virtual = 18081
Phase 4.1 Post Commit Optimization | Checksum: 238d918f4

Time (s): cpu = 00:01:07 ; elapsed = 00:00:21 . Memory (MB): peak = 4832.277 ; gain = 297.000 ; free physical = 429 ; free virtual = 18081
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4862.262 ; gain = 0.000 ; free physical = 521 ; free virtual = 18043

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 27e6afb45

Time (s): cpu = 00:01:16 ; elapsed = 00:00:25 . Memory (MB): peak = 4862.262 ; gain = 326.984 ; free physical = 521 ; free virtual = 18043

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 27e6afb45

Time (s): cpu = 00:01:16 ; elapsed = 00:00:25 . Memory (MB): peak = 4862.262 ; gain = 326.984 ; free physical = 521 ; free virtual = 18043
Phase 4.3 Placer Reporting | Checksum: 27e6afb45

Time (s): cpu = 00:01:16 ; elapsed = 00:00:25 . Memory (MB): peak = 4862.262 ; gain = 326.984 ; free physical = 521 ; free virtual = 18043

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4862.262 ; gain = 0.000 ; free physical = 522 ; free virtual = 18045

Time (s): cpu = 00:01:16 ; elapsed = 00:00:25 . Memory (MB): peak = 4862.262 ; gain = 326.984 ; free physical = 522 ; free virtual = 18045
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22e510f90

Time (s): cpu = 00:01:16 ; elapsed = 00:00:25 . Memory (MB): peak = 4862.262 ; gain = 326.984 ; free physical = 522 ; free virtual = 18045
Ending Placer Task | Checksum: 1733b2bd0

Time (s): cpu = 00:01:16 ; elapsed = 00:00:25 . Memory (MB): peak = 4862.262 ; gain = 326.984 ; free physical = 522 ; free virtual = 18045
88 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:25 . Memory (MB): peak = 4862.262 ; gain = 326.984 ; free physical = 518 ; free virtual = 18044
INFO: [runtcl-4] Executing : report_io -file add_bram_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4862.262 ; gain = 0.000 ; free physical = 482 ; free virtual = 18015
INFO: [runtcl-4] Executing : report_utilization -file add_bram_wrapper_utilization_placed.rpt -pb add_bram_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file add_bram_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4862.262 ; gain = 0.000 ; free physical = 471 ; free virtual = 18007
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4862.262 ; gain = 0.000 ; free physical = 470 ; free virtual = 18011
Wrote PlaceDB: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4862.262 ; gain = 0.000 ; free physical = 467 ; free virtual = 18012
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4862.262 ; gain = 0.000 ; free physical = 467 ; free virtual = 18012
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4862.262 ; gain = 0.000 ; free physical = 461 ; free virtual = 18007
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 4862.262 ; gain = 0.000 ; free physical = 461 ; free virtual = 18008
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4862.262 ; gain = 0.000 ; free physical = 455 ; free virtual = 18005
Write Physdb Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4862.262 ; gain = 0.000 ; free physical = 455 ; free virtual = 18005
INFO: [Common 17-1381] The checkpoint '/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.runs/impl_1/add_bram_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 4886.273 ; gain = 0.000 ; free physical = 469 ; free virtual = 18020
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4886.273 ; gain = 0.000 ; free physical = 468 ; free virtual = 18020
Wrote PlaceDB: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4886.273 ; gain = 0.000 ; free physical = 464 ; free virtual = 18021
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4886.273 ; gain = 0.000 ; free physical = 464 ; free virtual = 18021
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4886.273 ; gain = 0.000 ; free physical = 464 ; free virtual = 18021
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4886.273 ; gain = 0.000 ; free physical = 461 ; free virtual = 18018
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4886.273 ; gain = 0.000 ; free physical = 461 ; free virtual = 18021
Write Physdb Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4886.273 ; gain = 0.000 ; free physical = 461 ; free virtual = 18021
INFO: [Common 17-1381] The checkpoint '/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.runs/impl_1/add_bram_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bf775197 ConstDB: 0 ShapeSum: 6e31f7e8 RouteDB: 4591e251
Nodegraph reading from file.  Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.49 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 443 ; free virtual = 18018
Post Restoration Checksum: NetGraph: f8e953fe | NumContArr: 7d0dd46c | Constraints: a879a2f2 | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2e119c5f9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 429 ; free virtual = 18011

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2e119c5f9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 429 ; free virtual = 18012

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2e119c5f9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 458 ; free virtual = 18042

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 30a755395

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 457 ; free virtual = 18045

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2e87ebccf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 457 ; free virtual = 18046
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.801  | TNS=0.000  | WHS=-0.071 | THS=-37.977|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4602
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3866
  Number of Partially Routed Nets     = 736
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2fc346873

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 461 ; free virtual = 18051

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2fc346873

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 461 ; free virtual = 18051

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 304464623

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 461 ; free virtual = 18052
Phase 3 Initial Routing | Checksum: 349a8d5aa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 461 ; free virtual = 18052

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 963
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.812  | TNS=0.000  | WHS=-0.016 | THS=-0.016 |

Phase 4.1 Global Iteration 0 | Checksum: 2a3b3a8a9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 461 ; free virtual = 18052

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2aa5f2885

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 461 ; free virtual = 18052
Phase 4 Rip-up And Reroute | Checksum: 2aa5f2885

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 461 ; free virtual = 18052

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 29370f24b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 460 ; free virtual = 18051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.812  | TNS=0.000  | WHS=0.012  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 2af548793

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 460 ; free virtual = 18051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.812  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2af548793

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 460 ; free virtual = 18051

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2af548793

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 460 ; free virtual = 18051
Phase 5 Delay and Skew Optimization | Checksum: 2af548793

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 460 ; free virtual = 18051

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2d5b05b79

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 460 ; free virtual = 18051
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.812  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22d7e394b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 460 ; free virtual = 18051
Phase 6 Post Hold Fix | Checksum: 22d7e394b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 460 ; free virtual = 18051

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.354867 %
  Global Horizontal Routing Utilization  = 0.526214 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22d7e394b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 460 ; free virtual = 18051

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22d7e394b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 460 ; free virtual = 18052

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22d7e394b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 460 ; free virtual = 18052

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 22d7e394b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 460 ; free virtual = 18052

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.812  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 22d7e394b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 460 ; free virtual = 18052
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: daf32edb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 460 ; free virtual = 18052
Ending Routing Task | Checksum: daf32edb

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 4894.277 ; gain = 0.000 ; free physical = 460 ; free virtual = 18052

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 4894.277 ; gain = 8.004 ; free physical = 456 ; free virtual = 18051
INFO: [runtcl-4] Executing : report_drc -file add_bram_wrapper_drc_routed.rpt -pb add_bram_wrapper_drc_routed.pb -rpx add_bram_wrapper_drc_routed.rpx
Command: report_drc -file add_bram_wrapper_drc_routed.rpt -pb add_bram_wrapper_drc_routed.pb -rpx add_bram_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.runs/impl_1/add_bram_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file add_bram_wrapper_methodology_drc_routed.rpt -pb add_bram_wrapper_methodology_drc_routed.pb -rpx add_bram_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file add_bram_wrapper_methodology_drc_routed.rpt -pb add_bram_wrapper_methodology_drc_routed.pb -rpx add_bram_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.runs/impl_1/add_bram_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file add_bram_wrapper_power_routed.rpt -pb add_bram_wrapper_power_summary_routed.pb -rpx add_bram_wrapper_power_routed.rpx
Command: report_power -file add_bram_wrapper_power_routed.rpt -pb add_bram_wrapper_power_summary_routed.pb -rpx add_bram_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
123 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file add_bram_wrapper_route_status.rpt -pb add_bram_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file add_bram_wrapper_timing_summary_routed.rpt -pb add_bram_wrapper_timing_summary_routed.pb -rpx add_bram_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file add_bram_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file add_bram_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file add_bram_wrapper_bus_skew_routed.rpt -pb add_bram_wrapper_bus_skew_routed.pb -rpx add_bram_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4950.305 ; gain = 0.000 ; free physical = 398 ; free virtual = 18040
Wrote PlaceDB: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4950.305 ; gain = 0.000 ; free physical = 395 ; free virtual = 18042
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4950.305 ; gain = 0.000 ; free physical = 395 ; free virtual = 18042
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4950.305 ; gain = 0.000 ; free physical = 393 ; free virtual = 18042
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4950.305 ; gain = 0.000 ; free physical = 393 ; free virtual = 18042
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4950.305 ; gain = 0.000 ; free physical = 389 ; free virtual = 18041
Write Physdb Complete: Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.23 . Memory (MB): peak = 4950.305 ; gain = 0.000 ; free physical = 389 ; free virtual = 18041
INFO: [Common 17-1381] The checkpoint '/home/bartek/Programming/kr260_bare_metal_example/kr260_bare_metal_example.runs/impl_1/add_bram_wrapper_routed.dcp' has been generated.

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

INFO: [Memdata 28-167] Found XPM memory block add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the add_bram_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the add_bram_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block add_bram_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the add_bram_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block add_bram_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the add_bram_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block add_bram_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the add_bram_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force add_bram_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell add_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell add_bram_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./add_bram_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 4950.305 ; gain = 0.000 ; free physical = 497 ; free virtual = 17978
INFO: [Common 17-206] Exiting Vivado at Sat Apr 13 14:12:19 2024...
