<h3 id=x504><a href=PreExecution_IR.html#x504>x504</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: M<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:89:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x1<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x509>x509</a>, <a href=PreExecution_IR.html#x545>x545</a>, <a href=PreExecution_IR.html#x530>x530</a>, <a href=PreExecution_IR.html#x524>x524</a>, <a href=PreExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x504>x504</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x524>x524</a>, <a href=PreExecution_IR.html#x530>x530</a>, <a href=PreExecution_IR.html#x545>x545</a>, <a href=PreExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x509><a href=PreExecution_IR.html#x509>x509</a> = SetReg(mem=<a href=PreExecution_IR.html#x504>x504</a>,data=<a href=PreExecution_IR.html#x508>x508</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:92:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x6<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x504}, writes={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x509>x509</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x524><a href=PreExecution_IR.html#x524>x524</a> = RegRead(mem=<a href=PreExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:100:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x36<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x526>x526</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x524>x524</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x524>x524</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x524>x524</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x530><a href=PreExecution_IR.html#x530>x530</a> = RegRead(mem=<a href=PreExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:102:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x42<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x532>x532</a>, <a href=PreExecution_IR.html#x811>x811</a>, <a href=PreExecution_IR.html#x840>x840</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x530>x530</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x545><a href=PreExecution_IR.html#x545>x545</a> = RegRead(mem=<a href=PreExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:116:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x448, 0031: x55<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x546>x546</a>, <a href=PreExecution_IR.html#x809>x809</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x545>x545</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x545>x545</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x545>x545</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x545>x545</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x545>x545</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x809>x809</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x549><a href=PreExecution_IR.html#x549>x549</a> = RegRead(mem=<a href=PreExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:50<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x449, 0031: x59<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x550>x550</a>, <a href=PreExecution_IR.html#x553>x553</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x549>x549</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x553>x553</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x553>x553</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x553>x553</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x505><a href=PreExecution_IR.html#x505>x505</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: N<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:90:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x512>x512</a>, <a href=PreExecution_IR.html#x765>x765</a>, <a href=PreExecution_IR.html#x612>x612</a>, <a href=PreExecution_IR.html#x528>x528</a>, <a href=PreExecution_IR.html#x531>x531</a>, <a href=PreExecution_IR.html#x687>x687</a>, <a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x765>x765</a>, <a href=PreExecution_IR.html#x612>x612</a>, <a href=PreExecution_IR.html#x528>x528</a>, <a href=PreExecution_IR.html#x531>x531</a>, <a href=PreExecution_IR.html#x687>x687</a>, <a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x512>x512</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x512><a href=PreExecution_IR.html#x512>x512</a> = SetReg(mem=<a href=PreExecution_IR.html#x505>x505</a>,data=<a href=PreExecution_IR.html#x511>x511</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:93:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x9<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x505}, writes={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x512>x512</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x512>x512</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(7)</th>
<td>
<h3 id=x687><a href=PreExecution_IR.html#x687>x687</a> = RegRead(mem=<a href=PreExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:102:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x461, 0031: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x688>x688</a>, <a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x687>x687</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 158<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x630><a href=PreExecution_IR.html#x630>x630</a> = RegRead(mem=<a href=PreExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:101:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x457, 0031: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x631>x631</a>, <a href=PreExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x630>x630</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x765><a href=PreExecution_IR.html#x765>x765</a> = RegRead(mem=<a href=PreExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:102:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x468, 0031: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x766>x766</a>, <a href=PreExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x765>x765</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x765>x765</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x765>x765</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 236<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x616><a href=PreExecution_IR.html#x616>x616</a> = RegRead(mem=<a href=PreExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:54<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x455, 0031: x71<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x617>x617</a>, <a href=PreExecution_IR.html#x620>x620</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x616>x616</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x620>x620</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x620>x620</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x620>x620</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[3])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x531><a href=PreExecution_IR.html#x531>x531</a> = RegRead(mem=<a href=PreExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:102:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x532>x532</a>, <a href=PreExecution_IR.html#x811>x811</a>, <a href=PreExecution_IR.html#x832>x832</a>, <a href=PreExecution_IR.html#x838>x838</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x531>x531</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x531>x531</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x531>x531</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x612><a href=PreExecution_IR.html#x612>x612</a> = RegRead(mem=<a href=PreExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:120:25<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x454, 0031: x67<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x613>x613</a>, <a href=PreExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x612>x612</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x612>x612</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x612>x612</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x612>x612</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x612>x612</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 14<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[4])}}<br></text>
</td>
<td>
<h3 id=x528><a href=PreExecution_IR.html#x528>x528</a> = RegRead(mem=<a href=PreExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:101:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x528>x528</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x506><a href=PreExecution_IR.html#x506>x506</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: K<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:91:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x540>x540</a>, <a href=PreExecution_IR.html#x562>x562</a>, <a href=PreExecution_IR.html#x536>x536</a>, <a href=PreExecution_IR.html#x527>x527</a>, <a href=PreExecution_IR.html#x515>x515</a>, <a href=PreExecution_IR.html#x525>x525</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x506>x506</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x540>x540</a>, <a href=PreExecution_IR.html#x562>x562</a>, <a href=PreExecution_IR.html#x536>x536</a>, <a href=PreExecution_IR.html#x527>x527</a>, <a href=PreExecution_IR.html#x525>x525</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x515><a href=PreExecution_IR.html#x515>x515</a> = SetReg(mem=<a href=PreExecution_IR.html#x506>x506</a>,data=<a href=PreExecution_IR.html#x514>x514</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:94:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x12<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x506}, writes={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x515>x515</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(5)</th>
<td>
<h3 id=x527><a href=PreExecution_IR.html#x527>x527</a> = RegRead(mem=<a href=PreExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:101:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x39<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x527>x527</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x562><a href=PreExecution_IR.html#x562>x562</a> = RegRead(mem=<a href=PreExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:100:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x451, 0031: x37<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x563>x563</a>, <a href=PreExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x562>x562</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x540><a href=PreExecution_IR.html#x540>x540</a> = RegRead(mem=<a href=PreExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:46<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x447, 0031: x52<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x541>x541</a>, <a href=PreExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x540>x540</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x540>x540</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x540>x540</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x525><a href=PreExecution_IR.html#x525>x525</a> = RegRead(mem=<a href=PreExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:100:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x37<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x526>x526</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x525>x525</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x525>x525</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x525>x525</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x536><a href=PreExecution_IR.html#x536>x536</a> = RegRead(mem=<a href=PreExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:114:17<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x446, 0031: x48<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x537>x537</a>, <a href=PreExecution_IR.html#x810>x810</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x536>x536</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x536>x536</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x536>x536</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x536>x536</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x536>x536</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x810>x810</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x809>x809</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x809>x809</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x526><a href=PreExecution_IR.html#x526>x526</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x524>x524</a>, <a href=PreExecution_IR.html#x525>x525</a>],zero=0)</h3>
<text><strong>Name</strong>: a<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:100:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x38<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x533>x533</a>, <a href=PreExecution_IR.html#x576>x576</a>, <a href=PreExecution_IR.html#x579>x579</a>, <a href=PreExecution_IR.html#x584>x584</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x526>x526</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x524>x524</a>, <a href=PreExecution_IR.html#x525>x525</a>]<br></text>
<h3 id=x529><a href=PreExecution_IR.html#x529>x529</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x527>x527</a>, <a href=PreExecution_IR.html#x528>x528</a>],zero=0)</h3>
<text><strong>Name</strong>: b<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:101:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x41<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x534>x534</a>, <a href=PreExecution_IR.html#x644>x644</a>, <a href=PreExecution_IR.html#x647>x647</a>, <a href=PreExecution_IR.html#x652>x652</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x527>x527</a>, <a href=PreExecution_IR.html#x528>x528</a>]<br></text>
<h3 id=x532><a href=PreExecution_IR.html#x532>x532</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x530>x530</a>, <a href=PreExecution_IR.html#x531>x531</a>],zero=0)</h3>
<text><strong>Name</strong>: c<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:102:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x44<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x779>x779</a>, <a href=PreExecution_IR.html#x535>x535</a>, <a href=PreExecution_IR.html#x709>x709</a>, <a href=PreExecution_IR.html#x704>x704</a>, <a href=PreExecution_IR.html#x701>x701</a>, <a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x802>x802</a>, <a href=PreExecution_IR.html#x813>x813</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x532>x532</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x530>x530</a>, <a href=PreExecution_IR.html#x531>x531</a>]<br></text>
<h3 id=x539><a href=PreExecution_IR.html#x539>x539</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x434<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x543>x543</a>, <a href=PreExecution_IR.html#x623>x623</a>, <a href=PreExecution_IR.html#x809>x809</a>, <a href=PreExecution_IR.html#x569>x569</a>, <a href=PreExecution_IR.html#x743>x743</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x539>x539</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x809>x809</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x809>x809</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x809>x809</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x569>x569</a>, <a href=PreExecution_IR.html#x623>x623</a>, <a href=PreExecution_IR.html#x743>x743</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x543>x543</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x543><a href=PreExecution_IR.html#x543>x543</a> = RegWrite(mem=<a href=PreExecution_IR.html#x539>x539</a>,data=<a href=PreExecution_IR.html#x542>x542</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x435<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x539}, writes={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x543>x543</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x543>x543</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x540>x540</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(3)</th>
<td>
<h3 id=x569><a href=PreExecution_IR.html#x569>x569</a> = RegRead(mem=<a href=PreExecution_IR.html#x539>x539</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x452, 0031: x437<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x570>x570</a>, <a href=PreExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x569>x569</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x623><a href=PreExecution_IR.html#x623>x623</a> = RegRead(mem=<a href=PreExecution_IR.html#x539>x539</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x456, 0031: x437<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x627>x627</a>, <a href=PreExecution_IR.html#x653>x653</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x623>x623</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x542>x542</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x542>x542</a>:[<a href=PreExecution_IR.html#b50>b50</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x623>x623</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x623>x623</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x743><a href=PreExecution_IR.html#x743>x743</a> = RegRead(mem=<a href=PreExecution_IR.html#x539>x539</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x466, 0031: x437<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x744>x744</a>, <a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x743>x743</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x542>x542</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x542>x542</a>:[<a href=PreExecution_IR.html#b50>b50</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x743>x743</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x743>x743</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 1],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x743>x743</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 2],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x743>x743</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 3],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x743>x743</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x753>x753</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 3]:[0],[0, 0, 2]:[0],[0, 0, 0]:[0],[0, 0, 1]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 3]:[0],[0, 0, 2]:[0],[0, 0, 0]:[0],[0, 0, 1]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 3]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[3]),[0, 0, 2]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2]),[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0]),[0, 0, 1]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x548><a href=PreExecution_IR.html#x548>x548</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x438<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x680>x680</a>, <a href=PreExecution_IR.html#x755>x755</a>, <a href=PreExecution_IR.html#x552>x552</a>, <a href=PreExecution_IR.html#x808>x808</a>, <a href=PreExecution_IR.html#x737>x737</a>, <a href=PreExecution_IR.html#x555>x555</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x548>x548</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x555>x555</a>, <a href=PreExecution_IR.html#x680>x680</a>, <a href=PreExecution_IR.html#x737>x737</a>, <a href=PreExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x552>x552</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x552><a href=PreExecution_IR.html#x552>x552</a> = RegWrite(mem=<a href=PreExecution_IR.html#x548>x548</a>,data=<a href=PreExecution_IR.html#x551>x551</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x439<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x553>x553</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x548}, writes={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x552>x552</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x552>x552</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x553>x553</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x553>x553</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x553>x553</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x555><a href=PreExecution_IR.html#x555>x555</a> = RegRead(mem=<a href=PreExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x450, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x559>x559</a>, <a href=PreExecution_IR.html#x585>x585</a>, <a href=PreExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x555>x555</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x551>x551</a>:[<a href=PreExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x555>x555</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x555>x555</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x680><a href=PreExecution_IR.html#x680>x680</a> = RegRead(mem=<a href=PreExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x460, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x684>x684</a>, <a href=PreExecution_IR.html#x710>x710</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x551>x551</a>:[<a href=PreExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x680>x680</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x737><a href=PreExecution_IR.html#x737>x737</a> = RegRead(mem=<a href=PreExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x464, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x738>x738</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x737>x737</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x551>x551</a>:[<a href=PreExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x737>x737</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x737>x737</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x754>x754</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x754>x754</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x755><a href=PreExecution_IR.html#x755>x755</a> = RegRead(mem=<a href=PreExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x467, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x759>x759</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x551>x551</a>:[<a href=PreExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x755>x755</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x805>x805</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x805>x805</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x554><a href=PreExecution_IR.html#x554>x554</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileA_sram<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:118:41<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x62<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x608>x608</a>, <a href=PreExecution_IR.html#x747>x747</a>, <a href=PreExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x554>x554</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 22<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
<li>Dims {1}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x608>x608</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x608><a href=PreExecution_IR.html#x608>x608</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x554>x554</a>,data=<a href=PreExecution_IR.html#x607>x607</a>,addr=[<a href=PreExecution_IR.html#b477>b477</a>, <a href=PreExecution_IR.html#x606>x606</a>],ens=[<a href=PreExecution_IR.html#x605>x605</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x239<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x554}, writes={x554})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x608>x608</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b477>b477</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b477>b477</a>:[<a href=PreExecution_IR.html#b477>b477</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b477>b477</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b223>b223</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x591>x591</a>],m=-1)],b=0),allIters={<a href=PreExecution_IR.html#x591>x591</a>:[],<a href=PreExecution_IR.html#b223>b223</a>:[<a href=PreExecution_IR.html#b223>b223</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b223>b223</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x608>x608</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b477>b477</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b223>b223</a>:1,<a href=PreExecution_IR.html#b870>b870</a>:-1},c=0,allIters={<a href=PreExecution_IR.html#b870>b870</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x601>x601</a>, <a href=PreExecution_IR.html#x603>x603</a>, <a href=PreExecution_IR.html#x607>x607</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x747><a href=PreExecution_IR.html#x747>x747</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x554>x554</a>,addr=[<a href=PreExecution_IR.html#b84>b84</a>, <a href=PreExecution_IR.html#b90>b90</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x93<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x749>x749</a>, <a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x554})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b84>b84</a>:[<a href=PreExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b84>b84</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b90>b90</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b90>b90</a>:[<a href=PreExecution_IR.html#b90>b90</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b90>b90</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 0, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 1, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 2, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 3, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 1, 0, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 1, 1, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 1, 2, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 1, 3, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 2, 0, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 2, 1, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 2, 2, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 2, 3, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 3, 0, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 3, 1, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 3, 2, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 3, 3, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 3, 0, 0]:[0],[0, 1, 2, 0]:[0],[0, 3, 2, 0]:[0],[0, 0, 3, 0]:[0],[0, 0, 1, 0]:[0],[0, 3, 3, 0]:[0],[0, 2, 3, 0]:[0],[0, 3, 1, 0]:[0],[0, 2, 2, 0]:[0],[0, 2, 1, 0]:[0],[0, 1, 3, 0]:[0],[0, 2, 0, 0]:[0],[0, 1, 1, 0]:[0],[0, 0, 2, 0]:[0],[0, 1, 0, 0]:[0],[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 3, 0, 0]:[0],[0, 1, 2, 0]:[0],[0, 3, 2, 0]:[0],[0, 0, 3, 0]:[0],[0, 0, 1, 0]:[0],[0, 3, 3, 0]:[0],[0, 2, 3, 0]:[0],[0, 3, 1, 0]:[0],[0, 2, 2, 0]:[0],[0, 2, 1, 0]:[0],[0, 1, 3, 0]:[0],[0, 2, 0, 0]:[0],[0, 1, 1, 0]:[0],[0, 0, 2, 0]:[0],[0, 1, 0, 0]:[0],[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 3, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[0]),[0, 1, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[2]),[0, 3, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[2]),[0, 0, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[3]),[0, 0, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1]),[0, 3, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[3]),[0, 2, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[3]),[0, 3, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[1]),[0, 2, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[2]),[0, 2, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[1]),[0, 1, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[3]),[0, 2, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0]),[0, 1, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[1]),[0, 0, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2]),[0, 1, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0]),[0, 0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x556><a href=PreExecution_IR.html#x556>x556</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x185<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x580>x580</a>, <a href=PreExecution_IR.html#x584>x584</a>, <a href=PreExecution_IR.html#x611>x611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x556>x556</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x580>x580</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x580><a href=PreExecution_IR.html#x580>x580</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x556>x556</a>,data=<a href=PreExecution_IR.html#x578>x578</a>,ens=[<a href=PreExecution_IR.html#x579>x579</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x205<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x556}, writes={x556})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x580>x580</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b473>b473</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b473>b473</a>:[<a href=PreExecution_IR.html#b473>b473</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b473>b473</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x580>x580</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b473>b473</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x562>x562</a>, <a href=PreExecution_IR.html#x524>x524</a>, <a href=PreExecution_IR.html#x525>x525</a>, <a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x557><a href=PreExecution_IR.html#x557>x557</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x186<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x582>x582</a>, <a href=PreExecution_IR.html#x590>x590</a>, <a href=PreExecution_IR.html#x611>x611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x557>x557</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x582>x582</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x582><a href=PreExecution_IR.html#x582>x582</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x557>x557</a>,data=<a href=PreExecution_IR.html#x581>x581</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x207<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x557}, writes={x557})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x582>x582</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b473>b473</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b473>b473</a>:[<a href=PreExecution_IR.html#b473>b473</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b473>b473</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x582>x582</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b473>b473</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x562>x562</a>, <a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x590><a href=PreExecution_IR.html#x590>x590</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x557>x557</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x213<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x591>x591</a>, <a href=PreExecution_IR.html#x593>x593</a>, <a href=PreExecution_IR.html#x595>x595</a>, <a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x557}, writes={x557})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b477>b477</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b477>b477</a>:[<a href=PreExecution_IR.html#b477>b477</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b477>b477</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x590>x590</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b477>b477</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 60<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x558><a href=PreExecution_IR.html#x558>x558</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x187<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x584>x584</a>, <a href=PreExecution_IR.html#x607>x607</a>, <a href=PreExecution_IR.html#x611>x611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x558>x558</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 26<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x607>x607</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x607><a href=PreExecution_IR.html#x607>x607</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x558>x558</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x238<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x608>x608</a>, <a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x558}, writes={x558})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x607>x607</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b477>b477</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b223>b223</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b477>b477</a>:[<a href=PreExecution_IR.html#b477>b477</a>],<a href=PreExecution_IR.html#b223>b223</a>:[<a href=PreExecution_IR.html#b223>b223</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b477>b477</a>:0,<a href=PreExecution_IR.html#b223>b223</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x607>x607</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b477>b477</a>:1,<a href=PreExecution_IR.html#b223>b223</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x607>x607</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x587><a href=PreExecution_IR.html#x587>x587</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x210<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x592>x592</a>, <a href=PreExecution_IR.html#x601>x601</a>, <a href=PreExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x587>x587</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x592>x592</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x592><a href=PreExecution_IR.html#x592>x592</a> = RegWrite(mem=<a href=PreExecution_IR.html#x587>x587</a>,data=<a href=PreExecution_IR.html#x591>x591</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x215<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x587}, writes={x587})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x592>x592</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x592>x592</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x601><a href=PreExecution_IR.html#x601>x601</a> = RegRead(mem=<a href=PreExecution_IR.html#x587>x587</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x231<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x602>x602</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x587})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x601>x601</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x588><a href=PreExecution_IR.html#x588>x588</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x211<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x594>x594</a>, <a href=PreExecution_IR.html#x603>x603</a>, <a href=PreExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x588>x588</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x594>x594</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x594><a href=PreExecution_IR.html#x594>x594</a> = RegWrite(mem=<a href=PreExecution_IR.html#x588>x588</a>,data=<a href=PreExecution_IR.html#x593>x593</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x217<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x588}, writes={x588})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x594>x594</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x594>x594</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x603><a href=PreExecution_IR.html#x603>x603</a> = RegRead(mem=<a href=PreExecution_IR.html#x588>x588</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x233<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x604>x604</a>, <a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x588})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x603>x603</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x589><a href=PreExecution_IR.html#x589>x589</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x212<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x596>x596</a>, <a href=PreExecution_IR.html#x598>x598</a>, <a href=PreExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x589>x589</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x596>x596</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x596><a href=PreExecution_IR.html#x596>x596</a> = RegWrite(mem=<a href=PreExecution_IR.html#x589>x589</a>,data=<a href=PreExecution_IR.html#x595>x595</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x219<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x589}, writes={x589})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x596>x596</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x596>x596</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 66<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x598><a href=PreExecution_IR.html#x598>x598</a> = RegRead(mem=<a href=PreExecution_IR.html#x589>x589</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x453, 0031: x221<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x599>x599</a>, <a href=PreExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x589})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x595>x595</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x595>x595</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x598>x598</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x615><a href=PreExecution_IR.html#x615>x615</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x442<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x772>x772</a>, <a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x619>x619</a>, <a href=PreExecution_IR.html#x807>x807</a>, <a href=PreExecution_IR.html#x740>x740</a>, <a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x615>x615</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 5<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x637>x637</a>, <a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x740>x740</a>, <a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x619>x619</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x619><a href=PreExecution_IR.html#x619>x619</a> = RegWrite(mem=<a href=PreExecution_IR.html#x615>x615</a>,data=<a href=PreExecution_IR.html#x618>x618</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x443<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x620>x620</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x615}, writes={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x619>x619</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x619>x619</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x620>x620</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x620>x620</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x620>x620</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x637><a href=PreExecution_IR.html#x637>x637</a> = RegRead(mem=<a href=PreExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x458, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x638>x638</a>, <a href=PreExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x637>x637</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 109<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x694><a href=PreExecution_IR.html#x694>x694</a> = RegRead(mem=<a href=PreExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x462, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x695>x695</a>, <a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x694>x694</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 165<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x740><a href=PreExecution_IR.html#x740>x740</a> = RegRead(mem=<a href=PreExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x465, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x741>x741</a>, <a href=PreExecution_IR.html#x754>x754</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x740>x740</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x618>x618</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x618>x618</a>:[<a href=PreExecution_IR.html#b69>b69</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x740>x740</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x740>x740</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x754>x754</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x753>x753</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 209<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x753>x753</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(3),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x772><a href=PreExecution_IR.html#x772>x772</a> = RegRead(mem=<a href=PreExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x469, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x773>x773</a>, <a href=PreExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x772>x772</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 243<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(4),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x621><a href=PreExecution_IR.html#x621>x621</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileB_sram<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:122:45<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x74<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x676>x676</a>, <a href=PreExecution_IR.html#x748>x748</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x621>x621</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
<li>Dims {1}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x676>x676</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x676><a href=PreExecution_IR.html#x676>x676</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x621>x621</a>,data=<a href=PreExecution_IR.html#x675>x675</a>,addr=[<a href=PreExecution_IR.html#b486>b486</a>, <a href=PreExecution_IR.html#x674>x674</a>],ens=[<a href=PreExecution_IR.html#x673>x673</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x305<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x621}, writes={x621})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x676>x676</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b486>b486</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b486>b486</a>:[<a href=PreExecution_IR.html#b486>b486</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b486>b486</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b289>b289</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x659>x659</a>],m=-1)],b=0),allIters={<a href=PreExecution_IR.html#x659>x659</a>:[],<a href=PreExecution_IR.html#b289>b289</a>:[<a href=PreExecution_IR.html#b289>b289</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b289>b289</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x676>x676</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b486>b486</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b289>b289</a>:1,<a href=PreExecution_IR.html#b871>b871</a>:-1},c=0,allIters={<a href=PreExecution_IR.html#b871>b871</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x669>x669</a>, <a href=PreExecution_IR.html#x675>x675</a>, <a href=PreExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 149<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x748><a href=PreExecution_IR.html#x748>x748</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x621>x621</a>,addr=[<a href=PreExecution_IR.html#b90>b90</a>, <a href=PreExecution_IR.html#b87>b87</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x94<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x749>x749</a>, <a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x621})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b90>b90</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b90>b90</a>:[<a href=PreExecution_IR.html#b90>b90</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b90>b90</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b87>b87</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b87>b87</a>:[<a href=PreExecution_IR.html#b87>b87</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b87>b87</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[0, 0, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[0, 1, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[0, 2, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[0, 3, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[1, 0, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[1, 1, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[1, 2, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[1, 3, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[2, 0, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[2, 1, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[2, 2, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[2, 3, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[3, 0, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[3, 1, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[3, 2, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[3, 3, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[3, 2, 0]:[0],[0, 3, 0]:[0],[2, 3, 0]:[0],[0, 0, 0]:[0],[1, 2, 0]:[0],[3, 0, 0]:[0],[0, 1, 0]:[0],[2, 1, 0]:[0],[2, 2, 0]:[0],[3, 3, 0]:[0],[1, 3, 0]:[0],[1, 0, 0]:[0],[0, 2, 0]:[0],[3, 1, 0]:[0],[2, 0, 0]:[0],[1, 1, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[3, 2, 0]:[0],[0, 3, 0]:[0],[2, 3, 0]:[0],[0, 0, 0]:[0],[1, 2, 0]:[0],[3, 0, 0]:[0],[0, 1, 0]:[0],[2, 1, 0]:[0],[2, 2, 0]:[0],[3, 3, 0]:[0],[1, 3, 0]:[0],[1, 0, 0]:[0],[0, 2, 0]:[0],[3, 1, 0]:[0],[2, 0, 0]:[0],[1, 1, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[3, 2, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[3]),[0, 3, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[0]),[2, 3, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[2]),[0, 0, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0]),[1, 2, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[1]),[3, 0, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[3]),[0, 1, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0]),[2, 1, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[2]),[2, 2, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[2]),[3, 3, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[3]),[1, 3, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[1]),[1, 0, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1]),[0, 2, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0]),[3, 1, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[3]),[2, 0, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2]),[1, 1, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[1])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x622><a href=PreExecution_IR.html#x622>x622</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileC_sram<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:123:45<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x75<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x797>x797</a>, <a href=PreExecution_IR.html#x751>x751</a>, <a href=PreExecution_IR.html#x746>x746</a>, <a href=PreExecution_IR.html#x733>x733</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x622>x622</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 93<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
<li>Dims {1}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
<li>Dims {1}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x746>x746</a>, <a href=PreExecution_IR.html#x797>x797</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x733>x733</a>, <a href=PreExecution_IR.html#x751>x751</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x733><a href=PreExecution_IR.html#x733>x733</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x622>x622</a>,data=<a href=PreExecution_IR.html#x732>x732</a>,addr=[<a href=PreExecution_IR.html#b495>b495</a>, <a href=PreExecution_IR.html#x731>x731</a>],ens=[<a href=PreExecution_IR.html#x730>x730</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x368<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622}, writes={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x733>x733</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b495>b495</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b495>b495</a>:[<a href=PreExecution_IR.html#b495>b495</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b495>b495</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b352>b352</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x716>x716</a>],m=-1)],b=0),allIters={<a href=PreExecution_IR.html#x716>x716</a>:[],<a href=PreExecution_IR.html#b352>b352</a>:[<a href=PreExecution_IR.html#b352>b352</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b352>b352</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x733>x733</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b495>b495</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b352>b352</a>:1,<a href=PreExecution_IR.html#b872>b872</a>:-1},c=0,allIters={<a href=PreExecution_IR.html#b872>b872</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x726>x726</a>, <a href=PreExecution_IR.html#x728>x728</a>, <a href=PreExecution_IR.html#x732>x732</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 205<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0, 1]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
<td>
<h3 id=x751><a href=PreExecution_IR.html#x751>x751</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x622>x622</a>,data=<a href=PreExecution_IR.html#x750>x750</a>,addr=[<a href=PreExecution_IR.html#b84>b84</a>, <a href=PreExecution_IR.html#b87>b87</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622}, writes={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x751>x751</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b84>b84</a>:[<a href=PreExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b84>b84</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b87>b87</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b87>b87</a>:[<a href=PreExecution_IR.html#b87>b87</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b87>b87</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=false),unroll=[0, 0, 0],isReader=false), AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=false),unroll=[0, 1, 0],isReader=false), AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=false),unroll=[0, 2, 0],isReader=false), AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=false),unroll=[0, 3, 0],isReader=false), AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=false),unroll=[1, 0, 0],isReader=false), AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=false),unroll=[1, 1, 0],isReader=false), AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=false),unroll=[1, 2, 0],isReader=false), AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=false),unroll=[1, 3, 0],isReader=false), AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=false),unroll=[2, 0, 0],isReader=false), AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=false),unroll=[2, 1, 0],isReader=false), AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=false),unroll=[2, 2, 0],isReader=false), AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=false),unroll=[2, 3, 0],isReader=false), AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=false),unroll=[3, 0, 0],isReader=false), AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=false),unroll=[3, 1, 0],isReader=false), AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=false),unroll=[3, 2, 0],isReader=false), AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=false),unroll=[3, 3, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x746>x746</a>, <a href=PreExecution_IR.html#x747>x747</a>, <a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[3, 2, 0]:[0, 1],[0, 3, 0]:[0, 1],[2, 3, 0]:[0, 1],[0, 0, 0]:[0, 1],[1, 2, 0]:[0, 1],[3, 0, 0]:[0, 1],[0, 1, 0]:[0, 1],[2, 1, 0]:[0, 1],[2, 2, 0]:[0, 1],[3, 3, 0]:[0, 1],[1, 3, 0]:[0, 1],[1, 0, 0]:[0, 1],[0, 2, 0]:[0, 1],[3, 1, 0]:[0, 1],[2, 0, 0]:[0, 1],[1, 1, 0]:[0, 1]}<br></text>
<text><strong>GroupId</strong>: {[3, 2, 0]:[1],[0, 3, 0]:[1],[2, 3, 0]:[1],[0, 0, 0]:[1],[1, 2, 0]:[1],[3, 0, 0]:[1],[0, 1, 0]:[1],[2, 1, 0]:[1],[2, 2, 0]:[1],[3, 3, 0]:[1],[1, 3, 0]:[1],[1, 0, 0]:[1],[0, 2, 0]:[1],[3, 1, 0]:[1],[2, 0, 0]:[1],[1, 1, 0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[3, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=14,castgroup=[14],broadcast=[0]),[0, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[0]),[2, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=11,castgroup=[11],broadcast=[0]),[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0]),[1, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=6,castgroup=[6],broadcast=[0]),[3, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=12,castgroup=[12],broadcast=[0]),[0, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0]),[2, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=9,castgroup=[9],broadcast=[0]),[2, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=10,castgroup=[10],broadcast=[0]),[3, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=15,castgroup=[15],broadcast=[0]),[1, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=7,castgroup=[7],broadcast=[0]),[1, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=4,castgroup=[4],broadcast=[0]),[0, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0]),[3, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=13,castgroup=[13],broadcast=[0]),[2, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=8,castgroup=[8],broadcast=[0]),[1, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=5,castgroup=[5],broadcast=[0])},1:{[3, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=14,castgroup=[14],broadcast=[0]),[0, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[0]),[2, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=11,castgroup=[11],broadcast=[0]),[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0]),[1, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=6,castgroup=[6],broadcast=[0]),[3, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=12,castgroup=[12],broadcast=[0]),[0, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0]),[2, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=9,castgroup=[9],broadcast=[0]),[2, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=10,castgroup=[10],broadcast=[0]),[3, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=15,castgroup=[15],broadcast=[0]),[1, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=7,castgroup=[7],broadcast=[0]),[1, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=4,castgroup=[4],broadcast=[0]),[0, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0]),[3, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=13,castgroup=[13],broadcast=[0]),[2, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=8,castgroup=[8],broadcast=[0]),[1, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=5,castgroup=[5],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x746><a href=PreExecution_IR.html#x746>x746</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x622>x622</a>,addr=[<a href=PreExecution_IR.html#b84>b84</a>, <a href=PreExecution_IR.html#b87>b87</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x750>x750</a>, <a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x746>x746</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b84>b84</a>:[<a href=PreExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b84>b84</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b87>b87</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b87>b87</a>:[<a href=PreExecution_IR.html#b87>b87</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b87>b87</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[0, 0, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[0, 1, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[0, 2, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[0, 3, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[1, 0, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[1, 1, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[1, 2, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[1, 3, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[2, 0, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[2, 1, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[2, 2, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[2, 3, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[3, 0, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[3, 1, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[3, 2, 0],isReader=true), AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[3, 3, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x746>x746</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>Dispatch</strong>: {[3, 2, 0]:[0],[0, 3, 0]:[0],[2, 3, 0]:[0],[0, 0, 0]:[0],[1, 2, 0]:[0],[3, 0, 0]:[0],[0, 1, 0]:[0],[2, 1, 0]:[0],[2, 2, 0]:[0],[3, 3, 0]:[0],[1, 3, 0]:[0],[1, 0, 0]:[0],[0, 2, 0]:[0],[3, 1, 0]:[0],[2, 0, 0]:[0],[1, 1, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[3, 2, 0]:[0],[0, 3, 0]:[0],[2, 3, 0]:[0],[0, 0, 0]:[0],[1, 2, 0]:[0],[3, 0, 0]:[0],[0, 1, 0]:[0],[2, 1, 0]:[0],[2, 2, 0]:[0],[3, 3, 0]:[0],[1, 3, 0]:[0],[1, 0, 0]:[0],[0, 2, 0]:[0],[3, 1, 0]:[0],[2, 0, 0]:[0],[1, 1, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[3, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=14,castgroup=[14],broadcast=[0]),[0, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[0]),[2, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=11,castgroup=[11],broadcast=[0]),[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0]),[1, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=6,castgroup=[6],broadcast=[0]),[3, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=12,castgroup=[12],broadcast=[0]),[0, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0]),[2, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=9,castgroup=[9],broadcast=[0]),[2, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=10,castgroup=[10],broadcast=[0]),[3, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=15,castgroup=[15],broadcast=[0]),[1, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=7,castgroup=[7],broadcast=[0]),[1, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=4,castgroup=[4],broadcast=[0]),[0, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0]),[3, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=13,castgroup=[13],broadcast=[0]),[2, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=8,castgroup=[8],broadcast=[0]),[1, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=5,castgroup=[5],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 6.0<br></text>
</td>
<td>
<h3 id=x797><a href=PreExecution_IR.html#x797>x797</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x622>x622</a>,addr=[<a href=PreExecution_IR.html#b500>b500</a>, <a href=PreExecution_IR.html#x796>x796</a>],ens=[<a href=PreExecution_IR.html#x795>x795</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x420<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x798>x798</a>, <a href=PreExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x797>x797</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b500>b500</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b500>b500</a>:[<a href=PreExecution_IR.html#b500>b500</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b500>b500</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x765>x765</a>],m=-16)],b=0),i=<a href=PreExecution_IR.html#b57>b57</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=-16)],b=0),i=<a href=PreExecution_IR.html#b69>b69</a>), AffineProduct(a=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x765>x765</a>],m=-1)],b=0),i=<a href=PreExecution_IR.html#b500>b500</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b405>b405</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x768>x768</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#b69>b69</a>:[<a href=PreExecution_IR.html#b69>b69</a>],<a href=PreExecution_IR.html#b500>b500</a>:[<a href=PreExecution_IR.html#b500>b500</a>],<a href=PreExecution_IR.html#b57>b57</a>:[<a href=PreExecution_IR.html#b57>b57</a>],<a href=PreExecution_IR.html#x765>x765</a>:[],0:[],<a href=PreExecution_IR.html#x768>x768</a>:[<a href=PreExecution_IR.html#b500>b500</a>],<a href=PreExecution_IR.html#b405>b405</a>:[<a href=PreExecution_IR.html#b405>b405</a>]},iterStarts={<a href=PreExecution_IR.html#b500>b500</a>:0,<a href=PreExecution_IR.html#b405>b405</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x797>x797</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b500>b500</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b874>b874</a>:-16,<a href=PreExecution_IR.html#b405>b405</a>:1,<a href=PreExecution_IR.html#b875>b875</a>:16,<a href=PreExecution_IR.html#b876>b876</a>:1},c=0,allIters={<a href=PreExecution_IR.html#b874>b874</a>:[<a href=PreExecution_IR.html#b69>b69</a>],<a href=PreExecution_IR.html#b875>b875</a>:[<a href=PreExecution_IR.html#b500>b500</a>],<a href=PreExecution_IR.html#b876>b876</a>:[<a href=PreExecution_IR.html#b57>b57</a>, <a href=PreExecution_IR.html#b500>b500</a>]})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x797>x797</a>, <a href=PreExecution_IR.html#x791>x791</a>, <a href=PreExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 268<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[1]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[0, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x624><a href=PreExecution_IR.html#x624>x624</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x251<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x648>x648</a>, <a href=PreExecution_IR.html#x652>x652</a>, <a href=PreExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x624>x624</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x648>x648</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x648><a href=PreExecution_IR.html#x648>x648</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x624>x624</a>,data=<a href=PreExecution_IR.html#x646>x646</a>,ens=[<a href=PreExecution_IR.html#x647>x647</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x271<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x624}, writes={x624})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x648>x648</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b482>b482</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b482>b482</a>:[<a href=PreExecution_IR.html#b482>b482</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b482>b482</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x648>x648</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b482>b482</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x527>x527</a>, <a href=PreExecution_IR.html#x528>x528</a>, <a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x625><a href=PreExecution_IR.html#x625>x625</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x252<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x658>x658</a>, <a href=PreExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x625>x625</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x650>x650</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x650><a href=PreExecution_IR.html#x650>x650</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x625>x625</a>,data=<a href=PreExecution_IR.html#x649>x649</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x273<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x625}, writes={x625})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x650>x650</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b482>b482</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b482>b482</a>:[<a href=PreExecution_IR.html#b482>b482</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b482>b482</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x650>x650</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b482>b482</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x658><a href=PreExecution_IR.html#x658>x658</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x625>x625</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x279<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x659>x659</a>, <a href=PreExecution_IR.html#x661>x661</a>, <a href=PreExecution_IR.html#x663>x663</a>, <a href=PreExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x625}, writes={x625})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b486>b486</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b486>b486</a>:[<a href=PreExecution_IR.html#b486>b486</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b486>b486</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x658>x658</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b486>b486</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x626><a href=PreExecution_IR.html#x626>x626</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x253<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x652>x652</a>, <a href=PreExecution_IR.html#x675>x675</a>, <a href=PreExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x626>x626</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x675>x675</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x675><a href=PreExecution_IR.html#x675>x675</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x626>x626</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x304<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x676>x676</a>, <a href=PreExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x626}, writes={x626})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x675>x675</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b486>b486</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b289>b289</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b486>b486</a>:[<a href=PreExecution_IR.html#b486>b486</a>],<a href=PreExecution_IR.html#b289>b289</a>:[<a href=PreExecution_IR.html#b289>b289</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b289>b289</a>:0,<a href=PreExecution_IR.html#b486>b486</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x675>x675</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b486>b486</a>:1,<a href=PreExecution_IR.html#b289>b289</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x675>x675</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 148<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x655><a href=PreExecution_IR.html#x655>x655</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x276<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x660>x660</a>, <a href=PreExecution_IR.html#x669>x669</a>, <a href=PreExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x655>x655</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 127<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x660>x660</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x660><a href=PreExecution_IR.html#x660>x660</a> = RegWrite(mem=<a href=PreExecution_IR.html#x655>x655</a>,data=<a href=PreExecution_IR.html#x659>x659</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x281<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x655}, writes={x655})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x660>x660</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x660>x660</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 133<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x669><a href=PreExecution_IR.html#x669>x669</a> = RegRead(mem=<a href=PreExecution_IR.html#x655>x655</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x297<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x670>x670</a>, <a href=PreExecution_IR.html#x674>x674</a>, <a href=PreExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x655})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x669>x669</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 142<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x656><a href=PreExecution_IR.html#x656>x656</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x277<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x662>x662</a>, <a href=PreExecution_IR.html#x671>x671</a>, <a href=PreExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x656>x656</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x662>x662</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x662><a href=PreExecution_IR.html#x662>x662</a> = RegWrite(mem=<a href=PreExecution_IR.html#x656>x656</a>,data=<a href=PreExecution_IR.html#x661>x661</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x283<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x656}, writes={x656})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x662>x662</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x662>x662</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 135<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x671><a href=PreExecution_IR.html#x671>x671</a> = RegRead(mem=<a href=PreExecution_IR.html#x656>x656</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x299<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x672>x672</a>, <a href=PreExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x656})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x671>x671</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 144<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x657><a href=PreExecution_IR.html#x657>x657</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x278<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x664>x664</a>, <a href=PreExecution_IR.html#x666>x666</a>, <a href=PreExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x657>x657</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 129<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x664><a href=PreExecution_IR.html#x664>x664</a> = RegWrite(mem=<a href=PreExecution_IR.html#x657>x657</a>,data=<a href=PreExecution_IR.html#x663>x663</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x285<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x657}, writes={x657})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x664>x664</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 137<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x666><a href=PreExecution_IR.html#x666>x666</a> = RegRead(mem=<a href=PreExecution_IR.html#x657>x657</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x459, 0031: x287<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x667>x667</a>, <a href=PreExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x657})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x663>x663</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x663>x663</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x666>x666</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 138<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x681><a href=PreExecution_IR.html#x681>x681</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x314<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x705>x705</a>, <a href=PreExecution_IR.html#x709>x709</a>, <a href=PreExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x681>x681</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 151<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x705>x705</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x705><a href=PreExecution_IR.html#x705>x705</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x681>x681</a>,data=<a href=PreExecution_IR.html#x703>x703</a>,ens=[<a href=PreExecution_IR.html#x704>x704</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x334<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x681}, writes={x681})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x705>x705</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b491>b491</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b491>b491</a>:[<a href=PreExecution_IR.html#b491>b491</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b491>b491</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x705>x705</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b491>b491</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x687>x687</a>, <a href=PreExecution_IR.html#x530>x530</a>, <a href=PreExecution_IR.html#x531>x531</a>, <a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 176<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x682><a href=PreExecution_IR.html#x682>x682</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x315<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x707>x707</a>, <a href=PreExecution_IR.html#x715>x715</a>, <a href=PreExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x682>x682</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 152<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x707>x707</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x707><a href=PreExecution_IR.html#x707>x707</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x682>x682</a>,data=<a href=PreExecution_IR.html#x706>x706</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x336<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x682}, writes={x682})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x707>x707</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b491>b491</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b491>b491</a>:[<a href=PreExecution_IR.html#b491>b491</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b491>b491</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x707>x707</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b491>b491</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x687>x687</a>, <a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 178<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x715><a href=PreExecution_IR.html#x715>x715</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x682>x682</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x342<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x716>x716</a>, <a href=PreExecution_IR.html#x718>x718</a>, <a href=PreExecution_IR.html#x720>x720</a>, <a href=PreExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x682}, writes={x682})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b495>b495</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b495>b495</a>:[<a href=PreExecution_IR.html#b495>b495</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b495>b495</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x715>x715</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b495>b495</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 187<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x683><a href=PreExecution_IR.html#x683>x683</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x316<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x709>x709</a>, <a href=PreExecution_IR.html#x732>x732</a>, <a href=PreExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x683>x683</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 153<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x732>x732</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x732><a href=PreExecution_IR.html#x732>x732</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x683>x683</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x367<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x733>x733</a>, <a href=PreExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x683}, writes={x683})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x732>x732</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b495>b495</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b352>b352</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b495>b495</a>:[<a href=PreExecution_IR.html#b495>b495</a>],<a href=PreExecution_IR.html#b352>b352</a>:[<a href=PreExecution_IR.html#b352>b352</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b352>b352</a>:0,<a href=PreExecution_IR.html#b495>b495</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x732>x732</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b495>b495</a>:1,<a href=PreExecution_IR.html#b352>b352</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x732>x732</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 204<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x712><a href=PreExecution_IR.html#x712>x712</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x339<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x717>x717</a>, <a href=PreExecution_IR.html#x726>x726</a>, <a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x712>x712</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 183<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x726>x726</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x717>x717</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x717><a href=PreExecution_IR.html#x717>x717</a> = RegWrite(mem=<a href=PreExecution_IR.html#x712>x712</a>,data=<a href=PreExecution_IR.html#x716>x716</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x344<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x712}, writes={x712})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x717>x717</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x717>x717</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 189<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x726><a href=PreExecution_IR.html#x726>x726</a> = RegRead(mem=<a href=PreExecution_IR.html#x712>x712</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x360<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x727>x727</a>, <a href=PreExecution_IR.html#x731>x731</a>, <a href=PreExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x712})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x726>x726</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x726>x726</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x726>x726</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 198<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x713><a href=PreExecution_IR.html#x713>x713</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x340<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x719>x719</a>, <a href=PreExecution_IR.html#x728>x728</a>, <a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 184<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x728>x728</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x719><a href=PreExecution_IR.html#x719>x719</a> = RegWrite(mem=<a href=PreExecution_IR.html#x713>x713</a>,data=<a href=PreExecution_IR.html#x718>x718</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x346<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x713}, writes={x713})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x719>x719</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 191<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x728><a href=PreExecution_IR.html#x728>x728</a> = RegRead(mem=<a href=PreExecution_IR.html#x713>x713</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x362<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x729>x729</a>, <a href=PreExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x713})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x728>x728</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x728>x728</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x728>x728</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 200<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x714><a href=PreExecution_IR.html#x714>x714</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x341<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x721>x721</a>, <a href=PreExecution_IR.html#x723>x723</a>, <a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x714>x714</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 185<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x723>x723</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x721>x721</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x721><a href=PreExecution_IR.html#x721>x721</a> = RegWrite(mem=<a href=PreExecution_IR.html#x714>x714</a>,data=<a href=PreExecution_IR.html#x720>x720</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x348<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x714}, writes={x714})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x721>x721</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x721>x721</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 193<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x723><a href=PreExecution_IR.html#x723>x723</a> = RegRead(mem=<a href=PreExecution_IR.html#x714>x714</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x463, 0031: x350<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x724>x724</a>, <a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x714})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x723>x723</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x720>x720</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x720>x720</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x723>x723</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x723>x723</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 194<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x756><a href=PreExecution_IR.html#x756>x756</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x375<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x783>x783</a>, <a href=PreExecution_IR.html#x802>x802</a>, <a href=PreExecution_IR.html#x806>x806</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x756>x756</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 224<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x783>x783</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x783><a href=PreExecution_IR.html#x783>x783</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x756>x756</a>,data=<a href=PreExecution_IR.html#x781>x781</a>,ens=[<a href=PreExecution_IR.html#x782>x782</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x398<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x756}, writes={x756})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x783>x783</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b500>b500</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b500>b500</a>:[<a href=PreExecution_IR.html#b500>b500</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b500>b500</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x783>x783</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b500>b500</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x765>x765</a>, <a href=PreExecution_IR.html#x530>x530</a>, <a href=PreExecution_IR.html#x531>x531</a>, <a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 254<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x757><a href=PreExecution_IR.html#x757>x757</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Fix[TRUE,_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x376<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x799>x799</a>, <a href=PreExecution_IR.html#x802>x802</a>, <a href=PreExecution_IR.html#x806>x806</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x757>x757</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 225<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x799>x799</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x799><a href=PreExecution_IR.html#x799>x799</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x757>x757</a>,data=<a href=PreExecution_IR.html#x798>x798</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x422<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x757}, writes={x757})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x799>x799</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b500>b500</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b405>b405</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b500>b500</a>:[<a href=PreExecution_IR.html#b500>b500</a>],<a href=PreExecution_IR.html#b405>b405</a>:[<a href=PreExecution_IR.html#b405>b405</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b500>b500</a>:0,<a href=PreExecution_IR.html#b405>b405</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x799>x799</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b500>b500</a>:1,<a href=PreExecution_IR.html#b405>b405</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x797>x797</a>, <a href=PreExecution_IR.html#x791>x791</a>, <a href=PreExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 270<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 5.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x758><a href=PreExecution_IR.html#x758>x758</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x377<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x802>x802</a>, <a href=PreExecution_IR.html#x803>x803</a>, <a href=PreExecution_IR.html#x806>x806</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x758>x758</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 226<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x803>x803</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x803><a href=PreExecution_IR.html#x803>x803</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x758>x758</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x426<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x804>x804</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x758}, writes={x758})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x803>x803</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b500>b500</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b500>b500</a>:[<a href=PreExecution_IR.html#b500>b500</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b500>b500</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x803>x803</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b500>b500</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x803>x803</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x804>x804</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x804>x804</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 273<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x804>x804</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x761><a href=PreExecution_IR.html#x761>x761</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x378<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x784>x784</a>, <a href=PreExecution_IR.html#x791>x791</a>, <a href=PreExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x761>x761</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 231<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x784>x784</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x784><a href=PreExecution_IR.html#x784>x784</a> = RegWrite(mem=<a href=PreExecution_IR.html#x761>x761</a>,data=<a href=PreExecution_IR.html#x771>x771</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x399<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x761}, writes={x761})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x784>x784</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x784>x784</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x765>x765</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 255<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 9.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x791><a href=PreExecution_IR.html#x791>x791</a> = RegRead(mem=<a href=PreExecution_IR.html#x761>x761</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x413<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x792>x792</a>, <a href=PreExecution_IR.html#x796>x796</a>, <a href=PreExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x761})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x791>x791</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 262<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x762><a href=PreExecution_IR.html#x762>x762</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x379<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x785>x785</a>, <a href=PreExecution_IR.html#x793>x793</a>, <a href=PreExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x762>x762</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 232<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x785>x785</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x785><a href=PreExecution_IR.html#x785>x785</a> = RegWrite(mem=<a href=PreExecution_IR.html#x762>x762</a>,data=<a href=PreExecution_IR.html#x773>x773</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x400<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x762}, writes={x762})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x785>x785</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x785>x785</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x765>x765</a>, <a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 256<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x793><a href=PreExecution_IR.html#x793>x793</a> = RegRead(mem=<a href=PreExecution_IR.html#x762>x762</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x415<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x794>x794</a>, <a href=PreExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x762})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x793>x793</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 264<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x763><a href=PreExecution_IR.html#x763>x763</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x380<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x786>x786</a>, <a href=PreExecution_IR.html#x788>x788</a>, <a href=PreExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 233<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x786>x786</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x786><a href=PreExecution_IR.html#x786>x786</a> = RegWrite(mem=<a href=PreExecution_IR.html#x763>x763</a>,data=<a href=PreExecution_IR.html#x776>x776</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x401<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x763}, writes={x763})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x786>x786</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x786>x786</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x765>x765</a>, <a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 257<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x788><a href=PreExecution_IR.html#x788>x788</a> = RegRead(mem=<a href=PreExecution_IR.html#x763>x763</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x470, 0031: x403<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x789>x789</a>, <a href=PreExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x763})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x775>x775</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x775>x775</a>:[<a href=PreExecution_IR.html#b57>b57</a>, <a href=PreExecution_IR.html#b69>b69</a>, <a href=PreExecution_IR.html#b500>b500</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x788>x788</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 258<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x504><a href=PostExecution_IR.html#x504>x504</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: M<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:89:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x1<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x549>x549</a>, <a href=PostExecution_IR.html#x524>x524</a>, <a href=PostExecution_IR.html#x545>x545</a>, <a href=PostExecution_IR.html#x509>x509</a>, <a href=PostExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x504>x504</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x524>x524</a>, <a href=PostExecution_IR.html#x530>x530</a>, <a href=PostExecution_IR.html#x545>x545</a>, <a href=PostExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x509>x509</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x509><a href=PostExecution_IR.html#x509>x509</a> = SetReg(mem=<a href=PostExecution_IR.html#x504>x504</a>,data=<a href=PostExecution_IR.html#x508>x508</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:92:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x6<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x504}, writes={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x509>x509</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x524><a href=PostExecution_IR.html#x524>x524</a> = RegRead(mem=<a href=PostExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:100:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x36<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x526>x526</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x524>x524</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x524>x524</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x524>x524</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x530><a href=PostExecution_IR.html#x530>x530</a> = RegRead(mem=<a href=PostExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:102:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x42<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x532>x532</a>, <a href=PostExecution_IR.html#x811>x811</a>, <a href=PostExecution_IR.html#x840>x840</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x530>x530</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x545><a href=PostExecution_IR.html#x545>x545</a> = RegRead(mem=<a href=PostExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:116:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x448, 0031: x55<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x546>x546</a>, <a href=PostExecution_IR.html#x809>x809</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x545>x545</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x545>x545</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x545>x545</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x545>x545</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x545>x545</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x809>x809</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x549><a href=PostExecution_IR.html#x549>x549</a> = RegRead(mem=<a href=PostExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:50<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x449, 0031: x59<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x550>x550</a>, <a href=PostExecution_IR.html#x553>x553</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x549>x549</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x553>x553</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x553>x553</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x553>x553</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x505><a href=PostExecution_IR.html#x505>x505</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: N<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:90:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x616>x616</a>, <a href=PostExecution_IR.html#x612>x612</a>, <a href=PostExecution_IR.html#x687>x687</a>, <a href=PostExecution_IR.html#x512>x512</a>, <a href=PostExecution_IR.html#x531>x531</a>, <a href=PostExecution_IR.html#x630>x630</a>, <a href=PostExecution_IR.html#x765>x765</a>, <a href=PostExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x616>x616</a>, <a href=PostExecution_IR.html#x612>x612</a>, <a href=PostExecution_IR.html#x687>x687</a>, <a href=PostExecution_IR.html#x531>x531</a>, <a href=PostExecution_IR.html#x630>x630</a>, <a href=PostExecution_IR.html#x765>x765</a>, <a href=PostExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x512>x512</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x512><a href=PostExecution_IR.html#x512>x512</a> = SetReg(mem=<a href=PostExecution_IR.html#x505>x505</a>,data=<a href=PostExecution_IR.html#x511>x511</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:93:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x9<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x505}, writes={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x512>x512</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x512>x512</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(7)</th>
<td>
<h3 id=x687><a href=PostExecution_IR.html#x687>x687</a> = RegRead(mem=<a href=PostExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:102:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x461, 0031: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x688>x688</a>, <a href=PostExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x687>x687</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 158<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x630><a href=PostExecution_IR.html#x630>x630</a> = RegRead(mem=<a href=PostExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:101:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x457, 0031: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x631>x631</a>, <a href=PostExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x630>x630</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x765><a href=PostExecution_IR.html#x765>x765</a> = RegRead(mem=<a href=PostExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:102:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x468, 0031: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x766>x766</a>, <a href=PostExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x765>x765</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x765>x765</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x765>x765</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 236<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x616><a href=PostExecution_IR.html#x616>x616</a> = RegRead(mem=<a href=PostExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:54<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x455, 0031: x71<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x617>x617</a>, <a href=PostExecution_IR.html#x620>x620</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x616>x616</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x620>x620</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x620>x620</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x620>x620</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[3])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x531><a href=PostExecution_IR.html#x531>x531</a> = RegRead(mem=<a href=PostExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:102:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x532>x532</a>, <a href=PostExecution_IR.html#x811>x811</a>, <a href=PostExecution_IR.html#x832>x832</a>, <a href=PostExecution_IR.html#x838>x838</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x531>x531</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x531>x531</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x531>x531</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x612><a href=PostExecution_IR.html#x612>x612</a> = RegRead(mem=<a href=PostExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:120:25<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x454, 0031: x67<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x613>x613</a>, <a href=PostExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x612>x612</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x612>x612</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x612>x612</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x612>x612</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x612>x612</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 14<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[4])}}<br></text>
</td>
<td>
<h3 id=x528><a href=PostExecution_IR.html#x528>x528</a> = RegRead(mem=<a href=PostExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:101:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x528>x528</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x506><a href=PostExecution_IR.html#x506>x506</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: K<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:91:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x525>x525</a>, <a href=PostExecution_IR.html#x515>x515</a>, <a href=PostExecution_IR.html#x536>x536</a>, <a href=PostExecution_IR.html#x527>x527</a>, <a href=PostExecution_IR.html#x540>x540</a>, <a href=PostExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x506>x506</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x525>x525</a>, <a href=PostExecution_IR.html#x536>x536</a>, <a href=PostExecution_IR.html#x527>x527</a>, <a href=PostExecution_IR.html#x540>x540</a>, <a href=PostExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x515>x515</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x515><a href=PostExecution_IR.html#x515>x515</a> = SetReg(mem=<a href=PostExecution_IR.html#x506>x506</a>,data=<a href=PostExecution_IR.html#x514>x514</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:94:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x12<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x506}, writes={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x515>x515</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(5)</th>
<td>
<h3 id=x527><a href=PostExecution_IR.html#x527>x527</a> = RegRead(mem=<a href=PostExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:101:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x39<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x527>x527</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x562><a href=PostExecution_IR.html#x562>x562</a> = RegRead(mem=<a href=PostExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:100:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x451, 0031: x37<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x563>x563</a>, <a href=PostExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x562>x562</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x540><a href=PostExecution_IR.html#x540>x540</a> = RegRead(mem=<a href=PostExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:46<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x447, 0031: x52<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x541>x541</a>, <a href=PostExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x540>x540</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x540>x540</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x540>x540</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x544>x544</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x544>x544</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x525><a href=PostExecution_IR.html#x525>x525</a> = RegRead(mem=<a href=PostExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:100:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x37<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x526>x526</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x525>x525</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x525>x525</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x525>x525</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x536><a href=PostExecution_IR.html#x536>x536</a> = RegRead(mem=<a href=PostExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:114:17<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x446, 0031: x48<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x537>x537</a>, <a href=PostExecution_IR.html#x810>x810</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x536>x536</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x536>x536</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x536>x536</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x536>x536</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x536>x536</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x810>x810</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x809>x809</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x809>x809</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x526><a href=PostExecution_IR.html#x526>x526</a> = DRAMHostNew(dims=[<a href=PostExecution_IR.html#x524>x524</a>, <a href=PostExecution_IR.html#x525>x525</a>],zero=0)</h3>
<text><strong>Name</strong>: a<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:100:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x38<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x533>x533</a>, <a href=PostExecution_IR.html#x576>x576</a>, <a href=PostExecution_IR.html#x579>x579</a>, <a href=PostExecution_IR.html#x584>x584</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x526>x526</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x524>x524</a>, <a href=PostExecution_IR.html#x525>x525</a>]<br></text>
<h3 id=x529><a href=PostExecution_IR.html#x529>x529</a> = DRAMHostNew(dims=[<a href=PostExecution_IR.html#x527>x527</a>, <a href=PostExecution_IR.html#x528>x528</a>],zero=0)</h3>
<text><strong>Name</strong>: b<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:101:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x41<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x534>x534</a>, <a href=PostExecution_IR.html#x644>x644</a>, <a href=PostExecution_IR.html#x647>x647</a>, <a href=PostExecution_IR.html#x652>x652</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x527>x527</a>, <a href=PostExecution_IR.html#x528>x528</a>]<br></text>
<h3 id=x532><a href=PostExecution_IR.html#x532>x532</a> = DRAMHostNew(dims=[<a href=PostExecution_IR.html#x530>x530</a>, <a href=PostExecution_IR.html#x531>x531</a>],zero=0)</h3>
<text><strong>Name</strong>: c<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:102:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x44<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x802>x802</a>, <a href=PostExecution_IR.html#x709>x709</a>, <a href=PostExecution_IR.html#x782>x782</a>, <a href=PostExecution_IR.html#x813>x813</a>, <a href=PostExecution_IR.html#x701>x701</a>, <a href=PostExecution_IR.html#x535>x535</a>, <a href=PostExecution_IR.html#x779>x779</a>, <a href=PostExecution_IR.html#x704>x704</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x532>x532</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x530>x530</a>, <a href=PostExecution_IR.html#x531>x531</a>]<br></text>
<h3 id=x539><a href=PostExecution_IR.html#x539>x539</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x434<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x569>x569</a>, <a href=PostExecution_IR.html#x743>x743</a>, <a href=PostExecution_IR.html#x543>x543</a>, <a href=PostExecution_IR.html#x623>x623</a>, <a href=PostExecution_IR.html#x809>x809</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x539>x539</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x809>x809</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x809>x809</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x809>x809</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x569>x569</a>, <a href=PostExecution_IR.html#x623>x623</a>, <a href=PostExecution_IR.html#x743>x743</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x543>x543</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x543><a href=PostExecution_IR.html#x543>x543</a> = RegWrite(mem=<a href=PostExecution_IR.html#x539>x539</a>,data=<a href=PostExecution_IR.html#x542>x542</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x435<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x539}, writes={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x543>x543</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x543>x543</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x540>x540</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x544>x544</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x544>x544</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(3)</th>
<td>
<h3 id=x569><a href=PostExecution_IR.html#x569>x569</a> = RegRead(mem=<a href=PostExecution_IR.html#x539>x539</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x452, 0031: x437<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x570>x570</a>, <a href=PostExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x569>x569</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x623><a href=PostExecution_IR.html#x623>x623</a> = RegRead(mem=<a href=PostExecution_IR.html#x539>x539</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x456, 0031: x437<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x627>x627</a>, <a href=PostExecution_IR.html#x653>x653</a>, <a href=PostExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x623>x623</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x542>x542</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x542>x542</a>:[<a href=PostExecution_IR.html#b50>b50</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x623>x623</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x623>x623</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x743><a href=PostExecution_IR.html#x743>x743</a> = RegRead(mem=<a href=PostExecution_IR.html#x539>x539</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x466, 0031: x437<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x744>x744</a>, <a href=PostExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x743>x743</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x542>x542</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x542>x542</a>:[<a href=PostExecution_IR.html#b50>b50</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x743>x743</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x743>x743</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 1],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x743>x743</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 2],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x743>x743</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 3],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x743>x743</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x753>x753</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 3]:[0],[0, 0, 2]:[0],[0, 0, 0]:[0],[0, 0, 1]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 3]:[0],[0, 0, 2]:[0],[0, 0, 0]:[0],[0, 0, 1]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 3]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[3]),[0, 0, 2]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2]),[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0]),[0, 0, 1]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x548><a href=PostExecution_IR.html#x548>x548</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x438<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x555>x555</a>, <a href=PostExecution_IR.html#x680>x680</a>, <a href=PostExecution_IR.html#x808>x808</a>, <a href=PostExecution_IR.html#x737>x737</a>, <a href=PostExecution_IR.html#x755>x755</a>, <a href=PostExecution_IR.html#x552>x552</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x548>x548</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x555>x555</a>, <a href=PostExecution_IR.html#x680>x680</a>, <a href=PostExecution_IR.html#x737>x737</a>, <a href=PostExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x552>x552</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x552><a href=PostExecution_IR.html#x552>x552</a> = RegWrite(mem=<a href=PostExecution_IR.html#x548>x548</a>,data=<a href=PostExecution_IR.html#x551>x551</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x439<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x553>x553</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x548}, writes={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x552>x552</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x552>x552</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x553>x553</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x553>x553</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x553>x553</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x555><a href=PostExecution_IR.html#x555>x555</a> = RegRead(mem=<a href=PostExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x450, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x559>x559</a>, <a href=PostExecution_IR.html#x585>x585</a>, <a href=PostExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x555>x555</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x551>x551</a>:[<a href=PostExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x555>x555</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x555>x555</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x680><a href=PostExecution_IR.html#x680>x680</a> = RegRead(mem=<a href=PostExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x460, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x684>x684</a>, <a href=PostExecution_IR.html#x710>x710</a>, <a href=PostExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x551>x551</a>:[<a href=PostExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x680>x680</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x737><a href=PostExecution_IR.html#x737>x737</a> = RegRead(mem=<a href=PostExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x464, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x738>x738</a>, <a href=PostExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x737>x737</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x551>x551</a>:[<a href=PostExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x737>x737</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x737>x737</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x754>x754</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x754>x754</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x755><a href=PostExecution_IR.html#x755>x755</a> = RegRead(mem=<a href=PostExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x467, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x759>x759</a>, <a href=PostExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x551>x551</a>:[<a href=PostExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x755>x755</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x805>x805</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x805>x805</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x554><a href=PostExecution_IR.html#x554>x554</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileA_sram<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:118:41<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x62<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x608>x608</a>, <a href=PostExecution_IR.html#x747>x747</a>, <a href=PostExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x554>x554</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 22<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
<li>Dims {1}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x608>x608</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x608><a href=PostExecution_IR.html#x608>x608</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x554>x554</a>,data=<a href=PostExecution_IR.html#x607>x607</a>,addr=[<a href=PostExecution_IR.html#b477>b477</a>, <a href=PostExecution_IR.html#x606>x606</a>],ens=[<a href=PostExecution_IR.html#x605>x605</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x239<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x554}, writes={x554})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x608>x608</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b477>b477</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b477>b477</a>:[<a href=PostExecution_IR.html#b477>b477</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b477>b477</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b223>b223</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x591>x591</a>],m=-1)],b=0),allIters={<a href=PostExecution_IR.html#x591>x591</a>:[],<a href=PostExecution_IR.html#b223>b223</a>:[<a href=PostExecution_IR.html#b223>b223</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b223>b223</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x608>x608</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b477>b477</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b223>b223</a>:1,<a href=PostExecution_IR.html#b870>b870</a>:-1},c=0,allIters={<a href=PostExecution_IR.html#b870>b870</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x601>x601</a>, <a href=PostExecution_IR.html#x603>x603</a>, <a href=PostExecution_IR.html#x607>x607</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x747><a href=PostExecution_IR.html#x747>x747</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x554>x554</a>,addr=[<a href=PostExecution_IR.html#b84>b84</a>, <a href=PostExecution_IR.html#b90>b90</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x93<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x749>x749</a>, <a href=PostExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x554})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b84>b84</a>:[<a href=PostExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b84>b84</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b90>b90</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b90>b90</a>:[<a href=PostExecution_IR.html#b90>b90</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b90>b90</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 0, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 1, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 2, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 3, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 1, 0, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 1, 1, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 1, 2, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 1, 3, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 2, 0, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 2, 1, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 2, 2, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 2, 3, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 3, 0, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 3, 1, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 3, 2, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 3, 3, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 3, 0, 0]:[0],[0, 1, 2, 0]:[0],[0, 3, 2, 0]:[0],[0, 0, 3, 0]:[0],[0, 0, 1, 0]:[0],[0, 3, 3, 0]:[0],[0, 2, 3, 0]:[0],[0, 3, 1, 0]:[0],[0, 2, 2, 0]:[0],[0, 2, 1, 0]:[0],[0, 1, 3, 0]:[0],[0, 2, 0, 0]:[0],[0, 1, 1, 0]:[0],[0, 0, 2, 0]:[0],[0, 1, 0, 0]:[0],[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 3, 0, 0]:[0],[0, 1, 2, 0]:[0],[0, 3, 2, 0]:[0],[0, 0, 3, 0]:[0],[0, 0, 1, 0]:[0],[0, 3, 3, 0]:[0],[0, 2, 3, 0]:[0],[0, 3, 1, 0]:[0],[0, 2, 2, 0]:[0],[0, 2, 1, 0]:[0],[0, 1, 3, 0]:[0],[0, 2, 0, 0]:[0],[0, 1, 1, 0]:[0],[0, 0, 2, 0]:[0],[0, 1, 0, 0]:[0],[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 3, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[0]),[0, 1, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[2]),[0, 3, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[2]),[0, 0, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[3]),[0, 0, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1]),[0, 3, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[3]),[0, 2, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[3]),[0, 3, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[1]),[0, 2, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[2]),[0, 2, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[1]),[0, 1, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[3]),[0, 2, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0]),[0, 1, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[1]),[0, 0, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2]),[0, 1, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0]),[0, 0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x556><a href=PostExecution_IR.html#x556>x556</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x185<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x580>x580</a>, <a href=PostExecution_IR.html#x584>x584</a>, <a href=PostExecution_IR.html#x611>x611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x556>x556</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x580>x580</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x580><a href=PostExecution_IR.html#x580>x580</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x556>x556</a>,data=<a href=PostExecution_IR.html#x578>x578</a>,ens=[<a href=PostExecution_IR.html#x579>x579</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x205<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x556}, writes={x556})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x580>x580</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b473>b473</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b473>b473</a>:[<a href=PostExecution_IR.html#b473>b473</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b473>b473</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x580>x580</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b473>b473</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x562>x562</a>, <a href=PostExecution_IR.html#x524>x524</a>, <a href=PostExecution_IR.html#x525>x525</a>, <a href=PostExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x557><a href=PostExecution_IR.html#x557>x557</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x186<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x582>x582</a>, <a href=PostExecution_IR.html#x590>x590</a>, <a href=PostExecution_IR.html#x611>x611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x557>x557</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x582>x582</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x582><a href=PostExecution_IR.html#x582>x582</a> = FIFOEnq(mem=<a href=PostExecution_IR.html#x557>x557</a>,data=<a href=PostExecution_IR.html#x581>x581</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x207<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x557}, writes={x557})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x582>x582</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b473>b473</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b473>b473</a>:[<a href=PostExecution_IR.html#b473>b473</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b473>b473</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x582>x582</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b473>b473</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x562>x562</a>, <a href=PostExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x590><a href=PostExecution_IR.html#x590>x590</a> = FIFODeq(mem=<a href=PostExecution_IR.html#x557>x557</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x213<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x591>x591</a>, <a href=PostExecution_IR.html#x593>x593</a>, <a href=PostExecution_IR.html#x595>x595</a>, <a href=PostExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x557}, writes={x557})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b477>b477</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b477>b477</a>:[<a href=PostExecution_IR.html#b477>b477</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b477>b477</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x590>x590</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b477>b477</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 60<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x558><a href=PostExecution_IR.html#x558>x558</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x187<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x584>x584</a>, <a href=PostExecution_IR.html#x607>x607</a>, <a href=PostExecution_IR.html#x611>x611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x558>x558</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 26<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x607>x607</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x607><a href=PostExecution_IR.html#x607>x607</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x558>x558</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x238<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x608>x608</a>, <a href=PostExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x558}, writes={x558})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x607>x607</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b477>b477</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b223>b223</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b477>b477</a>:[<a href=PostExecution_IR.html#b477>b477</a>],<a href=PostExecution_IR.html#b223>b223</a>:[<a href=PostExecution_IR.html#b223>b223</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b477>b477</a>:0,<a href=PostExecution_IR.html#b223>b223</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x607>x607</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b477>b477</a>:1,<a href=PostExecution_IR.html#b223>b223</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x607>x607</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x587><a href=PostExecution_IR.html#x587>x587</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x210<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x592>x592</a>, <a href=PostExecution_IR.html#x601>x601</a>, <a href=PostExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x587>x587</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x592>x592</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x592><a href=PostExecution_IR.html#x592>x592</a> = RegWrite(mem=<a href=PostExecution_IR.html#x587>x587</a>,data=<a href=PostExecution_IR.html#x591>x591</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x215<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x587}, writes={x587})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x592>x592</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x592>x592</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x601><a href=PostExecution_IR.html#x601>x601</a> = RegRead(mem=<a href=PostExecution_IR.html#x587>x587</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x231<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x602>x602</a>, <a href=PostExecution_IR.html#x606>x606</a>, <a href=PostExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x587})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x601>x601</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x588><a href=PostExecution_IR.html#x588>x588</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x211<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x594>x594</a>, <a href=PostExecution_IR.html#x603>x603</a>, <a href=PostExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x588>x588</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x594>x594</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x594><a href=PostExecution_IR.html#x594>x594</a> = RegWrite(mem=<a href=PostExecution_IR.html#x588>x588</a>,data=<a href=PostExecution_IR.html#x593>x593</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x217<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x588}, writes={x588})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x594>x594</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x594>x594</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x603><a href=PostExecution_IR.html#x603>x603</a> = RegRead(mem=<a href=PostExecution_IR.html#x588>x588</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x233<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x604>x604</a>, <a href=PostExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x588})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x603>x603</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x589><a href=PostExecution_IR.html#x589>x589</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x212<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x596>x596</a>, <a href=PostExecution_IR.html#x598>x598</a>, <a href=PostExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x589>x589</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x596>x596</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x596><a href=PostExecution_IR.html#x596>x596</a> = RegWrite(mem=<a href=PostExecution_IR.html#x589>x589</a>,data=<a href=PostExecution_IR.html#x595>x595</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x219<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x589}, writes={x589})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x596>x596</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x596>x596</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 66<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x598><a href=PostExecution_IR.html#x598>x598</a> = RegRead(mem=<a href=PostExecution_IR.html#x589>x589</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x453, 0031: x221<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x599>x599</a>, <a href=PostExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x589})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x595>x595</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x595>x595</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x598>x598</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x615><a href=PostExecution_IR.html#x615>x615</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x442<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x619>x619</a>, <a href=PostExecution_IR.html#x637>x637</a>, <a href=PostExecution_IR.html#x740>x740</a>, <a href=PostExecution_IR.html#x772>x772</a>, <a href=PostExecution_IR.html#x694>x694</a>, <a href=PostExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x615>x615</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 5<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x637>x637</a>, <a href=PostExecution_IR.html#x694>x694</a>, <a href=PostExecution_IR.html#x740>x740</a>, <a href=PostExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x619>x619</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x619><a href=PostExecution_IR.html#x619>x619</a> = RegWrite(mem=<a href=PostExecution_IR.html#x615>x615</a>,data=<a href=PostExecution_IR.html#x618>x618</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x443<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x620>x620</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x615}, writes={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x619>x619</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x619>x619</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x620>x620</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x620>x620</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x620>x620</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x637><a href=PostExecution_IR.html#x637>x637</a> = RegRead(mem=<a href=PostExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x458, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x638>x638</a>, <a href=PostExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x637>x637</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 109<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x694><a href=PostExecution_IR.html#x694>x694</a> = RegRead(mem=<a href=PostExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x462, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x695>x695</a>, <a href=PostExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x694>x694</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 165<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x740><a href=PostExecution_IR.html#x740>x740</a> = RegRead(mem=<a href=PostExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x465, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x741>x741</a>, <a href=PostExecution_IR.html#x754>x754</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x740>x740</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x618>x618</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x618>x618</a>:[<a href=PostExecution_IR.html#b69>b69</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x740>x740</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x740>x740</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x754>x754</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x753>x753</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 209<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x753>x753</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(3),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x772><a href=PostExecution_IR.html#x772>x772</a> = RegRead(mem=<a href=PostExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x469, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x773>x773</a>, <a href=PostExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x772>x772</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 243<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(4),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x621><a href=PostExecution_IR.html#x621>x621</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileB_sram<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:122:45<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x74<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x676>x676</a>, <a href=PostExecution_IR.html#x748>x748</a>, <a href=PostExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x621>x621</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
<li>Dims {1}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x676>x676</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x676><a href=PostExecution_IR.html#x676>x676</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x621>x621</a>,data=<a href=PostExecution_IR.html#x675>x675</a>,addr=[<a href=PostExecution_IR.html#b486>b486</a>, <a href=PostExecution_IR.html#x674>x674</a>],ens=[<a href=PostExecution_IR.html#x673>x673</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x305<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x621}, writes={x621})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x676>x676</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b486>b486</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b486>b486</a>:[<a href=PostExecution_IR.html#b486>b486</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b486>b486</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b289>b289</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x659>x659</a>],m=-1)],b=0),allIters={<a href=PostExecution_IR.html#x659>x659</a>:[],<a href=PostExecution_IR.html#b289>b289</a>:[<a href=PostExecution_IR.html#b289>b289</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b289>b289</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x676>x676</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b486>b486</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b289>b289</a>:1,<a href=PostExecution_IR.html#b871>b871</a>:-1},c=0,allIters={<a href=PostExecution_IR.html#b871>b871</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x669>x669</a>, <a href=PostExecution_IR.html#x675>x675</a>, <a href=PostExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 149<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x748><a href=PostExecution_IR.html#x748>x748</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x621>x621</a>,addr=[<a href=PostExecution_IR.html#b90>b90</a>, <a href=PostExecution_IR.html#b87>b87</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x94<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x749>x749</a>, <a href=PostExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x621})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b90>b90</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b90>b90</a>:[<a href=PostExecution_IR.html#b90>b90</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b90>b90</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b87>b87</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b87>b87</a>:[<a href=PostExecution_IR.html#b87>b87</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b87>b87</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[0, 0, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[0, 1, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[0, 2, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[0, 3, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[1, 0, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[1, 1, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[1, 2, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[1, 3, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[2, 0, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[2, 1, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[2, 2, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[2, 3, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[3, 0, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[3, 1, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[3, 2, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[3, 3, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[3, 2, 0]:[0],[0, 3, 0]:[0],[2, 3, 0]:[0],[0, 0, 0]:[0],[1, 2, 0]:[0],[3, 0, 0]:[0],[0, 1, 0]:[0],[2, 1, 0]:[0],[2, 2, 0]:[0],[3, 3, 0]:[0],[1, 3, 0]:[0],[1, 0, 0]:[0],[0, 2, 0]:[0],[3, 1, 0]:[0],[2, 0, 0]:[0],[1, 1, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[3, 2, 0]:[0],[0, 3, 0]:[0],[2, 3, 0]:[0],[0, 0, 0]:[0],[1, 2, 0]:[0],[3, 0, 0]:[0],[0, 1, 0]:[0],[2, 1, 0]:[0],[2, 2, 0]:[0],[3, 3, 0]:[0],[1, 3, 0]:[0],[1, 0, 0]:[0],[0, 2, 0]:[0],[3, 1, 0]:[0],[2, 0, 0]:[0],[1, 1, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[3, 2, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[3]),[0, 3, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[0]),[2, 3, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[2]),[0, 0, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0]),[1, 2, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[1]),[3, 0, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[3]),[0, 1, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0]),[2, 1, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[2]),[2, 2, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[2]),[3, 3, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[3]),[1, 3, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[1]),[1, 0, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1]),[0, 2, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0]),[3, 1, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[3]),[2, 0, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2]),[1, 1, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[1])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x622><a href=PostExecution_IR.html#x622>x622</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileC_sram<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:123:45<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x75<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x746>x746</a>, <a href=PostExecution_IR.html#x797>x797</a>, <a href=PostExecution_IR.html#x751>x751</a>, <a href=PostExecution_IR.html#x807>x807</a>, <a href=PostExecution_IR.html#x733>x733</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x622>x622</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 93<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
<li>Dims {1}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
<li>Dims {1}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x746>x746</a>, <a href=PostExecution_IR.html#x797>x797</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x733>x733</a>, <a href=PostExecution_IR.html#x751>x751</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x733><a href=PostExecution_IR.html#x733>x733</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x622>x622</a>,data=<a href=PostExecution_IR.html#x732>x732</a>,addr=[<a href=PostExecution_IR.html#b495>b495</a>, <a href=PostExecution_IR.html#x731>x731</a>],ens=[<a href=PostExecution_IR.html#x730>x730</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x368<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622}, writes={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x733>x733</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b495>b495</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b495>b495</a>:[<a href=PostExecution_IR.html#b495>b495</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b495>b495</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b352>b352</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x716>x716</a>],m=-1)],b=0),allIters={<a href=PostExecution_IR.html#x716>x716</a>:[],<a href=PostExecution_IR.html#b352>b352</a>:[<a href=PostExecution_IR.html#b352>b352</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b352>b352</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x733>x733</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b495>b495</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b352>b352</a>:1,<a href=PostExecution_IR.html#b872>b872</a>:-1},c=0,allIters={<a href=PostExecution_IR.html#b872>b872</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x726>x726</a>, <a href=PostExecution_IR.html#x728>x728</a>, <a href=PostExecution_IR.html#x732>x732</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 205<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0, 1]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
<td>
<h3 id=x751><a href=PostExecution_IR.html#x751>x751</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x622>x622</a>,data=<a href=PostExecution_IR.html#x750>x750</a>,addr=[<a href=PostExecution_IR.html#b84>b84</a>, <a href=PostExecution_IR.html#b87>b87</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622}, writes={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x751>x751</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b84>b84</a>:[<a href=PostExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b84>b84</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b87>b87</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b87>b87</a>:[<a href=PostExecution_IR.html#b87>b87</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b87>b87</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=false),unroll=[0, 0, 0],isReader=false), AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=false),unroll=[0, 1, 0],isReader=false), AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=false),unroll=[0, 2, 0],isReader=false), AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=false),unroll=[0, 3, 0],isReader=false), AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=false),unroll=[1, 0, 0],isReader=false), AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=false),unroll=[1, 1, 0],isReader=false), AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=false),unroll=[1, 2, 0],isReader=false), AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=false),unroll=[1, 3, 0],isReader=false), AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=false),unroll=[2, 0, 0],isReader=false), AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=false),unroll=[2, 1, 0],isReader=false), AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=false),unroll=[2, 2, 0],isReader=false), AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=false),unroll=[2, 3, 0],isReader=false), AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=false),unroll=[3, 0, 0],isReader=false), AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=false),unroll=[3, 1, 0],isReader=false), AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=false),unroll=[3, 2, 0],isReader=false), AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=false),unroll=[3, 3, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x746>x746</a>, <a href=PostExecution_IR.html#x747>x747</a>, <a href=PostExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[3, 2, 0]:[0, 1],[0, 3, 0]:[0, 1],[2, 3, 0]:[0, 1],[0, 0, 0]:[0, 1],[1, 2, 0]:[0, 1],[3, 0, 0]:[0, 1],[0, 1, 0]:[0, 1],[2, 1, 0]:[0, 1],[2, 2, 0]:[0, 1],[3, 3, 0]:[0, 1],[1, 3, 0]:[0, 1],[1, 0, 0]:[0, 1],[0, 2, 0]:[0, 1],[3, 1, 0]:[0, 1],[2, 0, 0]:[0, 1],[1, 1, 0]:[0, 1]}<br></text>
<text><strong>GroupId</strong>: {[3, 2, 0]:[1],[0, 3, 0]:[1],[2, 3, 0]:[1],[0, 0, 0]:[1],[1, 2, 0]:[1],[3, 0, 0]:[1],[0, 1, 0]:[1],[2, 1, 0]:[1],[2, 2, 0]:[1],[3, 3, 0]:[1],[1, 3, 0]:[1],[1, 0, 0]:[1],[0, 2, 0]:[1],[3, 1, 0]:[1],[2, 0, 0]:[1],[1, 1, 0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[3, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=14,castgroup=[14],broadcast=[0]),[0, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[0]),[2, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=11,castgroup=[11],broadcast=[0]),[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0]),[1, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=6,castgroup=[6],broadcast=[0]),[3, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=12,castgroup=[12],broadcast=[0]),[0, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0]),[2, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=9,castgroup=[9],broadcast=[0]),[2, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=10,castgroup=[10],broadcast=[0]),[3, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=15,castgroup=[15],broadcast=[0]),[1, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=7,castgroup=[7],broadcast=[0]),[1, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=4,castgroup=[4],broadcast=[0]),[0, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0]),[3, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=13,castgroup=[13],broadcast=[0]),[2, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=8,castgroup=[8],broadcast=[0]),[1, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=5,castgroup=[5],broadcast=[0])},1:{[3, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=14,castgroup=[14],broadcast=[0]),[0, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[0]),[2, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=11,castgroup=[11],broadcast=[0]),[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0]),[1, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=6,castgroup=[6],broadcast=[0]),[3, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=12,castgroup=[12],broadcast=[0]),[0, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0]),[2, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=9,castgroup=[9],broadcast=[0]),[2, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=10,castgroup=[10],broadcast=[0]),[3, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=15,castgroup=[15],broadcast=[0]),[1, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=7,castgroup=[7],broadcast=[0]),[1, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=4,castgroup=[4],broadcast=[0]),[0, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0]),[3, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=13,castgroup=[13],broadcast=[0]),[2, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=8,castgroup=[8],broadcast=[0]),[1, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=5,castgroup=[5],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x746><a href=PostExecution_IR.html#x746>x746</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x622>x622</a>,addr=[<a href=PostExecution_IR.html#b84>b84</a>, <a href=PostExecution_IR.html#b87>b87</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x750>x750</a>, <a href=PostExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x746>x746</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b84>b84</a>:[<a href=PostExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b84>b84</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b87>b87</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b87>b87</a>:[<a href=PostExecution_IR.html#b87>b87</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b87>b87</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[0, 0, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[0, 1, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[0, 2, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[0, 3, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[1, 0, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[1, 1, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[1, 2, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=1,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[1, 3, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[2, 0, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[2, 1, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[2, 2, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=2,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[2, 3, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=0,allIters={})],isReader=true),unroll=[3, 0, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=1,allIters={})],isReader=true),unroll=[3, 1, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=2,allIters={})],isReader=true),unroll=[3, 2, 0],isReader=true), AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:4},c=3,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:4},c=3,allIters={})],isReader=true),unroll=[3, 3, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x746>x746</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>Dispatch</strong>: {[3, 2, 0]:[0],[0, 3, 0]:[0],[2, 3, 0]:[0],[0, 0, 0]:[0],[1, 2, 0]:[0],[3, 0, 0]:[0],[0, 1, 0]:[0],[2, 1, 0]:[0],[2, 2, 0]:[0],[3, 3, 0]:[0],[1, 3, 0]:[0],[1, 0, 0]:[0],[0, 2, 0]:[0],[3, 1, 0]:[0],[2, 0, 0]:[0],[1, 1, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[3, 2, 0]:[0],[0, 3, 0]:[0],[2, 3, 0]:[0],[0, 0, 0]:[0],[1, 2, 0]:[0],[3, 0, 0]:[0],[0, 1, 0]:[0],[2, 1, 0]:[0],[2, 2, 0]:[0],[3, 3, 0]:[0],[1, 3, 0]:[0],[1, 0, 0]:[0],[0, 2, 0]:[0],[3, 1, 0]:[0],[2, 0, 0]:[0],[1, 1, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[3, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=14,castgroup=[14],broadcast=[0]),[0, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[0]),[2, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=11,castgroup=[11],broadcast=[0]),[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0]),[1, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=6,castgroup=[6],broadcast=[0]),[3, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=12,castgroup=[12],broadcast=[0]),[0, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0]),[2, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=9,castgroup=[9],broadcast=[0]),[2, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=10,castgroup=[10],broadcast=[0]),[3, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=15,castgroup=[15],broadcast=[0]),[1, 3, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=7,castgroup=[7],broadcast=[0]),[1, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=4,castgroup=[4],broadcast=[0]),[0, 2, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0]),[3, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=13,castgroup=[13],broadcast=[0]),[2, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=8,castgroup=[8],broadcast=[0]),[1, 1, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=5,castgroup=[5],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 6.0<br></text>
</td>
<td>
<h3 id=x797><a href=PostExecution_IR.html#x797>x797</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x622>x622</a>,addr=[<a href=PostExecution_IR.html#b500>b500</a>, <a href=PostExecution_IR.html#x796>x796</a>],ens=[<a href=PostExecution_IR.html#x795>x795</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x420<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x798>x798</a>, <a href=PostExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x797>x797</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b500>b500</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b500>b500</a>:[<a href=PostExecution_IR.html#b500>b500</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b500>b500</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x765>x765</a>],m=-16)],b=0),i=<a href=PostExecution_IR.html#b57>b57</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=-16)],b=0),i=<a href=PostExecution_IR.html#b69>b69</a>), AffineProduct(a=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x765>x765</a>],m=-1)],b=0),i=<a href=PostExecution_IR.html#b500>b500</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b405>b405</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x768>x768</a>],m=16)],b=0),allIters={<a href=PostExecution_IR.html#b69>b69</a>:[<a href=PostExecution_IR.html#b69>b69</a>],<a href=PostExecution_IR.html#b500>b500</a>:[<a href=PostExecution_IR.html#b500>b500</a>],<a href=PostExecution_IR.html#b57>b57</a>:[<a href=PostExecution_IR.html#b57>b57</a>],<a href=PostExecution_IR.html#x765>x765</a>:[],0:[],<a href=PostExecution_IR.html#x768>x768</a>:[<a href=PostExecution_IR.html#b500>b500</a>],<a href=PostExecution_IR.html#b405>b405</a>:[<a href=PostExecution_IR.html#b405>b405</a>]},iterStarts={<a href=PostExecution_IR.html#b500>b500</a>:0,<a href=PostExecution_IR.html#b405>b405</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x797>x797</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b500>b500</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b874>b874</a>:-16,<a href=PostExecution_IR.html#b405>b405</a>:1,<a href=PostExecution_IR.html#b875>b875</a>:16,<a href=PostExecution_IR.html#b876>b876</a>:1},c=0,allIters={<a href=PostExecution_IR.html#b874>b874</a>:[<a href=PostExecution_IR.html#b69>b69</a>],<a href=PostExecution_IR.html#b875>b875</a>:[<a href=PostExecution_IR.html#b500>b500</a>],<a href=PostExecution_IR.html#b876>b876</a>:[<a href=PostExecution_IR.html#b57>b57</a>, <a href=PostExecution_IR.html#b500>b500</a>]})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x797>x797</a>, <a href=PostExecution_IR.html#x791>x791</a>, <a href=PostExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 268<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[1]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[0, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x624><a href=PostExecution_IR.html#x624>x624</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x251<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x648>x648</a>, <a href=PostExecution_IR.html#x652>x652</a>, <a href=PostExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x624>x624</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x648>x648</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x648><a href=PostExecution_IR.html#x648>x648</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x624>x624</a>,data=<a href=PostExecution_IR.html#x646>x646</a>,ens=[<a href=PostExecution_IR.html#x647>x647</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x271<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x624}, writes={x624})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x648>x648</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b482>b482</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b482>b482</a>:[<a href=PostExecution_IR.html#b482>b482</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b482>b482</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x648>x648</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b482>b482</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x630>x630</a>, <a href=PostExecution_IR.html#x527>x527</a>, <a href=PostExecution_IR.html#x528>x528</a>, <a href=PostExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x625><a href=PostExecution_IR.html#x625>x625</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x252<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x650>x650</a>, <a href=PostExecution_IR.html#x658>x658</a>, <a href=PostExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x625>x625</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x650>x650</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x650><a href=PostExecution_IR.html#x650>x650</a> = FIFOEnq(mem=<a href=PostExecution_IR.html#x625>x625</a>,data=<a href=PostExecution_IR.html#x649>x649</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x273<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x625}, writes={x625})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x650>x650</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b482>b482</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b482>b482</a>:[<a href=PostExecution_IR.html#b482>b482</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b482>b482</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x650>x650</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b482>b482</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x630>x630</a>, <a href=PostExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x658><a href=PostExecution_IR.html#x658>x658</a> = FIFODeq(mem=<a href=PostExecution_IR.html#x625>x625</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x279<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x659>x659</a>, <a href=PostExecution_IR.html#x661>x661</a>, <a href=PostExecution_IR.html#x663>x663</a>, <a href=PostExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x625}, writes={x625})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b486>b486</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b486>b486</a>:[<a href=PostExecution_IR.html#b486>b486</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b486>b486</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x658>x658</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b486>b486</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x626><a href=PostExecution_IR.html#x626>x626</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x253<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x652>x652</a>, <a href=PostExecution_IR.html#x675>x675</a>, <a href=PostExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x626>x626</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x675>x675</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x675><a href=PostExecution_IR.html#x675>x675</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x626>x626</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x304<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x676>x676</a>, <a href=PostExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x626}, writes={x626})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x675>x675</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b486>b486</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b289>b289</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b486>b486</a>:[<a href=PostExecution_IR.html#b486>b486</a>],<a href=PostExecution_IR.html#b289>b289</a>:[<a href=PostExecution_IR.html#b289>b289</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b289>b289</a>:0,<a href=PostExecution_IR.html#b486>b486</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x675>x675</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b486>b486</a>:1,<a href=PostExecution_IR.html#b289>b289</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x675>x675</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 148<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x655><a href=PostExecution_IR.html#x655>x655</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x276<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x660>x660</a>, <a href=PostExecution_IR.html#x669>x669</a>, <a href=PostExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x655>x655</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 127<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x660>x660</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x660><a href=PostExecution_IR.html#x660>x660</a> = RegWrite(mem=<a href=PostExecution_IR.html#x655>x655</a>,data=<a href=PostExecution_IR.html#x659>x659</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x281<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x655}, writes={x655})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x660>x660</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x660>x660</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 133<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x669><a href=PostExecution_IR.html#x669>x669</a> = RegRead(mem=<a href=PostExecution_IR.html#x655>x655</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x297<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x670>x670</a>, <a href=PostExecution_IR.html#x674>x674</a>, <a href=PostExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x655})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x669>x669</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 142<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x656><a href=PostExecution_IR.html#x656>x656</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x277<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x662>x662</a>, <a href=PostExecution_IR.html#x671>x671</a>, <a href=PostExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x656>x656</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x662>x662</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x662><a href=PostExecution_IR.html#x662>x662</a> = RegWrite(mem=<a href=PostExecution_IR.html#x656>x656</a>,data=<a href=PostExecution_IR.html#x661>x661</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x283<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x656}, writes={x656})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x662>x662</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x662>x662</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 135<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x671><a href=PostExecution_IR.html#x671>x671</a> = RegRead(mem=<a href=PostExecution_IR.html#x656>x656</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x299<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x672>x672</a>, <a href=PostExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x656})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x671>x671</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 144<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x657><a href=PostExecution_IR.html#x657>x657</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x278<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x664>x664</a>, <a href=PostExecution_IR.html#x666>x666</a>, <a href=PostExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x657>x657</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 129<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x664>x664</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x664><a href=PostExecution_IR.html#x664>x664</a> = RegWrite(mem=<a href=PostExecution_IR.html#x657>x657</a>,data=<a href=PostExecution_IR.html#x663>x663</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x285<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x657}, writes={x657})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x664>x664</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 137<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x666><a href=PostExecution_IR.html#x666>x666</a> = RegRead(mem=<a href=PostExecution_IR.html#x657>x657</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x459, 0031: x287<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x667>x667</a>, <a href=PostExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x657})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x663>x663</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x663>x663</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x666>x666</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 138<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x681><a href=PostExecution_IR.html#x681>x681</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x314<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x705>x705</a>, <a href=PostExecution_IR.html#x709>x709</a>, <a href=PostExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x681>x681</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 151<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x705>x705</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x705><a href=PostExecution_IR.html#x705>x705</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x681>x681</a>,data=<a href=PostExecution_IR.html#x703>x703</a>,ens=[<a href=PostExecution_IR.html#x704>x704</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x334<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x681}, writes={x681})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x705>x705</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b491>b491</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b491>b491</a>:[<a href=PostExecution_IR.html#b491>b491</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b491>b491</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x705>x705</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b491>b491</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x687>x687</a>, <a href=PostExecution_IR.html#x530>x530</a>, <a href=PostExecution_IR.html#x531>x531</a>, <a href=PostExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 176<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x682><a href=PostExecution_IR.html#x682>x682</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x315<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x707>x707</a>, <a href=PostExecution_IR.html#x715>x715</a>, <a href=PostExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x682>x682</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 152<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x707>x707</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x707><a href=PostExecution_IR.html#x707>x707</a> = FIFOEnq(mem=<a href=PostExecution_IR.html#x682>x682</a>,data=<a href=PostExecution_IR.html#x706>x706</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x336<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x682}, writes={x682})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x707>x707</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b491>b491</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b491>b491</a>:[<a href=PostExecution_IR.html#b491>b491</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b491>b491</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x707>x707</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b491>b491</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x687>x687</a>, <a href=PostExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 178<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x715><a href=PostExecution_IR.html#x715>x715</a> = FIFODeq(mem=<a href=PostExecution_IR.html#x682>x682</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x342<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x716>x716</a>, <a href=PostExecution_IR.html#x718>x718</a>, <a href=PostExecution_IR.html#x720>x720</a>, <a href=PostExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x682}, writes={x682})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b495>b495</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b495>b495</a>:[<a href=PostExecution_IR.html#b495>b495</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b495>b495</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x715>x715</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b495>b495</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 187<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x683><a href=PostExecution_IR.html#x683>x683</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x316<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x709>x709</a>, <a href=PostExecution_IR.html#x732>x732</a>, <a href=PostExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x683>x683</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 153<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x732>x732</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x732><a href=PostExecution_IR.html#x732>x732</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x683>x683</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x367<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x733>x733</a>, <a href=PostExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x683}, writes={x683})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x732>x732</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b495>b495</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b352>b352</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b495>b495</a>:[<a href=PostExecution_IR.html#b495>b495</a>],<a href=PostExecution_IR.html#b352>b352</a>:[<a href=PostExecution_IR.html#b352>b352</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b352>b352</a>:0,<a href=PostExecution_IR.html#b495>b495</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x732>x732</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b495>b495</a>:1,<a href=PostExecution_IR.html#b352>b352</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x732>x732</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 204<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x712><a href=PostExecution_IR.html#x712>x712</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x339<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x717>x717</a>, <a href=PostExecution_IR.html#x726>x726</a>, <a href=PostExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x712>x712</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 183<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x726>x726</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x717>x717</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x717><a href=PostExecution_IR.html#x717>x717</a> = RegWrite(mem=<a href=PostExecution_IR.html#x712>x712</a>,data=<a href=PostExecution_IR.html#x716>x716</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x344<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x712}, writes={x712})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x717>x717</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x717>x717</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 189<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x726><a href=PostExecution_IR.html#x726>x726</a> = RegRead(mem=<a href=PostExecution_IR.html#x712>x712</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x360<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x727>x727</a>, <a href=PostExecution_IR.html#x731>x731</a>, <a href=PostExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x712})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x726>x726</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x726>x726</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x726>x726</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 198<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x713><a href=PostExecution_IR.html#x713>x713</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x340<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x719>x719</a>, <a href=PostExecution_IR.html#x728>x728</a>, <a href=PostExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 184<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x728>x728</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x719>x719</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x719><a href=PostExecution_IR.html#x719>x719</a> = RegWrite(mem=<a href=PostExecution_IR.html#x713>x713</a>,data=<a href=PostExecution_IR.html#x718>x718</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x346<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x713}, writes={x713})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x719>x719</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 191<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x728><a href=PostExecution_IR.html#x728>x728</a> = RegRead(mem=<a href=PostExecution_IR.html#x713>x713</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x362<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x729>x729</a>, <a href=PostExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x713})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x728>x728</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x728>x728</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x728>x728</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 200<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x714><a href=PostExecution_IR.html#x714>x714</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x341<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x721>x721</a>, <a href=PostExecution_IR.html#x723>x723</a>, <a href=PostExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x714>x714</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 185<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x723>x723</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x721>x721</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x721><a href=PostExecution_IR.html#x721>x721</a> = RegWrite(mem=<a href=PostExecution_IR.html#x714>x714</a>,data=<a href=PostExecution_IR.html#x720>x720</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x348<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x714}, writes={x714})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x721>x721</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x721>x721</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 193<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x723><a href=PostExecution_IR.html#x723>x723</a> = RegRead(mem=<a href=PostExecution_IR.html#x714>x714</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x463, 0031: x350<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x724>x724</a>, <a href=PostExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x714})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x723>x723</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x720>x720</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x720>x720</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x723>x723</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x723>x723</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 194<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x756><a href=PostExecution_IR.html#x756>x756</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x375<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x783>x783</a>, <a href=PostExecution_IR.html#x802>x802</a>, <a href=PostExecution_IR.html#x806>x806</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x756>x756</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 224<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x783>x783</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x783><a href=PostExecution_IR.html#x783>x783</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x756>x756</a>,data=<a href=PostExecution_IR.html#x781>x781</a>,ens=[<a href=PostExecution_IR.html#x782>x782</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x398<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x756}, writes={x756})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x783>x783</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b500>b500</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b500>b500</a>:[<a href=PostExecution_IR.html#b500>b500</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b500>b500</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x783>x783</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b500>b500</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x765>x765</a>, <a href=PostExecution_IR.html#x530>x530</a>, <a href=PostExecution_IR.html#x531>x531</a>, <a href=PostExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 254<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x757><a href=PostExecution_IR.html#x757>x757</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Fix[TRUE,_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x376<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x799>x799</a>, <a href=PostExecution_IR.html#x802>x802</a>, <a href=PostExecution_IR.html#x806>x806</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x757>x757</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 225<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x799>x799</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x799><a href=PostExecution_IR.html#x799>x799</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x757>x757</a>,data=<a href=PostExecution_IR.html#x798>x798</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x422<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x757}, writes={x757})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x799>x799</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b500>b500</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b405>b405</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b500>b500</a>:[<a href=PostExecution_IR.html#b500>b500</a>],<a href=PostExecution_IR.html#b405>b405</a>:[<a href=PostExecution_IR.html#b405>b405</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b500>b500</a>:0,<a href=PostExecution_IR.html#b405>b405</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x799>x799</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b500>b500</a>:1,<a href=PostExecution_IR.html#b405>b405</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x797>x797</a>, <a href=PostExecution_IR.html#x791>x791</a>, <a href=PostExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 270<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 5.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x758><a href=PostExecution_IR.html#x758>x758</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x377<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x802>x802</a>, <a href=PostExecution_IR.html#x803>x803</a>, <a href=PostExecution_IR.html#x806>x806</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x758>x758</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 226<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x803>x803</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x803><a href=PostExecution_IR.html#x803>x803</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x758>x758</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x426<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x804>x804</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x758}, writes={x758})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x803>x803</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b500>b500</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b500>b500</a>:[<a href=PostExecution_IR.html#b500>b500</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b500>b500</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x803>x803</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b500>b500</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x803>x803</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x804>x804</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x804>x804</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 273<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x804>x804</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x761><a href=PostExecution_IR.html#x761>x761</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x378<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x784>x784</a>, <a href=PostExecution_IR.html#x791>x791</a>, <a href=PostExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x761>x761</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 231<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x784>x784</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x784><a href=PostExecution_IR.html#x784>x784</a> = RegWrite(mem=<a href=PostExecution_IR.html#x761>x761</a>,data=<a href=PostExecution_IR.html#x771>x771</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x399<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x761}, writes={x761})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x784>x784</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x784>x784</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x765>x765</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 255<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 9.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x791><a href=PostExecution_IR.html#x791>x791</a> = RegRead(mem=<a href=PostExecution_IR.html#x761>x761</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x413<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x792>x792</a>, <a href=PostExecution_IR.html#x796>x796</a>, <a href=PostExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x761})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x791>x791</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 262<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x762><a href=PostExecution_IR.html#x762>x762</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x379<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x785>x785</a>, <a href=PostExecution_IR.html#x793>x793</a>, <a href=PostExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x762>x762</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 232<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x785>x785</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x785><a href=PostExecution_IR.html#x785>x785</a> = RegWrite(mem=<a href=PostExecution_IR.html#x762>x762</a>,data=<a href=PostExecution_IR.html#x773>x773</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x400<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x762}, writes={x762})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x785>x785</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x785>x785</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x765>x765</a>, <a href=PostExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 256<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x793><a href=PostExecution_IR.html#x793>x793</a> = RegRead(mem=<a href=PostExecution_IR.html#x762>x762</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x415<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x794>x794</a>, <a href=PostExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x762})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x793>x793</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 264<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x763><a href=PostExecution_IR.html#x763>x763</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x380<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x786>x786</a>, <a href=PostExecution_IR.html#x788>x788</a>, <a href=PostExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 233<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x786>x786</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x786><a href=PostExecution_IR.html#x786>x786</a> = RegWrite(mem=<a href=PostExecution_IR.html#x763>x763</a>,data=<a href=PostExecution_IR.html#x776>x776</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x401<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x763}, writes={x763})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x786>x786</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x786>x786</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x765>x765</a>, <a href=PostExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 257<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x788><a href=PostExecution_IR.html#x788>x788</a> = RegRead(mem=<a href=PostExecution_IR.html#x763>x763</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x470, 0031: x403<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x789>x789</a>, <a href=PostExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x763})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x775>x775</a>],m=16)],b=0),allIters={<a href=PostExecution_IR.html#x775>x775</a>:[<a href=PostExecution_IR.html#b57>b57</a>, <a href=PostExecution_IR.html#b69>b69</a>, <a href=PostExecution_IR.html#b500>b500</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x788>x788</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 258<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x878><a href=IR.html#x878>x878</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: M<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:89:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x504, 0035: x1<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1759>x1759</a>, <a href=IR.html#x898>x898</a>, <a href=IR.html#x928>x928</a>, <a href=IR.html#x883>x883</a>, <a href=IR.html#x904>x904</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x878>x878</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x898>x898</a>, <a href=IR.html#x904>x904</a>, <a href=IR.html#x1759>x1759</a>, <a href=IR.html#x928>x928</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x883>x883</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x883><a href=IR.html#x883>x883</a> = SetReg(mem=<a href=IR.html#x878>x878</a>,data=<a href=IR.html#x882>x882</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:92:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x878}, writes={x878})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x883>x883</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x509>x509</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x898><a href=IR.html#x898>x898</a> = RegRead(mem=<a href=IR.html#x878>x878</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:100:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x900>x900</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x878})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x898>x898</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x898>x898</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x524>x524</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x904><a href=IR.html#x904>x904</a> = RegRead(mem=<a href=IR.html#x878>x878</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:102:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x906>x906</a>, <a href=IR.html#x1705>x1705</a>, <a href=IR.html#x1734>x1734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x878})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x904>x904</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x904>x904</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x530>x530</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1759><a href=IR.html#x1759>x1759</a> = RegRead(mem=<a href=IR.html#x878>x878</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:116:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x915<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x922>x922</a>, <a href=IR.html#x1704>x1704</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x878})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1759>x1759</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1759>x1759</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1704>x1704</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1703>x1703</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1703>x1703</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x545>x545</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x928><a href=IR.html#x928>x928</a> = RegRead(mem=<a href=IR.html#x878>x878</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:50<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x929>x929</a>, <a href=IR.html#x932>x932</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x878})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x878>x878</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x928>x928</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x928>x928</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x932>x932</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x932>x932</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x932>x932</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x549>x549</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x879><a href=IR.html#x879>x879</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: N<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:90:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x505, 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x902>x902</a>, <a href=IR.html#x905>x905</a>, <a href=IR.html#x1650>x1650</a>, <a href=IR.html#x1096>x1096</a>, <a href=IR.html#x1763>x1763</a>, <a href=IR.html#x886>x886</a>, <a href=IR.html#x1012>x1012</a>, <a href=IR.html#x1028>x1028</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x879>x879</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x902>x902</a>, <a href=IR.html#x905>x905</a>, <a href=IR.html#x1650>x1650</a>, <a href=IR.html#x1096>x1096</a>, <a href=IR.html#x1763>x1763</a>, <a href=IR.html#x1012>x1012</a>, <a href=IR.html#x1028>x1028</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x886>x886</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x886><a href=IR.html#x886>x886</a> = SetReg(mem=<a href=IR.html#x879>x879</a>,data=<a href=IR.html#x885>x885</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:93:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x879}, writes={x879})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x886>x886</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x512>x512</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(7)</th>
<td>
<h3 id=x1650><a href=IR.html#x1650>x1650</a> = RegRead(mem=<a href=IR.html#x879>x879</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:102:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x2182>x2182</a>, <a href=IR.html#x1672>x1672</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x879})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x879>x879</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1650>x1650</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1650>x1650</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1672>x1672</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1672>x1672</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 236<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1672>x1672</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x765>x765</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x902><a href=IR.html#x902>x902</a> = RegRead(mem=<a href=IR.html#x879>x879</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:101:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x903>x903</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x879})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x902>x902</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x902>x902</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x528>x528</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x905><a href=IR.html#x905>x905</a> = RegRead(mem=<a href=IR.html#x879>x879</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:102:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x906>x906</a>, <a href=IR.html#x1705>x1705</a>, <a href=IR.html#x1726>x1726</a>, <a href=IR.html#x1732>x1732</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x879})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x905>x905</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x905>x905</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x531>x531</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1012><a href=IR.html#x1012>x1012</a> = RegRead(mem=<a href=IR.html#x879>x879</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:54<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1013>x1013</a>, <a href=IR.html#x1016>x1016</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x879})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x879>x879</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1012>x1012</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1012>x1012</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1016>x1016</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1016>x1016</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1016>x1016</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x616>x616</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[3])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x1096><a href=IR.html#x1096>x1096</a> = RegRead(mem=<a href=IR.html#x879>x879</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:102:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1845>x1845</a>, <a href=IR.html#x1117>x1117</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x879})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x879>x879</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1096>x1096</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1096>x1096</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1117>x1117</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1117>x1117</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 158<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1117>x1117</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x687>x687</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x1028><a href=IR.html#x1028>x1028</a> = RegRead(mem=<a href=IR.html#x879>x879</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:101:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1829>x1829</a>, <a href=IR.html#x1049>x1049</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x879})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x879>x879</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1028>x1028</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1028>x1028</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1049>x1049</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1049>x1049</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1049>x1049</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x630>x630</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x1763><a href=IR.html#x1763>x1763</a> = RegRead(mem=<a href=IR.html#x879>x879</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:120:25<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x926<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1003>x1003</a>, <a href=IR.html#x1703>x1703</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x879})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1763>x1763</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1763>x1763</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1703>x1703</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1812>x1812</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 14<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1812>x1812</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x612>x612</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[4])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x880><a href=IR.html#x880>x880</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: K<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:91:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x506, 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x899>x899</a>, <a href=IR.html#x1758>x1758</a>, <a href=IR.html#x943>x943</a>, <a href=IR.html#x917>x917</a>, <a href=IR.html#x889>x889</a>, <a href=IR.html#x901>x901</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x880>x880</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x899>x899</a>, <a href=IR.html#x1758>x1758</a>, <a href=IR.html#x943>x943</a>, <a href=IR.html#x917>x917</a>, <a href=IR.html#x901>x901</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x889>x889</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x889><a href=IR.html#x889>x889</a> = SetReg(mem=<a href=IR.html#x880>x880</a>,data=<a href=IR.html#x888>x888</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:94:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x880}, writes={x880})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x889>x889</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x515>x515</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(5)</th>
<td>
<h3 id=x917><a href=IR.html#x917>x917</a> = RegRead(mem=<a href=IR.html#x880>x880</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:46<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x918>x918</a>, <a href=IR.html#x921>x921</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x880})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x880>x880</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x917>x917</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x917>x917</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x921>x921</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x921>x921</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x921>x921</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x540>x540</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x901><a href=IR.html#x901>x901</a> = RegRead(mem=<a href=IR.html#x880>x880</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:101:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x903>x903</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x880})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x901>x901</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x901>x901</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x527>x527</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x943><a href=IR.html#x943>x943</a> = RegRead(mem=<a href=IR.html#x880>x880</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:100:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1813>x1813</a>, <a href=IR.html#x964>x964</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x880})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x880>x880</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x943>x943</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x943>x943</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x964>x964</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x964>x964</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x964>x964</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x562>x562</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x1758><a href=IR.html#x1758>x1758</a> = RegRead(mem=<a href=IR.html#x880>x880</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:114:17<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x910<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x911>x911</a>, <a href=IR.html#x810>x810</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x880})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1758>x1758</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1758>x1758</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x810>x810</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1704>x1704</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1704>x1704</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x536>x536</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x899><a href=IR.html#x899>x899</a> = RegRead(mem=<a href=IR.html#x880>x880</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:100:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x900>x900</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x880})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x899>x899</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x899>x899</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x525>x525</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x900><a href=IR.html#x900>x900</a> = DRAMHostNew(dims=[<a href=IR.html#x898>x898</a>, <a href=IR.html#x899>x899</a>],zero=0)</h3>
<text><strong>Name</strong>: a<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:100:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x526, 0035: x38<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x907>x907</a>, <a href=IR.html#x957>x957</a>, <a href=IR.html#x960>x960</a>, <a href=IR.html#x965>x965</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x900>x900</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x898>x898</a>, <a href=IR.html#x899>x899</a>]<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x903><a href=IR.html#x903>x903</a> = DRAMHostNew(dims=[<a href=IR.html#x901>x901</a>, <a href=IR.html#x902>x902</a>],zero=0)</h3>
<text><strong>Name</strong>: b<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:101:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x529, 0035: x41<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x908>x908</a>, <a href=IR.html#x1042>x1042</a>, <a href=IR.html#x1045>x1045</a>, <a href=IR.html#x1050>x1050</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x903>x903</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x901>x901</a>, <a href=IR.html#x902>x902</a>]<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x906><a href=IR.html#x906>x906</a> = DRAMHostNew(dims=[<a href=IR.html#x904>x904</a>, <a href=IR.html#x905>x905</a>],zero=0)</h3>
<text><strong>Name</strong>: c<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:102:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x532, 0035: x44<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1113>x1113</a>, <a href=IR.html#x1667>x1667</a>, <a href=IR.html#x1664>x1664</a>, <a href=IR.html#x1118>x1118</a>, <a href=IR.html#x1707>x1707</a>, <a href=IR.html#x909>x909</a>, <a href=IR.html#x1696>x1696</a>, <a href=IR.html#x1110>x1110</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x906>x906</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x904>x904</a>, <a href=IR.html#x905>x905</a>]<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x916><a href=IR.html#x916>x916</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x539, 0035: x434<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1785>x1785</a>, <a href=IR.html#x1789>x1789</a>, <a href=IR.html#x1786>x1786</a>, <a href=IR.html#x1704>x1704</a>, <a href=IR.html#x920>x920</a>, <a href=IR.html#x1780>x1780</a>, <a href=IR.html#x1764>x1764</a>, <a href=IR.html#x1776>x1776</a>, <a href=IR.html#x1783>x1783</a>, <a href=IR.html#x1775>x1775</a>, <a href=IR.html#x1778>x1778</a>, <a href=IR.html#x1784>x1784</a>, <a href=IR.html#x1788>x1788</a>, <a href=IR.html#x1777>x1777</a>, <a href=IR.html#x1787>x1787</a>, <a href=IR.html#x1790>x1790</a>, <a href=IR.html#x1781>x1781</a>, <a href=IR.html#x1782>x1782</a>, <a href=IR.html#x950>x950</a>, <a href=IR.html#x1765>x1765</a>, <a href=IR.html#x1779>x1779</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x916>x916</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1704>x1704</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1704>x1704</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1704>x1704</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x539>x539</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1785>x1785</a>, <a href=IR.html#x1789>x1789</a>, <a href=IR.html#x1786>x1786</a>, <a href=IR.html#x1780>x1780</a>, <a href=IR.html#x1764>x1764</a>, <a href=IR.html#x1776>x1776</a>, <a href=IR.html#x1783>x1783</a>, <a href=IR.html#x1775>x1775</a>, <a href=IR.html#x1778>x1778</a>, <a href=IR.html#x1784>x1784</a>, <a href=IR.html#x1788>x1788</a>, <a href=IR.html#x1777>x1777</a>, <a href=IR.html#x1787>x1787</a>, <a href=IR.html#x1790>x1790</a>, <a href=IR.html#x1781>x1781</a>, <a href=IR.html#x1782>x1782</a>, <a href=IR.html#x950>x950</a>, <a href=IR.html#x1765>x1765</a>, <a href=IR.html#x1779>x1779</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x920>x920</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x920><a href=IR.html#x920>x920</a> = RegWrite(mem=<a href=IR.html#x916>x916</a>,data=<a href=IR.html#x919>x919</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x921>x921</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x916}, writes={x916})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x916>x916</a>, <a href=IR.html#x919>x919</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x920>x920</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x917>x917</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x921>x921</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x921>x921</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x921>x921</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x543>x543</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(19)</th>
<td>
<h3 id=x1788><a href=IR.html#x1788>x1788</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1532<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1536>x1536</a>, <a href=IR.html#x1636>x1636</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1788>x1788</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1788>x1788</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1636>x1636</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1588>x1588</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1588>x1588</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[0],broadcast=[3])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1782><a href=IR.html#x1782>x1782</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1306<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1310>x1310</a>, <a href=IR.html#x1408>x1408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1782>x1782</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1782>x1782</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1408>x1408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1406>x1406</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1406>x1406</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1778><a href=IR.html#x1778>x1778</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1192<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1196>x1196</a>, <a href=IR.html#x1294>x1294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1778>x1778</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1778>x1778</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1294>x1294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1292>x1292</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1292>x1292</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1783><a href=IR.html#x1783>x1783</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1417<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1421>x1421</a>, <a href=IR.html#x1522>x1522</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1783>x1783</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1783>x1783</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1522>x1522</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1451>x1451</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1451>x1451</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1787><a href=IR.html#x1787>x1787</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1531<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1535>x1535</a>, <a href=IR.html#x1636>x1636</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1787>x1787</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1787>x1787</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1636>x1636</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1565>x1565</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1565>x1565</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[3])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1776><a href=IR.html#x1776>x1776</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1190<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1194>x1194</a>, <a href=IR.html#x1294>x1294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1776>x1776</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1776>x1776</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1294>x1294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1246>x1246</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1246>x1246</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1779><a href=IR.html#x1779>x1779</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1303<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1307>x1307</a>, <a href=IR.html#x1408>x1408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1779>x1779</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1779>x1779</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1408>x1408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1337>x1337</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1337>x1337</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1764><a href=IR.html#x1764>x1764</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1007<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1023>x1023</a>, <a href=IR.html#x1087>x1087</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1764>x1764</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1764>x1764</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1087>x1087</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1049>x1049</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1049>x1049</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x623>x623</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=1,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1784><a href=IR.html#x1784>x1784</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1418<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1422>x1422</a>, <a href=IR.html#x1522>x1522</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1784>x1784</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1784>x1784</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1522>x1522</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1474>x1474</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1474>x1474</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1786><a href=IR.html#x1786>x1786</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1420<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1424>x1424</a>, <a href=IR.html#x1522>x1522</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1786>x1786</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1786>x1786</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1522>x1522</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1520>x1520</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1520>x1520</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1765><a href=IR.html#x1765>x1765</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1007<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1051>x1051</a>, <a href=IR.html#x1087>x1087</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1765>x1765</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1765>x1765</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1087>x1087</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1086>x1086</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1086>x1086</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x623>x623</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1775><a href=IR.html#x1775>x1775</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1189<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1193>x1193</a>, <a href=IR.html#x1294>x1294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1775>x1775</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1775>x1775</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1294>x1294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1223>x1223</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1223>x1223</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1780><a href=IR.html#x1780>x1780</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1304<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1308>x1308</a>, <a href=IR.html#x1408>x1408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1780>x1780</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1780>x1780</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1408>x1408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1360>x1360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1360>x1360</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1790><a href=IR.html#x1790>x1790</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1534<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1538>x1538</a>, <a href=IR.html#x1636>x1636</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1790>x1790</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1790>x1790</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1636>x1636</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1634>x1634</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1634>x1634</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[0],broadcast=[3])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1785><a href=IR.html#x1785>x1785</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1419<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1423>x1423</a>, <a href=IR.html#x1522>x1522</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1785>x1785</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1785>x1785</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1522>x1522</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1497>x1497</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1497>x1497</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1781><a href=IR.html#x1781>x1781</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1305<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1309>x1309</a>, <a href=IR.html#x1408>x1408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1781>x1781</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1781>x1781</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1408>x1408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1383>x1383</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1383>x1383</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1777><a href=IR.html#x1777>x1777</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1191<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1195>x1195</a>, <a href=IR.html#x1294>x1294</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1777>x1777</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1777>x1777</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1294>x1294</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1269>x1269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1269>x1269</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x950><a href=IR.html#x950>x950</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1815>x1815</a>, <a href=IR.html#x964>x964</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x916>x916</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x950>x950</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x950>x950</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x964>x964</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x964>x964</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x964>x964</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x569>x569</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x1789><a href=IR.html#x1789>x1789</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:115:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1533<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1537>x1537</a>, <a href=IR.html#x1636>x1636</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1789>x1789</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1789>x1789</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1636>x1636</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1611>x1611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1611>x1611</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[0],broadcast=[3])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x927><a href=IR.html#x927>x927</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x548, 0035: x438<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1760>x1760</a>, <a href=IR.html#x1770>x1770</a>, <a href=IR.html#x1767>x1767</a>, <a href=IR.html#x1761>x1761</a>, <a href=IR.html#x1768>x1768</a>, <a href=IR.html#x1791>x1791</a>, <a href=IR.html#x931>x931</a>, <a href=IR.html#x1703>x1703</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x927>x927</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1703>x1703</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1703>x1703</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1703>x1703</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x548>x548</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1760>x1760</a>, <a href=IR.html#x1770>x1770</a>, <a href=IR.html#x1767>x1767</a>, <a href=IR.html#x1761>x1761</a>, <a href=IR.html#x1768>x1768</a>, <a href=IR.html#x1791>x1791</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x931>x931</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x931><a href=IR.html#x931>x931</a> = RegWrite(mem=<a href=IR.html#x927>x927</a>,data=<a href=IR.html#x930>x930</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x932>x932</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x927}, writes={x927})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x927>x927</a>, <a href=IR.html#x930>x930</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x931>x931</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x928>x928</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x932>x932</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x932>x932</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x932>x932</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x552>x552</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(6)</th>
<td>
<h3 id=x1767><a href=IR.html#x1767>x1767</a> = RegRead(mem=<a href=IR.html#x927>x927</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1008<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1091>x1091</a>, <a href=IR.html#x1158>x1158</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x927})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1767>x1767</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1767>x1767</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1158>x1158</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1117>x1117</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1117>x1117</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x680>x680</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=1,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1761><a href=IR.html#x1761>x1761</a> = RegRead(mem=<a href=IR.html#x927>x927</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x933<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x966>x966</a>, <a href=IR.html#x1002>x1002</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x927})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1761>x1761</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1761>x1761</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1002>x1002</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1001>x1001</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1001>x1001</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x555>x555</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=2,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1760><a href=IR.html#x1760>x1760</a> = RegRead(mem=<a href=IR.html#x927>x927</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x933<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x938>x938</a>, <a href=IR.html#x1002>x1002</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x927})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1760>x1760</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1760>x1760</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1002>x1002</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x964>x964</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x964>x964</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x555>x555</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1768><a href=IR.html#x1768>x1768</a> = RegRead(mem=<a href=IR.html#x927>x927</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1008<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1119>x1119</a>, <a href=IR.html#x1158>x1158</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x927})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1768>x1768</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1768>x1768</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1158>x1158</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1157>x1157</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1157>x1157</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x680>x680</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1791><a href=IR.html#x1791>x1791</a> = RegRead(mem=<a href=IR.html#x927>x927</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1010<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1642>x1642</a>, <a href=IR.html#x1701>x1701</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x927})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1791>x1791</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1791>x1791</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1701>x1701</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1700>x1700</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1700>x1700</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x755>x755</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1770><a href=IR.html#x1770>x1770</a> = RegRead(mem=<a href=IR.html#x927>x927</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:117:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1009<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1159>x1159</a>, <a href=IR.html#x1812>x1812</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x927})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1770>x1770</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1770>x1770</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1812>x1812</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1638>x1638</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1638>x1638</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x737>x737</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x934><a href=IR.html#x934>x934</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileA_sram_0<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:118:41<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x554, 0035: x62<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1282>x1282</a>, <a href=IR.html#x1396>x1396</a>, <a href=IR.html#x1464>x1464</a>, <a href=IR.html#x1624>x1624</a>, <a href=IR.html#x1555>x1555</a>, <a href=IR.html#x1487>x1487</a>, <a href=IR.html#x1510>x1510</a>, <a href=IR.html#x999>x999</a>, <a href=IR.html#x1259>x1259</a>, <a href=IR.html#x1350>x1350</a>, <a href=IR.html#x1236>x1236</a>, <a href=IR.html#x1373>x1373</a>, <a href=IR.html#x1327>x1327</a>, <a href=IR.html#x1601>x1601</a>, <a href=IR.html#x1213>x1213</a>, <a href=IR.html#x1703>x1703</a>, <a href=IR.html#x1578>x1578</a>, <a href=IR.html#x1441>x1441</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x934>x934</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1703>x1703</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1703>x1703</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 22<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1703>x1703</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
<li>Dims {1}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x554>x554</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1282>x1282</a>, <a href=IR.html#x1396>x1396</a>, <a href=IR.html#x1464>x1464</a>, <a href=IR.html#x1624>x1624</a>, <a href=IR.html#x1555>x1555</a>, <a href=IR.html#x1487>x1487</a>, <a href=IR.html#x1510>x1510</a>, <a href=IR.html#x1259>x1259</a>, <a href=IR.html#x1350>x1350</a>, <a href=IR.html#x1236>x1236</a>, <a href=IR.html#x1373>x1373</a>, <a href=IR.html#x1327>x1327</a>, <a href=IR.html#x1601>x1601</a>, <a href=IR.html#x1213>x1213</a>, <a href=IR.html#x1578>x1578</a>, <a href=IR.html#x1441>x1441</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x999>x999</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x999><a href=IR.html#x999>x999</a> = SRAMBankedWrite(mem=<a href=IR.html#x934>x934</a>,data=[<a href=IR.html#x1824>x1824</a>],bank=[[<a href=IR.html#x1826>x1826</a>, 0]],ofs=[<a href=IR.html#x998>x998</a>],enss=[[<a href=IR.html#x1828>x1828</a>, <a href=IR.html#x1827>x1827</a>, <a href=IR.html#x1825>x1825</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1000>x1000</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934}, writes={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x999>x999</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x987>x987</a>, <a href=IR.html#x989>x989</a>, <a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1000>x1000</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1000>x1000</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1000>x1000</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x608>x608</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(16)</th>
<td>
<h3 id=x1327><a href=IR.html#x1327>x1327</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[1, 0]],ofs=[<a href=IR.html#x1326>x1326</a>],enss=[[<a href=IR.html#x1952>x1952</a>, <a href=IR.html#x1953>x1953</a>, <a href=IR.html#x1950>x1950</a>, <a href=IR.html#x1951>x1951</a>, <a href=IR.html#x1954>x1954</a>, <a href=IR.html#x1949>x1949</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1328>x1328</a>, <a href=IR.html#x1337>x1337</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1327>x1327</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1327>x1327</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1337>x1337</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1337>x1337</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1337>x1337</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x1441><a href=IR.html#x1441>x1441</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[2, 0]],ofs=[<a href=IR.html#x1440>x1440</a>],enss=[[<a href=IR.html#x2031>x2031</a>, <a href=IR.html#x2033>x2033</a>, <a href=IR.html#x2032>x2032</a>, <a href=IR.html#x2034>x2034</a>, <a href=IR.html#x2030>x2030</a>, <a href=IR.html#x2029>x2029</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1442>x1442</a>, <a href=IR.html#x1451>x1451</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1441>x1441</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1441>x1441</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1451>x1451</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1451>x1451</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1451>x1451</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x1601><a href=IR.html#x1601>x1601</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[3, 0]],ofs=[<a href=IR.html#x1600>x1600</a>],enss=[[<a href=IR.html#x2151>x2151</a>, <a href=IR.html#x2150>x2150</a>, <a href=IR.html#x2152>x2152</a>, <a href=IR.html#x2149>x2149</a>, <a href=IR.html#x2154>x2154</a>, <a href=IR.html#x2153>x2153</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1602>x1602</a>, <a href=IR.html#x1611>x1611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1601>x1601</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1601>x1601</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1611>x1611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1611>x1611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1611>x1611</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x1373><a href=IR.html#x1373>x1373</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[1, 0]],ofs=[<a href=IR.html#x1372>x1372</a>],enss=[[<a href=IR.html#x1994>x1994</a>, <a href=IR.html#x1990>x1990</a>, <a href=IR.html#x1989>x1989</a>, <a href=IR.html#x1991>x1991</a>, <a href=IR.html#x1992>x1992</a>, <a href=IR.html#x1993>x1993</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1374>x1374</a>, <a href=IR.html#x1383>x1383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1373>x1373</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1373>x1373</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1383>x1383</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1383>x1383</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1383>x1383</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x1487><a href=IR.html#x1487>x1487</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[2, 0]],ofs=[<a href=IR.html#x1486>x1486</a>],enss=[[<a href=IR.html#x2069>x2069</a>, <a href=IR.html#x2074>x2074</a>, <a href=IR.html#x2072>x2072</a>, <a href=IR.html#x2073>x2073</a>, <a href=IR.html#x2071>x2071</a>, <a href=IR.html#x2070>x2070</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1488>x1488</a>, <a href=IR.html#x1497>x1497</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1487>x1487</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1487>x1487</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1497>x1497</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1497>x1497</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1497>x1497</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x1555><a href=IR.html#x1555>x1555</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[3, 0]],ofs=[<a href=IR.html#x1554>x1554</a>],enss=[[<a href=IR.html#x2112>x2112</a>, <a href=IR.html#x2109>x2109</a>, <a href=IR.html#x2113>x2113</a>, <a href=IR.html#x2111>x2111</a>, <a href=IR.html#x2110>x2110</a>, <a href=IR.html#x2114>x2114</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1556>x1556</a>, <a href=IR.html#x1565>x1565</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1555>x1555</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1555>x1555</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1565>x1565</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1565>x1565</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1565>x1565</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x1624><a href=IR.html#x1624>x1624</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[3, 0]],ofs=[<a href=IR.html#x1623>x1623</a>],enss=[[<a href=IR.html#x2170>x2170</a>, <a href=IR.html#x2174>x2174</a>, <a href=IR.html#x2169>x2169</a>, <a href=IR.html#x2173>x2173</a>, <a href=IR.html#x2172>x2172</a>, <a href=IR.html#x2171>x2171</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1625>x1625</a>, <a href=IR.html#x1634>x1634</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1624>x1624</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1624>x1624</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1634>x1634</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1634>x1634</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1634>x1634</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[3])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x1350><a href=IR.html#x1350>x1350</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[1, 0]],ofs=[<a href=IR.html#x1349>x1349</a>],enss=[[<a href=IR.html#x1971>x1971</a>, <a href=IR.html#x1970>x1970</a>, <a href=IR.html#x1973>x1973</a>, <a href=IR.html#x1969>x1969</a>, <a href=IR.html#x1972>x1972</a>, <a href=IR.html#x1974>x1974</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1351>x1351</a>, <a href=IR.html#x1360>x1360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1350>x1350</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1350>x1350</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1360>x1360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1360>x1360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1360>x1360</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x1259><a href=IR.html#x1259>x1259</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[0, 0]],ofs=[<a href=IR.html#x1258>x1258</a>],enss=[[<a href=IR.html#x1912>x1912</a>, <a href=IR.html#x1909>x1909</a>, <a href=IR.html#x1913>x1913</a>, <a href=IR.html#x1910>x1910</a>, <a href=IR.html#x1911>x1911</a>, <a href=IR.html#x1914>x1914</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1260>x1260</a>, <a href=IR.html#x1269>x1269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1259>x1259</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1259>x1259</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1269>x1269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1269>x1269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1269>x1269</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x1510><a href=IR.html#x1510>x1510</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[2, 0]],ofs=[<a href=IR.html#x1509>x1509</a>],enss=[[<a href=IR.html#x2090>x2090</a>, <a href=IR.html#x2093>x2093</a>, <a href=IR.html#x2089>x2089</a>, <a href=IR.html#x2092>x2092</a>, <a href=IR.html#x2094>x2094</a>, <a href=IR.html#x2091>x2091</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1511>x1511</a>, <a href=IR.html#x1520>x1520</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1510>x1510</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1510>x1510</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1520>x1520</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1520>x1520</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1520>x1520</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[3])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x1464><a href=IR.html#x1464>x1464</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[2, 0]],ofs=[<a href=IR.html#x1463>x1463</a>],enss=[[<a href=IR.html#x2050>x2050</a>, <a href=IR.html#x2051>x2051</a>, <a href=IR.html#x2053>x2053</a>, <a href=IR.html#x2049>x2049</a>, <a href=IR.html#x2052>x2052</a>, <a href=IR.html#x2054>x2054</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1465>x1465</a>, <a href=IR.html#x1474>x1474</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1464>x1464</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1464>x1464</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1474>x1474</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1474>x1474</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1474>x1474</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x1282><a href=IR.html#x1282>x1282</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[0, 0]],ofs=[<a href=IR.html#x1281>x1281</a>],enss=[[<a href=IR.html#x1930>x1930</a>, <a href=IR.html#x1929>x1929</a>, <a href=IR.html#x1934>x1934</a>, <a href=IR.html#x1933>x1933</a>, <a href=IR.html#x1931>x1931</a>, <a href=IR.html#x1932>x1932</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1283>x1283</a>, <a href=IR.html#x1292>x1292</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1282>x1282</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1282>x1282</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1292>x1292</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1292>x1292</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1292>x1292</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[3])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x1396><a href=IR.html#x1396>x1396</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[1, 0]],ofs=[<a href=IR.html#x1395>x1395</a>],enss=[[<a href=IR.html#x2011>x2011</a>, <a href=IR.html#x2010>x2010</a>, <a href=IR.html#x2009>x2009</a>, <a href=IR.html#x2012>x2012</a>, <a href=IR.html#x2014>x2014</a>, <a href=IR.html#x2013>x2013</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1397>x1397</a>, <a href=IR.html#x1406>x1406</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1396>x1396</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1396>x1396</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1406>x1406</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1406>x1406</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1406>x1406</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[3])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x1213><a href=IR.html#x1213>x1213</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[0, 0]],ofs=[<a href=IR.html#x1212>x1212</a>],enss=[[<a href=IR.html#x1874>x1874</a>, <a href=IR.html#x1870>x1870</a>, <a href=IR.html#x1872>x1872</a>, <a href=IR.html#x1873>x1873</a>, <a href=IR.html#x1869>x1869</a>, <a href=IR.html#x1871>x1871</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1214>x1214</a>, <a href=IR.html#x1223>x1223</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1213>x1213</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1213>x1213</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1223>x1223</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1223>x1223</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1223>x1223</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x1578><a href=IR.html#x1578>x1578</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[3, 0]],ofs=[<a href=IR.html#x1577>x1577</a>],enss=[[<a href=IR.html#x2134>x2134</a>, <a href=IR.html#x2129>x2129</a>, <a href=IR.html#x2130>x2130</a>, <a href=IR.html#x2132>x2132</a>, <a href=IR.html#x2131>x2131</a>, <a href=IR.html#x2133>x2133</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1579>x1579</a>, <a href=IR.html#x1588>x1588</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1578>x1578</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1578>x1578</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1588>x1588</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1588>x1588</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1588>x1588</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
<td>
<h3 id=x1236><a href=IR.html#x1236>x1236</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[0, 0]],ofs=[<a href=IR.html#x1235>x1235</a>],enss=[[<a href=IR.html#x1893>x1893</a>, <a href=IR.html#x1894>x1894</a>, <a href=IR.html#x1891>x1891</a>, <a href=IR.html#x1890>x1890</a>, <a href=IR.html#x1892>x1892</a>, <a href=IR.html#x1889>x1889</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1237>x1237</a>, <a href=IR.html#x1246>x1246</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1236>x1236</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1236>x1236</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1246>x1246</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1246>x1246</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1246>x1246</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.4<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x935><a href=IR.html#x935>x935</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x556, 0035: x185<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x961>x961</a>, <a href=IR.html#x965>x965</a>, <a href=IR.html#x1002>x1002</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x935>x935</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1002>x1002</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1002>x1002</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1002>x1002</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x961>x961</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x961><a href=IR.html#x961>x961</a> = StreamOutBankedWrite(mem=<a href=IR.html#x935>x935</a>,data=[<a href=IR.html#x959>x959</a>],enss=[[<a href=IR.html#x1818>x1818</a>, <a href=IR.html#x1819>x1819</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x964>x964</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x935}, writes={x935})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x935>x935</a>, <a href=IR.html#x959>x959</a>, <a href=IR.html#x1818>x1818</a>, <a href=IR.html#x1819>x1819</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x961>x961</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x943>x943</a>, <a href=IR.html#x898>x898</a>, <a href=IR.html#x899>x899</a>, <a href=IR.html#x950>x950</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x964>x964</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x964>x964</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x964>x964</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x580>x580</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x936><a href=IR.html#x936>x936</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x557, 0035: x186<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x963>x963</a>, <a href=IR.html#x973>x973</a>, <a href=IR.html#x1002>x1002</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x936>x936</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1002>x1002</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1002>x1002</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1002>x1002</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x557>x557</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x973>x973</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x963>x963</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x963><a href=IR.html#x963>x963</a> = FIFOBankedEnq(mem=<a href=IR.html#x936>x936</a>,data=[<a href=IR.html#x962>x962</a>],enss=[[true, <a href=IR.html#x1819>x1819</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x964>x964</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x936}, writes={x936})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x936>x936</a>, <a href=IR.html#x962>x962</a>, <a href=IR.html#x1819>x1819</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x963>x963</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x943>x943</a>, <a href=IR.html#x950>x950</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x964>x964</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x964>x964</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x964>x964</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x582>x582</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x973><a href=IR.html#x973>x973</a> = FIFOBankedDeq(mem=<a href=IR.html#x936>x936</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x974>x974</a>, <a href=IR.html#x981>x981</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x936}, writes={x936})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x936>x936</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x973>x973</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x973>x973</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x981>x981</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x981>x981</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 60<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x981>x981</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x590>x590</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x937><a href=IR.html#x937>x937</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x558, 0035: x187<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x965>x965</a>, <a href=IR.html#x993>x993</a>, <a href=IR.html#x1002>x1002</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x937>x937</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1002>x1002</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1002>x1002</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 26<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1002>x1002</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x993><a href=IR.html#x993>x993</a> = StreamInBankedRead(mem=<a href=IR.html#x937>x937</a>,enss=[[<a href=IR.html#b986>b986</a>, <a href=IR.html#b969>b969</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1822>x1822</a>, <a href=IR.html#x1000>x1000</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x937}, writes={x937})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x937>x937</a>, <a href=IR.html#b986>b986</a>, <a href=IR.html#b969>b969</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x993>x993</a>, <a href=IR.html#x1822>x1822</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1000>x1000</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1000>x1000</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1000>x1000</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x607>x607</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x970><a href=IR.html#x970>x970</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x587, 0035: x210<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x976>x976</a>, <a href=IR.html#x987>x987</a>, <a href=IR.html#x1001>x1001</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x970>x970</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1001>x1001</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1001>x1001</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1001>x1001</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x587>x587</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x987>x987</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x976>x976</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x976><a href=IR.html#x976>x976</a> = RegWrite(mem=<a href=IR.html#x970>x970</a>,data=<a href=IR.html#x975>x975</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x981>x981</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x970}, writes={x970})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x970>x970</a>, <a href=IR.html#x975>x975</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x976>x976</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x973>x973</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x981>x981</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x981>x981</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x981>x981</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x592>x592</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x987><a href=IR.html#x987>x987</a> = RegRead(mem=<a href=IR.html#x970>x970</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x988>x988</a>, <a href=IR.html#x992>x992</a>, <a href=IR.html#x1000>x1000</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x970})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x970>x970</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x987>x987</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x987>x987</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1000>x1000</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1000>x1000</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1000>x1000</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x601>x601</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x971><a href=IR.html#x971>x971</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x588, 0035: x211<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x978>x978</a>, <a href=IR.html#x989>x989</a>, <a href=IR.html#x1001>x1001</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x971>x971</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1001>x1001</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1001>x1001</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1001>x1001</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x588>x588</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x989>x989</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x978>x978</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x978><a href=IR.html#x978>x978</a> = RegWrite(mem=<a href=IR.html#x971>x971</a>,data=<a href=IR.html#x977>x977</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x981>x981</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x971}, writes={x971})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x971>x971</a>, <a href=IR.html#x977>x977</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x978>x978</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x973>x973</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x981>x981</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x981>x981</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x981>x981</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x594>x594</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x989><a href=IR.html#x989>x989</a> = RegRead(mem=<a href=IR.html#x971>x971</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x990>x990</a>, <a href=IR.html#x1000>x1000</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x971})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x971>x971</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x989>x989</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x989>x989</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1000>x1000</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1000>x1000</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1000>x1000</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x603>x603</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x972><a href=IR.html#x972>x972</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x589, 0035: x212<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x980>x980</a>, <a href=IR.html#x1762>x1762</a>, <a href=IR.html#x1001>x1001</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x972>x972</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1001>x1001</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1001>x1001</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1001>x1001</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x589>x589</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1762>x1762</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x980>x980</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x980><a href=IR.html#x980>x980</a> = RegWrite(mem=<a href=IR.html#x972>x972</a>,data=<a href=IR.html#x979>x979</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x981>x981</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x972}, writes={x972})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x972>x972</a>, <a href=IR.html#x979>x979</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x980>x980</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x973>x973</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x981>x981</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x981>x981</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 66<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x981>x981</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x596>x596</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1762><a href=IR.html#x1762>x1762</a> = RegRead(mem=<a href=IR.html#x972>x972</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:119:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x982<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x983>x983</a>, <a href=IR.html#x1001>x1001</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x972})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1762>x1762</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1762>x1762</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1001>x1001</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1000>x1000</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1000>x1000</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x598>x598</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1011><a href=IR.html#x1011>x1011</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x615, 0035: x442<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1035>x1035</a>, <a href=IR.html#x1812>x1812</a>, <a href=IR.html#x1774>x1774</a>, <a href=IR.html#x1771>x1771</a>, <a href=IR.html#x1772>x1772</a>, <a href=IR.html#x1657>x1657</a>, <a href=IR.html#x1103>x1103</a>, <a href=IR.html#x1773>x1773</a>, <a href=IR.html#x1015>x1015</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1011>x1011</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1812>x1812</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1812>x1812</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1812>x1812</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 4<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x615>x615</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1035>x1035</a>, <a href=IR.html#x1774>x1774</a>, <a href=IR.html#x1771>x1771</a>, <a href=IR.html#x1772>x1772</a>, <a href=IR.html#x1657>x1657</a>, <a href=IR.html#x1103>x1103</a>, <a href=IR.html#x1773>x1773</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1015>x1015</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1015><a href=IR.html#x1015>x1015</a> = RegWrite(mem=<a href=IR.html#x1011>x1011</a>,data=<a href=IR.html#x1014>x1014</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1016>x1016</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1011}, writes={x1011})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1011>x1011</a>, <a href=IR.html#x1014>x1014</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1015>x1015</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1012>x1012</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1016>x1016</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1016>x1016</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1016>x1016</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x619>x619</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(7)</th>
<td>
<h3 id=x1773><a href=IR.html#x1773>x1773</a> = RegRead(mem=<a href=IR.html#x1011>x1011</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1171<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1175>x1175</a>, <a href=IR.html#x1638>x1638</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1011})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1773>x1773</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1773>x1773</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1638>x1638</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1522>x1522</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 209<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1522>x1522</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x740>x740</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=2,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1772><a href=IR.html#x1772>x1772</a> = RegRead(mem=<a href=IR.html#x1011>x1011</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1170<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1174>x1174</a>, <a href=IR.html#x1638>x1638</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1011})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1772>x1772</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1772>x1772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1638>x1638</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1408>x1408</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 209<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1408>x1408</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x740>x740</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1035><a href=IR.html#x1035>x1035</a> = RegRead(mem=<a href=IR.html#x1011>x1011</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1831>x1831</a>, <a href=IR.html#x1049>x1049</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1011})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1011>x1011</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1035>x1035</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1035>x1035</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1049>x1049</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1049>x1049</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 109<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1049>x1049</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x637>x637</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x1103><a href=IR.html#x1103>x1103</a> = RegRead(mem=<a href=IR.html#x1011>x1011</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1847>x1847</a>, <a href=IR.html#x1117>x1117</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1011})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1011>x1011</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1103>x1103</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1103>x1103</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1117>x1117</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1117>x1117</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 165<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1117>x1117</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x694>x694</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x1771><a href=IR.html#x1771>x1771</a> = RegRead(mem=<a href=IR.html#x1011>x1011</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1169<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1173>x1173</a>, <a href=IR.html#x1638>x1638</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1011})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1771>x1771</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1771>x1771</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1638>x1638</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1294>x1294</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 209<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1294>x1294</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x740>x740</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1774><a href=IR.html#x1774>x1774</a> = RegRead(mem=<a href=IR.html#x1011>x1011</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1172<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1176>x1176</a>, <a href=IR.html#x1638>x1638</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1011})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1774>x1774</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1774>x1774</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1638>x1638</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1636>x1636</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 209<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1636>x1636</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x740>x740</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=3,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1657><a href=IR.html#x1657>x1657</a> = RegRead(mem=<a href=IR.html#x1011>x1011</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:121:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x2184>x2184</a>, <a href=IR.html#x1672>x1672</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1011})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1011>x1011</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1657>x1657</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1657>x1657</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1672>x1672</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1672>x1672</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 243<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1672>x1672</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x772>x772</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(3),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1017><a href=IR.html#x1017>x1017</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileB_sram_0<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:122:45<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x621, 0035: x74<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1812>x1812</a>, <a href=IR.html#x1491>x1491</a>, <a href=IR.html#x1445>x1445</a>, <a href=IR.html#x1263>x1263</a>, <a href=IR.html#x1559>x1559</a>, <a href=IR.html#x1286>x1286</a>, <a href=IR.html#x1217>x1217</a>, <a href=IR.html#x1468>x1468</a>, <a href=IR.html#x1377>x1377</a>, <a href=IR.html#x1400>x1400</a>, <a href=IR.html#x1582>x1582</a>, <a href=IR.html#x1331>x1331</a>, <a href=IR.html#x1084>x1084</a>, <a href=IR.html#x1240>x1240</a>, <a href=IR.html#x1354>x1354</a>, <a href=IR.html#x1514>x1514</a>, <a href=IR.html#x1628>x1628</a>, <a href=IR.html#x1605>x1605</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1017>x1017</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1812>x1812</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1812>x1812</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1812>x1812</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
<li>Dims {1}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x621>x621</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1491>x1491</a>, <a href=IR.html#x1445>x1445</a>, <a href=IR.html#x1263>x1263</a>, <a href=IR.html#x1559>x1559</a>, <a href=IR.html#x1286>x1286</a>, <a href=IR.html#x1217>x1217</a>, <a href=IR.html#x1468>x1468</a>, <a href=IR.html#x1377>x1377</a>, <a href=IR.html#x1400>x1400</a>, <a href=IR.html#x1582>x1582</a>, <a href=IR.html#x1331>x1331</a>, <a href=IR.html#x1240>x1240</a>, <a href=IR.html#x1354>x1354</a>, <a href=IR.html#x1514>x1514</a>, <a href=IR.html#x1628>x1628</a>, <a href=IR.html#x1605>x1605</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1084>x1084</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1084><a href=IR.html#x1084>x1084</a> = SRAMBankedWrite(mem=<a href=IR.html#x1017>x1017</a>,data=[<a href=IR.html#x1841>x1841</a>],bank=[[0, <a href=IR.html#x1840>x1840</a>]],ofs=[<a href=IR.html#x1083>x1083</a>],enss=[[<a href=IR.html#x1844>x1844</a>, <a href=IR.html#x1843>x1843</a>, <a href=IR.html#x1842>x1842</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1085>x1085</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017}, writes={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1072>x1072</a>, <a href=IR.html#x1078>x1078</a>, <a href=IR.html#x1074>x1074</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1085>x1085</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1085>x1085</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 149<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1085>x1085</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x676>x676</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.2<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(16)</th>
<td>
<h3 id=x1559><a href=IR.html#x1559>x1559</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 0]],ofs=[<a href=IR.html#x1558>x1558</a>],enss=[[<a href=IR.html#x2112>x2112</a>, <a href=IR.html#x2109>x2109</a>, <a href=IR.html#x2113>x2113</a>, <a href=IR.html#x2111>x2111</a>, <a href=IR.html#x2110>x2110</a>, <a href=IR.html#x2114>x2114</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1560>x1560</a>, <a href=IR.html#x1565>x1565</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1559>x1559</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1559>x1559</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1565>x1565</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1565>x1565</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1565>x1565</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[3])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
<td>
<h3 id=x1354><a href=IR.html#x1354>x1354</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 1]],ofs=[<a href=IR.html#x1353>x1353</a>],enss=[[<a href=IR.html#x1971>x1971</a>, <a href=IR.html#x1970>x1970</a>, <a href=IR.html#x1973>x1973</a>, <a href=IR.html#x1969>x1969</a>, <a href=IR.html#x1972>x1972</a>, <a href=IR.html#x1974>x1974</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1355>x1355</a>, <a href=IR.html#x1360>x1360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1354>x1354</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1354>x1354</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1360>x1360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1360>x1360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1360>x1360</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
<td>
<h3 id=x1628><a href=IR.html#x1628>x1628</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 3]],ofs=[<a href=IR.html#x1627>x1627</a>],enss=[[<a href=IR.html#x2170>x2170</a>, <a href=IR.html#x2174>x2174</a>, <a href=IR.html#x2169>x2169</a>, <a href=IR.html#x2173>x2173</a>, <a href=IR.html#x2172>x2172</a>, <a href=IR.html#x2171>x2171</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1629>x1629</a>, <a href=IR.html#x1634>x1634</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1628>x1628</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1628>x1628</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1634>x1634</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1634>x1634</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1634>x1634</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[3])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
<td>
<h3 id=x1514><a href=IR.html#x1514>x1514</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 3]],ofs=[<a href=IR.html#x1513>x1513</a>],enss=[[<a href=IR.html#x2090>x2090</a>, <a href=IR.html#x2093>x2093</a>, <a href=IR.html#x2089>x2089</a>, <a href=IR.html#x2092>x2092</a>, <a href=IR.html#x2094>x2094</a>, <a href=IR.html#x2091>x2091</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1515>x1515</a>, <a href=IR.html#x1520>x1520</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1514>x1514</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1514>x1514</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1520>x1520</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1520>x1520</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1520>x1520</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
<td>
<h3 id=x1377><a href=IR.html#x1377>x1377</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 2]],ofs=[<a href=IR.html#x1376>x1376</a>],enss=[[<a href=IR.html#x1994>x1994</a>, <a href=IR.html#x1990>x1990</a>, <a href=IR.html#x1989>x1989</a>, <a href=IR.html#x1991>x1991</a>, <a href=IR.html#x1992>x1992</a>, <a href=IR.html#x1993>x1993</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1378>x1378</a>, <a href=IR.html#x1383>x1383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1377>x1377</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1377>x1377</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1383>x1383</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1383>x1383</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1383>x1383</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
<td>
<h3 id=x1217><a href=IR.html#x1217>x1217</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 0]],ofs=[<a href=IR.html#x1216>x1216</a>],enss=[[<a href=IR.html#x1874>x1874</a>, <a href=IR.html#x1870>x1870</a>, <a href=IR.html#x1872>x1872</a>, <a href=IR.html#x1873>x1873</a>, <a href=IR.html#x1869>x1869</a>, <a href=IR.html#x1871>x1871</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1218>x1218</a>, <a href=IR.html#x1223>x1223</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1217>x1217</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1217>x1217</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1223>x1223</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1223>x1223</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1223>x1223</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
<td>
<h3 id=x1263><a href=IR.html#x1263>x1263</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 2]],ofs=[<a href=IR.html#x1262>x1262</a>],enss=[[<a href=IR.html#x1912>x1912</a>, <a href=IR.html#x1909>x1909</a>, <a href=IR.html#x1913>x1913</a>, <a href=IR.html#x1910>x1910</a>, <a href=IR.html#x1911>x1911</a>, <a href=IR.html#x1914>x1914</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1264>x1264</a>, <a href=IR.html#x1269>x1269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1263>x1263</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1263>x1263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1269>x1269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1269>x1269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1269>x1269</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
<td>
<h3 id=x1286><a href=IR.html#x1286>x1286</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 3]],ofs=[<a href=IR.html#x1285>x1285</a>],enss=[[<a href=IR.html#x1930>x1930</a>, <a href=IR.html#x1929>x1929</a>, <a href=IR.html#x1934>x1934</a>, <a href=IR.html#x1933>x1933</a>, <a href=IR.html#x1931>x1931</a>, <a href=IR.html#x1932>x1932</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1287>x1287</a>, <a href=IR.html#x1292>x1292</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1286>x1286</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1286>x1286</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1292>x1292</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1292>x1292</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1292>x1292</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
<td>
<h3 id=x1445><a href=IR.html#x1445>x1445</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 0]],ofs=[<a href=IR.html#x1444>x1444</a>],enss=[[<a href=IR.html#x2031>x2031</a>, <a href=IR.html#x2033>x2033</a>, <a href=IR.html#x2032>x2032</a>, <a href=IR.html#x2034>x2034</a>, <a href=IR.html#x2030>x2030</a>, <a href=IR.html#x2029>x2029</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1446>x1446</a>, <a href=IR.html#x1451>x1451</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1445>x1445</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1445>x1445</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1451>x1451</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1451>x1451</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1451>x1451</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
<td>
<h3 id=x1400><a href=IR.html#x1400>x1400</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 3]],ofs=[<a href=IR.html#x1399>x1399</a>],enss=[[<a href=IR.html#x2011>x2011</a>, <a href=IR.html#x2010>x2010</a>, <a href=IR.html#x2009>x2009</a>, <a href=IR.html#x2012>x2012</a>, <a href=IR.html#x2014>x2014</a>, <a href=IR.html#x2013>x2013</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1401>x1401</a>, <a href=IR.html#x1406>x1406</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1400>x1400</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1400>x1400</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1406>x1406</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1406>x1406</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1406>x1406</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
<td>
<h3 id=x1605><a href=IR.html#x1605>x1605</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 2]],ofs=[<a href=IR.html#x1604>x1604</a>],enss=[[<a href=IR.html#x2151>x2151</a>, <a href=IR.html#x2150>x2150</a>, <a href=IR.html#x2152>x2152</a>, <a href=IR.html#x2149>x2149</a>, <a href=IR.html#x2154>x2154</a>, <a href=IR.html#x2153>x2153</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1606>x1606</a>, <a href=IR.html#x1611>x1611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1605>x1605</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1605>x1605</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1611>x1611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1611>x1611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1611>x1611</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[3])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
<td>
<h3 id=x1240><a href=IR.html#x1240>x1240</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 1]],ofs=[<a href=IR.html#x1239>x1239</a>],enss=[[<a href=IR.html#x1893>x1893</a>, <a href=IR.html#x1894>x1894</a>, <a href=IR.html#x1891>x1891</a>, <a href=IR.html#x1890>x1890</a>, <a href=IR.html#x1892>x1892</a>, <a href=IR.html#x1889>x1889</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1241>x1241</a>, <a href=IR.html#x1246>x1246</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1240>x1240</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1240>x1240</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1246>x1246</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1246>x1246</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1246>x1246</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
<td>
<h3 id=x1491><a href=IR.html#x1491>x1491</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 2]],ofs=[<a href=IR.html#x1490>x1490</a>],enss=[[<a href=IR.html#x2069>x2069</a>, <a href=IR.html#x2074>x2074</a>, <a href=IR.html#x2072>x2072</a>, <a href=IR.html#x2073>x2073</a>, <a href=IR.html#x2071>x2071</a>, <a href=IR.html#x2070>x2070</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1492>x1492</a>, <a href=IR.html#x1497>x1497</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1491>x1491</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1491>x1491</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1497>x1497</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1497>x1497</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1497>x1497</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
<td>
<h3 id=x1582><a href=IR.html#x1582>x1582</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 1]],ofs=[<a href=IR.html#x1581>x1581</a>],enss=[[<a href=IR.html#x2134>x2134</a>, <a href=IR.html#x2129>x2129</a>, <a href=IR.html#x2130>x2130</a>, <a href=IR.html#x2132>x2132</a>, <a href=IR.html#x2131>x2131</a>, <a href=IR.html#x2133>x2133</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1583>x1583</a>, <a href=IR.html#x1588>x1588</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1582>x1582</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1582>x1582</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1588>x1588</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1588>x1588</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1588>x1588</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[3])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
<td>
<h3 id=x1331><a href=IR.html#x1331>x1331</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 0]],ofs=[<a href=IR.html#x1330>x1330</a>],enss=[[<a href=IR.html#x1952>x1952</a>, <a href=IR.html#x1953>x1953</a>, <a href=IR.html#x1950>x1950</a>, <a href=IR.html#x1951>x1951</a>, <a href=IR.html#x1954>x1954</a>, <a href=IR.html#x1949>x1949</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1332>x1332</a>, <a href=IR.html#x1337>x1337</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1331>x1331</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1331>x1331</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1337>x1337</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1337>x1337</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1337>x1337</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
<td>
<h3 id=x1468><a href=IR.html#x1468>x1468</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0, 1]],ofs=[<a href=IR.html#x1467>x1467</a>],enss=[[<a href=IR.html#x2050>x2050</a>, <a href=IR.html#x2051>x2051</a>, <a href=IR.html#x2053>x2053</a>, <a href=IR.html#x2049>x2049</a>, <a href=IR.html#x2052>x2052</a>, <a href=IR.html#x2054>x2054</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1469>x1469</a>, <a href=IR.html#x1474>x1474</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1468>x1468</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1468>x1468</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1474>x1474</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1474>x1474</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1474>x1474</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1018><a href=IR.html#x1018>x1018</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileC_sram_0<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:123:45<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x622, 0035: x75<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1382>x1382</a>, <a href=IR.html#x1812>x1812</a>, <a href=IR.html#x1232>x1232</a>, <a href=IR.html#x1255>x1255</a>, <a href=IR.html#x1483>x1483</a>, <a href=IR.html#x1610>x1610</a>, <a href=IR.html#x1359>x1359</a>, <a href=IR.html#x1620>x1620</a>, <a href=IR.html#x1346>x1346</a>, <a href=IR.html#x1155>x1155</a>, <a href=IR.html#x1587>x1587</a>, <a href=IR.html#x1564>x1564</a>, <a href=IR.html#x1633>x1633</a>, <a href=IR.html#x1551>x1551</a>, <a href=IR.html#x1268>x1268</a>, <a href=IR.html#x1496>x1496</a>, <a href=IR.html#x1278>x1278</a>, <a href=IR.html#x1450>x1450</a>, <a href=IR.html#x1209>x1209</a>, <a href=IR.html#x1574>x1574</a>, <a href=IR.html#x1473>x1473</a>, <a href=IR.html#x1323>x1323</a>, <a href=IR.html#x1437>x1437</a>, <a href=IR.html#x1597>x1597</a>, <a href=IR.html#x1460>x1460</a>, <a href=IR.html#x1506>x1506</a>, <a href=IR.html#x1392>x1392</a>, <a href=IR.html#x1222>x1222</a>, <a href=IR.html#x1369>x1369</a>, <a href=IR.html#x1519>x1519</a>, <a href=IR.html#x1245>x1245</a>, <a href=IR.html#x1405>x1405</a>, <a href=IR.html#x1291>x1291</a>, <a href=IR.html#x1336>x1336</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1018>x1018</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1812>x1812</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1812>x1812</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 93<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1812>x1812</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
<li>Dims {1}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x622>x622</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1232>x1232</a>, <a href=IR.html#x1255>x1255</a>, <a href=IR.html#x1483>x1483</a>, <a href=IR.html#x1620>x1620</a>, <a href=IR.html#x1346>x1346</a>, <a href=IR.html#x1551>x1551</a>, <a href=IR.html#x1278>x1278</a>, <a href=IR.html#x1209>x1209</a>, <a href=IR.html#x1574>x1574</a>, <a href=IR.html#x1323>x1323</a>, <a href=IR.html#x1437>x1437</a>, <a href=IR.html#x1597>x1597</a>, <a href=IR.html#x1460>x1460</a>, <a href=IR.html#x1506>x1506</a>, <a href=IR.html#x1392>x1392</a>, <a href=IR.html#x1369>x1369</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1382>x1382</a>, <a href=IR.html#x1610>x1610</a>, <a href=IR.html#x1359>x1359</a>, <a href=IR.html#x1155>x1155</a>, <a href=IR.html#x1587>x1587</a>, <a href=IR.html#x1564>x1564</a>, <a href=IR.html#x1633>x1633</a>, <a href=IR.html#x1268>x1268</a>, <a href=IR.html#x1496>x1496</a>, <a href=IR.html#x1450>x1450</a>, <a href=IR.html#x1473>x1473</a>, <a href=IR.html#x1222>x1222</a>, <a href=IR.html#x1519>x1519</a>, <a href=IR.html#x1245>x1245</a>, <a href=IR.html#x1405>x1405</a>, <a href=IR.html#x1291>x1291</a>, <a href=IR.html#x1336>x1336</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(17)</th>
<td>
<h3 id=x1633><a href=IR.html#x1633>x1633</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1631>x1631</a>],bank=[[3, 3]],ofs=[<a href=IR.html#x2178>x2178</a>],enss=[[<a href=IR.html#x2179>x2179</a>, <a href=IR.html#x2175>x2175</a>, <a href=IR.html#x2176>x2176</a>, <a href=IR.html#x2181>x2181</a>, <a href=IR.html#x2177>x2177</a>, <a href=IR.html#x2180>x2180</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1634>x1634</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1633>x1633</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1620>x1620</a>, <a href=IR.html#x1624>x1624</a>, <a href=IR.html#x1628>x1628</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1634>x1634</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1634>x1634</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1634>x1634</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=15,castgroup=[15],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1222><a href=IR.html#x1222>x1222</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1220>x1220</a>],bank=[[0, 0]],ofs=[<a href=IR.html#x1879>x1879</a>],enss=[[<a href=IR.html#x1881>x1881</a>, <a href=IR.html#x1880>x1880</a>, <a href=IR.html#x1878>x1878</a>, <a href=IR.html#x1877>x1877</a>, <a href=IR.html#x1876>x1876</a>, <a href=IR.html#x1875>x1875</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1223>x1223</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1222>x1222</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1209>x1209</a>, <a href=IR.html#x1213>x1213</a>, <a href=IR.html#x1217>x1217</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1223>x1223</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1223>x1223</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1223>x1223</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1359><a href=IR.html#x1359>x1359</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1357>x1357</a>],bank=[[1, 1]],ofs=[<a href=IR.html#x1975>x1975</a>],enss=[[<a href=IR.html#x1976>x1976</a>, <a href=IR.html#x1981>x1981</a>, <a href=IR.html#x1978>x1978</a>, <a href=IR.html#x1980>x1980</a>, <a href=IR.html#x1977>x1977</a>, <a href=IR.html#x1979>x1979</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1360>x1360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1359>x1359</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1346>x1346</a>, <a href=IR.html#x1350>x1350</a>, <a href=IR.html#x1354>x1354</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1360>x1360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1360>x1360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1360>x1360</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=5,castgroup=[5],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1450><a href=IR.html#x1450>x1450</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1448>x1448</a>],bank=[[2, 0]],ofs=[<a href=IR.html#x2041>x2041</a>],enss=[[<a href=IR.html#x2040>x2040</a>, <a href=IR.html#x2039>x2039</a>, <a href=IR.html#x2035>x2035</a>, <a href=IR.html#x2036>x2036</a>, <a href=IR.html#x2038>x2038</a>, <a href=IR.html#x2037>x2037</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1451>x1451</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1450>x1450</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1437>x1437</a>, <a href=IR.html#x1441>x1441</a>, <a href=IR.html#x1445>x1445</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1451>x1451</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1451>x1451</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1451>x1451</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=8,castgroup=[8],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1405><a href=IR.html#x1405>x1405</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1403>x1403</a>],bank=[[1, 3]],ofs=[<a href=IR.html#x2015>x2015</a>],enss=[[<a href=IR.html#x2016>x2016</a>, <a href=IR.html#x2019>x2019</a>, <a href=IR.html#x2020>x2020</a>, <a href=IR.html#x2021>x2021</a>, <a href=IR.html#x2018>x2018</a>, <a href=IR.html#x2017>x2017</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1406>x1406</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1405>x1405</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1392>x1392</a>, <a href=IR.html#x1396>x1396</a>, <a href=IR.html#x1400>x1400</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1406>x1406</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1406>x1406</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1406>x1406</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=7,castgroup=[7],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1564><a href=IR.html#x1564>x1564</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1562>x1562</a>],bank=[[3, 0]],ofs=[<a href=IR.html#x2121>x2121</a>],enss=[[<a href=IR.html#x2116>x2116</a>, <a href=IR.html#x2115>x2115</a>, <a href=IR.html#x2118>x2118</a>, <a href=IR.html#x2119>x2119</a>, <a href=IR.html#x2117>x2117</a>, <a href=IR.html#x2120>x2120</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1565>x1565</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1564>x1564</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1551>x1551</a>, <a href=IR.html#x1555>x1555</a>, <a href=IR.html#x1559>x1559</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1565>x1565</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1565>x1565</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1565>x1565</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=12,castgroup=[12],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1519><a href=IR.html#x1519>x1519</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1517>x1517</a>],bank=[[2, 3]],ofs=[<a href=IR.html#x2100>x2100</a>],enss=[[<a href=IR.html#x2095>x2095</a>, <a href=IR.html#x2097>x2097</a>, <a href=IR.html#x2096>x2096</a>, <a href=IR.html#x2101>x2101</a>, <a href=IR.html#x2099>x2099</a>, <a href=IR.html#x2098>x2098</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1520>x1520</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1519>x1519</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1506>x1506</a>, <a href=IR.html#x1510>x1510</a>, <a href=IR.html#x1514>x1514</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1520>x1520</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1520>x1520</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1520>x1520</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=11,castgroup=[11],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1291><a href=IR.html#x1291>x1291</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1289>x1289</a>],bank=[[0, 3]],ofs=[<a href=IR.html#x1938>x1938</a>],enss=[[<a href=IR.html#x1940>x1940</a>, <a href=IR.html#x1935>x1935</a>, <a href=IR.html#x1941>x1941</a>, <a href=IR.html#x1936>x1936</a>, <a href=IR.html#x1939>x1939</a>, <a href=IR.html#x1937>x1937</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1292>x1292</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1291>x1291</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1278>x1278</a>, <a href=IR.html#x1282>x1282</a>, <a href=IR.html#x1286>x1286</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1292>x1292</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1292>x1292</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1292>x1292</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1587><a href=IR.html#x1587>x1587</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1585>x1585</a>],bank=[[3, 1]],ofs=[<a href=IR.html#x2137>x2137</a>],enss=[[<a href=IR.html#x2139>x2139</a>, <a href=IR.html#x2140>x2140</a>, <a href=IR.html#x2135>x2135</a>, <a href=IR.html#x2141>x2141</a>, <a href=IR.html#x2138>x2138</a>, <a href=IR.html#x2136>x2136</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1588>x1588</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1587>x1587</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1574>x1574</a>, <a href=IR.html#x1578>x1578</a>, <a href=IR.html#x1582>x1582</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1588>x1588</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1588>x1588</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1588>x1588</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=13,castgroup=[13],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1155><a href=IR.html#x1155>x1155</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1856>x1856</a>],bank=[[<a href=IR.html#x1857>x1857</a>, <a href=IR.html#x1861>x1861</a>]],ofs=[<a href=IR.html#x1153>x1153</a>],enss=[[<a href=IR.html#x1859>x1859</a>, <a href=IR.html#x1858>x1858</a>, <a href=IR.html#x1860>x1860</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1156>x1156</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1155>x1155</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1140>x1140</a>, <a href=IR.html#x1146>x1146</a>, <a href=IR.html#x1142>x1142</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1156>x1156</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1156>x1156</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 205<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1156>x1156</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x733>x733</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.2<br></text>
</td>
<td>
<h3 id=x1382><a href=IR.html#x1382>x1382</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1380>x1380</a>],bank=[[1, 2]],ofs=[<a href=IR.html#x2000>x2000</a>],enss=[[<a href=IR.html#x1995>x1995</a>, <a href=IR.html#x1998>x1998</a>, <a href=IR.html#x2001>x2001</a>, <a href=IR.html#x1997>x1997</a>, <a href=IR.html#x1996>x1996</a>, <a href=IR.html#x1999>x1999</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1383>x1383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1382>x1382</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1369>x1369</a>, <a href=IR.html#x1373>x1373</a>, <a href=IR.html#x1377>x1377</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1383>x1383</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1383>x1383</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1383>x1383</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=6,castgroup=[6],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1245><a href=IR.html#x1245>x1245</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1243>x1243</a>],bank=[[0, 1]],ofs=[<a href=IR.html#x1897>x1897</a>],enss=[[<a href=IR.html#x1895>x1895</a>, <a href=IR.html#x1898>x1898</a>, <a href=IR.html#x1901>x1901</a>, <a href=IR.html#x1896>x1896</a>, <a href=IR.html#x1900>x1900</a>, <a href=IR.html#x1899>x1899</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1246>x1246</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1245>x1245</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1232>x1232</a>, <a href=IR.html#x1236>x1236</a>, <a href=IR.html#x1240>x1240</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1246>x1246</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1246>x1246</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1246>x1246</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1496><a href=IR.html#x1496>x1496</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1494>x1494</a>],bank=[[2, 2]],ofs=[<a href=IR.html#x2075>x2075</a>],enss=[[<a href=IR.html#x2077>x2077</a>, <a href=IR.html#x2080>x2080</a>, <a href=IR.html#x2079>x2079</a>, <a href=IR.html#x2076>x2076</a>, <a href=IR.html#x2078>x2078</a>, <a href=IR.html#x2081>x2081</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1497>x1497</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1496>x1496</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1483>x1483</a>, <a href=IR.html#x1487>x1487</a>, <a href=IR.html#x1491>x1491</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1497>x1497</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1497>x1497</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1497>x1497</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=10,castgroup=[10],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1336><a href=IR.html#x1336>x1336</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1334>x1334</a>],bank=[[1, 0]],ofs=[<a href=IR.html#x1955>x1955</a>],enss=[[<a href=IR.html#x1958>x1958</a>, <a href=IR.html#x1957>x1957</a>, <a href=IR.html#x1960>x1960</a>, <a href=IR.html#x1956>x1956</a>, <a href=IR.html#x1959>x1959</a>, <a href=IR.html#x1961>x1961</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1337>x1337</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1336>x1336</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1323>x1323</a>, <a href=IR.html#x1327>x1327</a>, <a href=IR.html#x1331>x1331</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1337>x1337</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1337>x1337</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1337>x1337</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=4,castgroup=[4],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1473><a href=IR.html#x1473>x1473</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1471>x1471</a>],bank=[[2, 1]],ofs=[<a href=IR.html#x2059>x2059</a>],enss=[[<a href=IR.html#x2060>x2060</a>, <a href=IR.html#x2057>x2057</a>, <a href=IR.html#x2058>x2058</a>, <a href=IR.html#x2056>x2056</a>, <a href=IR.html#x2061>x2061</a>, <a href=IR.html#x2055>x2055</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1474>x1474</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1473>x1473</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1460>x1460</a>, <a href=IR.html#x1464>x1464</a>, <a href=IR.html#x1468>x1468</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1474>x1474</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1474>x1474</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1474>x1474</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=9,castgroup=[9],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1610><a href=IR.html#x1610>x1610</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1608>x1608</a>],bank=[[3, 2]],ofs=[<a href=IR.html#x2156>x2156</a>],enss=[[<a href=IR.html#x2158>x2158</a>, <a href=IR.html#x2161>x2161</a>, <a href=IR.html#x2157>x2157</a>, <a href=IR.html#x2159>x2159</a>, <a href=IR.html#x2160>x2160</a>, <a href=IR.html#x2155>x2155</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1611>x1611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1610>x1610</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1597>x1597</a>, <a href=IR.html#x1601>x1601</a>, <a href=IR.html#x1605>x1605</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1611>x1611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1611>x1611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1611>x1611</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=14,castgroup=[14],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1268><a href=IR.html#x1268>x1268</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1266>x1266</a>],bank=[[0, 2]],ofs=[<a href=IR.html#x1915>x1915</a>],enss=[[<a href=IR.html#x1918>x1918</a>, <a href=IR.html#x1921>x1921</a>, <a href=IR.html#x1920>x1920</a>, <a href=IR.html#x1916>x1916</a>, <a href=IR.html#x1917>x1917</a>, <a href=IR.html#x1919>x1919</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1269>x1269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1268>x1268</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1255>x1255</a>, <a href=IR.html#x1259>x1259</a>, <a href=IR.html#x1263>x1263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1269>x1269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1269>x1269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1269>x1269</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(16)</th>
<td>
<h3 id=x1369><a href=IR.html#x1369>x1369</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[1, 2]],ofs=[<a href=IR.html#x1987>x1987</a>],enss=[[<a href=IR.html#x1983>x1983</a>, <a href=IR.html#x1984>x1984</a>, <a href=IR.html#x1982>x1982</a>, <a href=IR.html#x1986>x1986</a>, <a href=IR.html#x1988>x1988</a>, <a href=IR.html#x1985>x1985</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1370>x1370</a>, <a href=IR.html#x1383>x1383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1369>x1369</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1369>x1369</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1383>x1383</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1383>x1383</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1383>x1383</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=6,castgroup=[6],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
<td>
<h3 id=x1437><a href=IR.html#x1437>x1437</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[2, 0]],ofs=[<a href=IR.html#x2028>x2028</a>],enss=[[<a href=IR.html#x2026>x2026</a>, <a href=IR.html#x2023>x2023</a>, <a href=IR.html#x2024>x2024</a>, <a href=IR.html#x2022>x2022</a>, <a href=IR.html#x2025>x2025</a>, <a href=IR.html#x2027>x2027</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1438>x1438</a>, <a href=IR.html#x1451>x1451</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1437>x1437</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1437>x1437</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1451>x1451</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1451>x1451</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1451>x1451</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=8,castgroup=[8],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
<td>
<h3 id=x1323><a href=IR.html#x1323>x1323</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[1, 0]],ofs=[<a href=IR.html#x1942>x1942</a>],enss=[[<a href=IR.html#x1948>x1948</a>, <a href=IR.html#x1943>x1943</a>, <a href=IR.html#x1945>x1945</a>, <a href=IR.html#x1947>x1947</a>, <a href=IR.html#x1944>x1944</a>, <a href=IR.html#x1946>x1946</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1324>x1324</a>, <a href=IR.html#x1337>x1337</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1323>x1323</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1323>x1323</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1337>x1337</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1337>x1337</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1337>x1337</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=4,castgroup=[4],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
<td>
<h3 id=x1232><a href=IR.html#x1232>x1232</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[0, 1]],ofs=[<a href=IR.html#x1884>x1884</a>],enss=[[<a href=IR.html#x1885>x1885</a>, <a href=IR.html#x1888>x1888</a>, <a href=IR.html#x1887>x1887</a>, <a href=IR.html#x1886>x1886</a>, <a href=IR.html#x1882>x1882</a>, <a href=IR.html#x1883>x1883</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1233>x1233</a>, <a href=IR.html#x1246>x1246</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1232>x1232</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1232>x1232</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1246>x1246</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1246>x1246</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1246>x1246</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
<td>
<h3 id=x1255><a href=IR.html#x1255>x1255</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[0, 2]],ofs=[<a href=IR.html#x1902>x1902</a>],enss=[[<a href=IR.html#x1905>x1905</a>, <a href=IR.html#x1903>x1903</a>, <a href=IR.html#x1906>x1906</a>, <a href=IR.html#x1904>x1904</a>, <a href=IR.html#x1908>x1908</a>, <a href=IR.html#x1907>x1907</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1256>x1256</a>, <a href=IR.html#x1269>x1269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1255>x1255</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1269>x1269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1269>x1269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1269>x1269</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
<td>
<h3 id=x1392><a href=IR.html#x1392>x1392</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[1, 3]],ofs=[<a href=IR.html#x2002>x2002</a>],enss=[[<a href=IR.html#x2004>x2004</a>, <a href=IR.html#x2006>x2006</a>, <a href=IR.html#x2008>x2008</a>, <a href=IR.html#x2005>x2005</a>, <a href=IR.html#x2003>x2003</a>, <a href=IR.html#x2007>x2007</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1393>x1393</a>, <a href=IR.html#x1406>x1406</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1392>x1392</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1392>x1392</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1406>x1406</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1406>x1406</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1406>x1406</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=7,castgroup=[7],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
<td>
<h3 id=x1278><a href=IR.html#x1278>x1278</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[0, 3]],ofs=[<a href=IR.html#x1925>x1925</a>],enss=[[<a href=IR.html#x1924>x1924</a>, <a href=IR.html#x1927>x1927</a>, <a href=IR.html#x1926>x1926</a>, <a href=IR.html#x1922>x1922</a>, <a href=IR.html#x1928>x1928</a>, <a href=IR.html#x1923>x1923</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1279>x1279</a>, <a href=IR.html#x1292>x1292</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1278>x1278</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1278>x1278</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1292>x1292</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1292>x1292</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1292>x1292</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
<td>
<h3 id=x1483><a href=IR.html#x1483>x1483</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[2, 2]],ofs=[<a href=IR.html#x2062>x2062</a>],enss=[[<a href=IR.html#x2064>x2064</a>, <a href=IR.html#x2065>x2065</a>, <a href=IR.html#x2066>x2066</a>, <a href=IR.html#x2063>x2063</a>, <a href=IR.html#x2068>x2068</a>, <a href=IR.html#x2067>x2067</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1484>x1484</a>, <a href=IR.html#x1497>x1497</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1483>x1483</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1483>x1483</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1497>x1497</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1497>x1497</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1497>x1497</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=10,castgroup=[10],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
<td>
<h3 id=x1620><a href=IR.html#x1620>x1620</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[3, 3]],ofs=[<a href=IR.html#x2165>x2165</a>],enss=[[<a href=IR.html#x2166>x2166</a>, <a href=IR.html#x2164>x2164</a>, <a href=IR.html#x2168>x2168</a>, <a href=IR.html#x2167>x2167</a>, <a href=IR.html#x2162>x2162</a>, <a href=IR.html#x2163>x2163</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1621>x1621</a>, <a href=IR.html#x1634>x1634</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1620>x1620</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1620>x1620</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1634>x1634</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1634>x1634</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1634>x1634</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=15,castgroup=[15],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
<td>
<h3 id=x1209><a href=IR.html#x1209>x1209</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[0, 0]],ofs=[<a href=IR.html#x1866>x1866</a>],enss=[[<a href=IR.html#x1868>x1868</a>, <a href=IR.html#x1863>x1863</a>, <a href=IR.html#x1862>x1862</a>, <a href=IR.html#x1864>x1864</a>, <a href=IR.html#x1867>x1867</a>, <a href=IR.html#x1865>x1865</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1210>x1210</a>, <a href=IR.html#x1223>x1223</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1209>x1209</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1209>x1209</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1223>x1223</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1223>x1223</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1223>x1223</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
<td>
<h3 id=x1574><a href=IR.html#x1574>x1574</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[3, 1]],ofs=[<a href=IR.html#x2124>x2124</a>],enss=[[<a href=IR.html#x2126>x2126</a>, <a href=IR.html#x2122>x2122</a>, <a href=IR.html#x2125>x2125</a>, <a href=IR.html#x2128>x2128</a>, <a href=IR.html#x2123>x2123</a>, <a href=IR.html#x2127>x2127</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1575>x1575</a>, <a href=IR.html#x1588>x1588</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1574>x1574</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1574>x1574</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1588>x1588</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1588>x1588</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1588>x1588</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=13,castgroup=[13],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
<td>
<h3 id=x1460><a href=IR.html#x1460>x1460</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[2, 1]],ofs=[<a href=IR.html#x2046>x2046</a>],enss=[[<a href=IR.html#x2044>x2044</a>, <a href=IR.html#x2045>x2045</a>, <a href=IR.html#x2043>x2043</a>, <a href=IR.html#x2042>x2042</a>, <a href=IR.html#x2047>x2047</a>, <a href=IR.html#x2048>x2048</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1461>x1461</a>, <a href=IR.html#x1474>x1474</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1460>x1460</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1460>x1460</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1474>x1474</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1474>x1474</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1474>x1474</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=9,castgroup=[9],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
<td>
<h3 id=x1551><a href=IR.html#x1551>x1551</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[3, 0]],ofs=[<a href=IR.html#x2108>x2108</a>],enss=[[<a href=IR.html#x2103>x2103</a>, <a href=IR.html#x2107>x2107</a>, <a href=IR.html#x2106>x2106</a>, <a href=IR.html#x2102>x2102</a>, <a href=IR.html#x2105>x2105</a>, <a href=IR.html#x2104>x2104</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1552>x1552</a>, <a href=IR.html#x1565>x1565</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1551>x1551</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1551>x1551</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1565>x1565</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1565>x1565</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1565>x1565</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=12,castgroup=[12],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
<td>
<h3 id=x1506><a href=IR.html#x1506>x1506</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[2, 3]],ofs=[<a href=IR.html#x2087>x2087</a>],enss=[[<a href=IR.html#x2082>x2082</a>, <a href=IR.html#x2088>x2088</a>, <a href=IR.html#x2086>x2086</a>, <a href=IR.html#x2084>x2084</a>, <a href=IR.html#x2083>x2083</a>, <a href=IR.html#x2085>x2085</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1507>x1507</a>, <a href=IR.html#x1520>x1520</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1506>x1506</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1506>x1506</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1520>x1520</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1520>x1520</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1520>x1520</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=11,castgroup=[11],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
<td>
<h3 id=x1346><a href=IR.html#x1346>x1346</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[1, 1]],ofs=[<a href=IR.html#x1962>x1962</a>],enss=[[<a href=IR.html#x1968>x1968</a>, <a href=IR.html#x1966>x1966</a>, <a href=IR.html#x1963>x1963</a>, <a href=IR.html#x1964>x1964</a>, <a href=IR.html#x1967>x1967</a>, <a href=IR.html#x1965>x1965</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1347>x1347</a>, <a href=IR.html#x1360>x1360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1346>x1346</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1346>x1346</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1360>x1360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1360>x1360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1360>x1360</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=5,castgroup=[5],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
<td>
<h3 id=x1597><a href=IR.html#x1597>x1597</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[3, 2]],ofs=[<a href=IR.html#x2143>x2143</a>],enss=[[<a href=IR.html#x2144>x2144</a>, <a href=IR.html#x2146>x2146</a>, <a href=IR.html#x2148>x2148</a>, <a href=IR.html#x2142>x2142</a>, <a href=IR.html#x2145>x2145</a>, <a href=IR.html#x2147>x2147</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1598>x1598</a>, <a href=IR.html#x1611>x1611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1597>x1597</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1597>x1597</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1611>x1611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1611>x1611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1611>x1611</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=14,castgroup=[14],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.4<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1019><a href=IR.html#x1019>x1019</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileC_sram_1<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:123:45<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x622, 0035: x75<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1812>x1812</a>, <a href=IR.html#x1495>x1495</a>, <a href=IR.html#x1154>x1154</a>, <a href=IR.html#x1221>x1221</a>, <a href=IR.html#x1335>x1335</a>, <a href=IR.html#x1449>x1449</a>, <a href=IR.html#x1690>x1690</a>, <a href=IR.html#x1472>x1472</a>, <a href=IR.html#x1586>x1586</a>, <a href=IR.html#x1609>x1609</a>, <a href=IR.html#x1267>x1267</a>, <a href=IR.html#x1563>x1563</a>, <a href=IR.html#x1244>x1244</a>, <a href=IR.html#x1518>x1518</a>, <a href=IR.html#x1358>x1358</a>, <a href=IR.html#x1404>x1404</a>, <a href=IR.html#x1381>x1381</a>, <a href=IR.html#x1290>x1290</a>, <a href=IR.html#x1632>x1632</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1019>x1019</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1812>x1812</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1812>x1812</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 93<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1812>x1812</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
<li>Dims {1}: Cyclic: N=4, B=1, alpha=<1>, P=<4> (30 solutions, 7 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x622>x622</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1690>x1690</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1495>x1495</a>, <a href=IR.html#x1154>x1154</a>, <a href=IR.html#x1221>x1221</a>, <a href=IR.html#x1335>x1335</a>, <a href=IR.html#x1449>x1449</a>, <a href=IR.html#x1472>x1472</a>, <a href=IR.html#x1586>x1586</a>, <a href=IR.html#x1609>x1609</a>, <a href=IR.html#x1267>x1267</a>, <a href=IR.html#x1563>x1563</a>, <a href=IR.html#x1244>x1244</a>, <a href=IR.html#x1518>x1518</a>, <a href=IR.html#x1358>x1358</a>, <a href=IR.html#x1404>x1404</a>, <a href=IR.html#x1381>x1381</a>, <a href=IR.html#x1290>x1290</a>, <a href=IR.html#x1632>x1632</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(17)</th>
<td>
<h3 id=x1586><a href=IR.html#x1586>x1586</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1585>x1585</a>],bank=[[3, 1]],ofs=[<a href=IR.html#x2137>x2137</a>],enss=[[<a href=IR.html#x2139>x2139</a>, <a href=IR.html#x2140>x2140</a>, <a href=IR.html#x2135>x2135</a>, <a href=IR.html#x2141>x2141</a>, <a href=IR.html#x2138>x2138</a>, <a href=IR.html#x2136>x2136</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1588>x1588</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1586>x1586</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1574>x1574</a>, <a href=IR.html#x1578>x1578</a>, <a href=IR.html#x1582>x1582</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1588>x1588</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1588>x1588</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1588>x1588</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=13,castgroup=[13],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1290><a href=IR.html#x1290>x1290</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1289>x1289</a>],bank=[[0, 3]],ofs=[<a href=IR.html#x1938>x1938</a>],enss=[[<a href=IR.html#x1940>x1940</a>, <a href=IR.html#x1935>x1935</a>, <a href=IR.html#x1941>x1941</a>, <a href=IR.html#x1936>x1936</a>, <a href=IR.html#x1939>x1939</a>, <a href=IR.html#x1937>x1937</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1292>x1292</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1290>x1290</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1278>x1278</a>, <a href=IR.html#x1282>x1282</a>, <a href=IR.html#x1286>x1286</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1292>x1292</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1292>x1292</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1292>x1292</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=3,castgroup=[3],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1518><a href=IR.html#x1518>x1518</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1517>x1517</a>],bank=[[2, 3]],ofs=[<a href=IR.html#x2100>x2100</a>],enss=[[<a href=IR.html#x2095>x2095</a>, <a href=IR.html#x2097>x2097</a>, <a href=IR.html#x2096>x2096</a>, <a href=IR.html#x2101>x2101</a>, <a href=IR.html#x2099>x2099</a>, <a href=IR.html#x2098>x2098</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1520>x1520</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1518>x1518</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1506>x1506</a>, <a href=IR.html#x1510>x1510</a>, <a href=IR.html#x1514>x1514</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1520>x1520</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1520>x1520</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1520>x1520</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=11,castgroup=[11],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1609><a href=IR.html#x1609>x1609</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1608>x1608</a>],bank=[[3, 2]],ofs=[<a href=IR.html#x2156>x2156</a>],enss=[[<a href=IR.html#x2158>x2158</a>, <a href=IR.html#x2161>x2161</a>, <a href=IR.html#x2157>x2157</a>, <a href=IR.html#x2159>x2159</a>, <a href=IR.html#x2160>x2160</a>, <a href=IR.html#x2155>x2155</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1611>x1611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1609>x1609</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1597>x1597</a>, <a href=IR.html#x1601>x1601</a>, <a href=IR.html#x1605>x1605</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1611>x1611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1611>x1611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1611>x1611</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=14,castgroup=[14],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1632><a href=IR.html#x1632>x1632</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1631>x1631</a>],bank=[[3, 3]],ofs=[<a href=IR.html#x2178>x2178</a>],enss=[[<a href=IR.html#x2179>x2179</a>, <a href=IR.html#x2175>x2175</a>, <a href=IR.html#x2176>x2176</a>, <a href=IR.html#x2181>x2181</a>, <a href=IR.html#x2177>x2177</a>, <a href=IR.html#x2180>x2180</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1634>x1634</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1632>x1632</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1620>x1620</a>, <a href=IR.html#x1624>x1624</a>, <a href=IR.html#x1628>x1628</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1634>x1634</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1634>x1634</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1634>x1634</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=15,castgroup=[15],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1563><a href=IR.html#x1563>x1563</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1562>x1562</a>],bank=[[3, 0]],ofs=[<a href=IR.html#x2121>x2121</a>],enss=[[<a href=IR.html#x2116>x2116</a>, <a href=IR.html#x2115>x2115</a>, <a href=IR.html#x2118>x2118</a>, <a href=IR.html#x2119>x2119</a>, <a href=IR.html#x2117>x2117</a>, <a href=IR.html#x2120>x2120</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1565>x1565</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1563>x1563</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1551>x1551</a>, <a href=IR.html#x1555>x1555</a>, <a href=IR.html#x1559>x1559</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1565>x1565</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1565>x1565</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1565>x1565</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=12,castgroup=[12],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1154><a href=IR.html#x1154>x1154</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1856>x1856</a>],bank=[[<a href=IR.html#x1857>x1857</a>, <a href=IR.html#x1861>x1861</a>]],ofs=[<a href=IR.html#x1153>x1153</a>],enss=[[<a href=IR.html#x1859>x1859</a>, <a href=IR.html#x1858>x1858</a>, <a href=IR.html#x1860>x1860</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1156>x1156</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1154>x1154</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1140>x1140</a>, <a href=IR.html#x1146>x1146</a>, <a href=IR.html#x1142>x1142</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1156>x1156</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1156>x1156</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 205<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1156>x1156</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x733>x733</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.2<br></text>
</td>
<td>
<h3 id=x1381><a href=IR.html#x1381>x1381</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1380>x1380</a>],bank=[[1, 2]],ofs=[<a href=IR.html#x2000>x2000</a>],enss=[[<a href=IR.html#x1995>x1995</a>, <a href=IR.html#x1998>x1998</a>, <a href=IR.html#x2001>x2001</a>, <a href=IR.html#x1997>x1997</a>, <a href=IR.html#x1996>x1996</a>, <a href=IR.html#x1999>x1999</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1383>x1383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1381>x1381</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1369>x1369</a>, <a href=IR.html#x1373>x1373</a>, <a href=IR.html#x1377>x1377</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1383>x1383</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1383>x1383</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1383>x1383</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=6,castgroup=[6],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1472><a href=IR.html#x1472>x1472</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1471>x1471</a>],bank=[[2, 1]],ofs=[<a href=IR.html#x2059>x2059</a>],enss=[[<a href=IR.html#x2060>x2060</a>, <a href=IR.html#x2057>x2057</a>, <a href=IR.html#x2058>x2058</a>, <a href=IR.html#x2056>x2056</a>, <a href=IR.html#x2061>x2061</a>, <a href=IR.html#x2055>x2055</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1474>x1474</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1472>x1472</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1460>x1460</a>, <a href=IR.html#x1464>x1464</a>, <a href=IR.html#x1468>x1468</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1474>x1474</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1474>x1474</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1474>x1474</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=9,castgroup=[9],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1267><a href=IR.html#x1267>x1267</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1266>x1266</a>],bank=[[0, 2]],ofs=[<a href=IR.html#x1915>x1915</a>],enss=[[<a href=IR.html#x1918>x1918</a>, <a href=IR.html#x1921>x1921</a>, <a href=IR.html#x1920>x1920</a>, <a href=IR.html#x1916>x1916</a>, <a href=IR.html#x1917>x1917</a>, <a href=IR.html#x1919>x1919</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1269>x1269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1267>x1267</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1255>x1255</a>, <a href=IR.html#x1259>x1259</a>, <a href=IR.html#x1263>x1263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1269>x1269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1269>x1269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1269>x1269</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1404><a href=IR.html#x1404>x1404</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1403>x1403</a>],bank=[[1, 3]],ofs=[<a href=IR.html#x2015>x2015</a>],enss=[[<a href=IR.html#x2016>x2016</a>, <a href=IR.html#x2019>x2019</a>, <a href=IR.html#x2020>x2020</a>, <a href=IR.html#x2021>x2021</a>, <a href=IR.html#x2018>x2018</a>, <a href=IR.html#x2017>x2017</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1406>x1406</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1404>x1404</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1392>x1392</a>, <a href=IR.html#x1396>x1396</a>, <a href=IR.html#x1400>x1400</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1406>x1406</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1406>x1406</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1406>x1406</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=7,castgroup=[7],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1358><a href=IR.html#x1358>x1358</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1357>x1357</a>],bank=[[1, 1]],ofs=[<a href=IR.html#x1975>x1975</a>],enss=[[<a href=IR.html#x1976>x1976</a>, <a href=IR.html#x1981>x1981</a>, <a href=IR.html#x1978>x1978</a>, <a href=IR.html#x1980>x1980</a>, <a href=IR.html#x1977>x1977</a>, <a href=IR.html#x1979>x1979</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1360>x1360</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1358>x1358</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1346>x1346</a>, <a href=IR.html#x1350>x1350</a>, <a href=IR.html#x1354>x1354</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1360>x1360</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1360>x1360</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1360>x1360</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=5,castgroup=[5],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1221><a href=IR.html#x1221>x1221</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1220>x1220</a>],bank=[[0, 0]],ofs=[<a href=IR.html#x1879>x1879</a>],enss=[[<a href=IR.html#x1881>x1881</a>, <a href=IR.html#x1880>x1880</a>, <a href=IR.html#x1878>x1878</a>, <a href=IR.html#x1877>x1877</a>, <a href=IR.html#x1876>x1876</a>, <a href=IR.html#x1875>x1875</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1223>x1223</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1221>x1221</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1209>x1209</a>, <a href=IR.html#x1213>x1213</a>, <a href=IR.html#x1217>x1217</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1223>x1223</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1223>x1223</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1223>x1223</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1244><a href=IR.html#x1244>x1244</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1243>x1243</a>],bank=[[0, 1]],ofs=[<a href=IR.html#x1897>x1897</a>],enss=[[<a href=IR.html#x1895>x1895</a>, <a href=IR.html#x1898>x1898</a>, <a href=IR.html#x1901>x1901</a>, <a href=IR.html#x1896>x1896</a>, <a href=IR.html#x1900>x1900</a>, <a href=IR.html#x1899>x1899</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1246>x1246</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1244>x1244</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1232>x1232</a>, <a href=IR.html#x1236>x1236</a>, <a href=IR.html#x1240>x1240</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1246>x1246</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1246>x1246</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1246>x1246</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1495><a href=IR.html#x1495>x1495</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1494>x1494</a>],bank=[[2, 2]],ofs=[<a href=IR.html#x2075>x2075</a>],enss=[[<a href=IR.html#x2077>x2077</a>, <a href=IR.html#x2080>x2080</a>, <a href=IR.html#x2079>x2079</a>, <a href=IR.html#x2076>x2076</a>, <a href=IR.html#x2078>x2078</a>, <a href=IR.html#x2081>x2081</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1497>x1497</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1495>x1495</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1483>x1483</a>, <a href=IR.html#x1487>x1487</a>, <a href=IR.html#x1491>x1491</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1497>x1497</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1497>x1497</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1497>x1497</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=10,castgroup=[10],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1335><a href=IR.html#x1335>x1335</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1334>x1334</a>],bank=[[1, 0]],ofs=[<a href=IR.html#x1955>x1955</a>],enss=[[<a href=IR.html#x1958>x1958</a>, <a href=IR.html#x1957>x1957</a>, <a href=IR.html#x1960>x1960</a>, <a href=IR.html#x1956>x1956</a>, <a href=IR.html#x1959>x1959</a>, <a href=IR.html#x1961>x1961</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1337>x1337</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1335>x1335</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1323>x1323</a>, <a href=IR.html#x1327>x1327</a>, <a href=IR.html#x1331>x1331</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1337>x1337</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1337>x1337</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1337>x1337</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=4,castgroup=[4],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
<td>
<h3 id=x1449><a href=IR.html#x1449>x1449</a> = SRAMBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1448>x1448</a>],bank=[[2, 0]],ofs=[<a href=IR.html#x2041>x2041</a>],enss=[[<a href=IR.html#x2040>x2040</a>, <a href=IR.html#x2039>x2039</a>, <a href=IR.html#x2035>x2035</a>, <a href=IR.html#x2036>x2036</a>, <a href=IR.html#x2038>x2038</a>, <a href=IR.html#x2037>x2037</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:133:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1451>x1451</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1449>x1449</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1437>x1437</a>, <a href=IR.html#x1441>x1441</a>, <a href=IR.html#x1445>x1445</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1451>x1451</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1451>x1451</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1451>x1451</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=8,castgroup=[8],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1690><a href=IR.html#x1690>x1690</a> = SRAMBankedRead(mem=<a href=IR.html#x1019>x1019</a>,bank=[[<a href=IR.html#x2189>x2189</a>, <a href=IR.html#x2190>x2190</a>]],ofs=[<a href=IR.html#x1689>x1689</a>],enss=[[<a href=IR.html#x2192>x2192</a>, <a href=IR.html#x2191>x2191</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1691>x1691</a>, <a href=IR.html#x1694>x1694</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1690>x1690</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1690>x1690</a>, <a href=IR.html#x1678>x1678</a>, <a href=IR.html#x1680>x1680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1694>x1694</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1694>x1694</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 268<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1694>x1694</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x797>x797</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1020><a href=IR.html#x1020>x1020</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x624, 0035: x251<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1046>x1046</a>, <a href=IR.html#x1050>x1050</a>, <a href=IR.html#x1087>x1087</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1020>x1020</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1087>x1087</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1087>x1087</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1087>x1087</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1046>x1046</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1046><a href=IR.html#x1046>x1046</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1020>x1020</a>,data=[<a href=IR.html#x1044>x1044</a>],enss=[[<a href=IR.html#x1834>x1834</a>, <a href=IR.html#x1835>x1835</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1049>x1049</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1020}, writes={x1020})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1020>x1020</a>, <a href=IR.html#x1044>x1044</a>, <a href=IR.html#x1834>x1834</a>, <a href=IR.html#x1835>x1835</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1046>x1046</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1028>x1028</a>, <a href=IR.html#x901>x901</a>, <a href=IR.html#x902>x902</a>, <a href=IR.html#x1035>x1035</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1049>x1049</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1049>x1049</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1049>x1049</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x648>x648</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1021><a href=IR.html#x1021>x1021</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x625, 0035: x252<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1048>x1048</a>, <a href=IR.html#x1058>x1058</a>, <a href=IR.html#x1087>x1087</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1021>x1021</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1087>x1087</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1087>x1087</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1087>x1087</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x625>x625</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1058>x1058</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1048>x1048</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1048><a href=IR.html#x1048>x1048</a> = FIFOBankedEnq(mem=<a href=IR.html#x1021>x1021</a>,data=[<a href=IR.html#x1047>x1047</a>],enss=[[true, <a href=IR.html#x1835>x1835</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1049>x1049</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1021}, writes={x1021})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1021>x1021</a>, <a href=IR.html#x1047>x1047</a>, <a href=IR.html#x1835>x1835</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1048>x1048</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1028>x1028</a>, <a href=IR.html#x1035>x1035</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1049>x1049</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1049>x1049</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1049>x1049</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x650>x650</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1058><a href=IR.html#x1058>x1058</a> = FIFOBankedDeq(mem=<a href=IR.html#x1021>x1021</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1059>x1059</a>, <a href=IR.html#x1066>x1066</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1021}, writes={x1021})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1021>x1021</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1058>x1058</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1058>x1058</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1066>x1066</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1066>x1066</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1066>x1066</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x658>x658</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1022><a href=IR.html#x1022>x1022</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x626, 0035: x253<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1050>x1050</a>, <a href=IR.html#x1078>x1078</a>, <a href=IR.html#x1087>x1087</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1022>x1022</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1087>x1087</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1087>x1087</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1087>x1087</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x1078>x1078</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1078><a href=IR.html#x1078>x1078</a> = StreamInBankedRead(mem=<a href=IR.html#x1022>x1022</a>,enss=[[<a href=IR.html#b1071>b1071</a>, <a href=IR.html#b1054>b1054</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1838>x1838</a>, <a href=IR.html#x1085>x1085</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1022}, writes={x1022})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1022>x1022</a>, <a href=IR.html#b1071>b1071</a>, <a href=IR.html#b1054>b1054</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1078>x1078</a>, <a href=IR.html#x1838>x1838</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1078>x1078</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1085>x1085</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1085>x1085</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 148<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1085>x1085</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x675>x675</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1055><a href=IR.html#x1055>x1055</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x655, 0035: x276<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1061>x1061</a>, <a href=IR.html#x1072>x1072</a>, <a href=IR.html#x1086>x1086</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1055>x1055</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1086>x1086</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1086>x1086</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 127<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1086>x1086</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x655>x655</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1072>x1072</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1061>x1061</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1061><a href=IR.html#x1061>x1061</a> = RegWrite(mem=<a href=IR.html#x1055>x1055</a>,data=<a href=IR.html#x1060>x1060</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1066>x1066</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1055}, writes={x1055})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1055>x1055</a>, <a href=IR.html#x1060>x1060</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1061>x1061</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1058>x1058</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1066>x1066</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1066>x1066</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 133<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1066>x1066</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x660>x660</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1072><a href=IR.html#x1072>x1072</a> = RegRead(mem=<a href=IR.html#x1055>x1055</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1073>x1073</a>, <a href=IR.html#x1077>x1077</a>, <a href=IR.html#x1085>x1085</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1055})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1055>x1055</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1072>x1072</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1072>x1072</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1085>x1085</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1085>x1085</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 142<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1085>x1085</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x669>x669</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1056><a href=IR.html#x1056>x1056</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x656, 0035: x277<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1063>x1063</a>, <a href=IR.html#x1074>x1074</a>, <a href=IR.html#x1086>x1086</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1056>x1056</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1086>x1086</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1086>x1086</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1086>x1086</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x656>x656</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1074>x1074</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1063>x1063</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1063><a href=IR.html#x1063>x1063</a> = RegWrite(mem=<a href=IR.html#x1056>x1056</a>,data=<a href=IR.html#x1062>x1062</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1066>x1066</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1056}, writes={x1056})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1056>x1056</a>, <a href=IR.html#x1062>x1062</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1063>x1063</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1058>x1058</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1066>x1066</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1066>x1066</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 135<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1066>x1066</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x662>x662</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1074><a href=IR.html#x1074>x1074</a> = RegRead(mem=<a href=IR.html#x1056>x1056</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1075>x1075</a>, <a href=IR.html#x1085>x1085</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1056})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1056>x1056</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1074>x1074</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1074>x1074</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1085>x1085</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1085>x1085</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 144<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1085>x1085</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x671>x671</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1057><a href=IR.html#x1057>x1057</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x657, 0035: x278<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1065>x1065</a>, <a href=IR.html#x1766>x1766</a>, <a href=IR.html#x1086>x1086</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1086>x1086</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1086>x1086</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 129<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1086>x1086</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x657>x657</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1766>x1766</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1065>x1065</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1065><a href=IR.html#x1065>x1065</a> = RegWrite(mem=<a href=IR.html#x1057>x1057</a>,data=<a href=IR.html#x1064>x1064</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1066>x1066</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1057}, writes={x1057})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1057>x1057</a>, <a href=IR.html#x1064>x1064</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1065>x1065</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1058>x1058</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1066>x1066</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1066>x1066</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 137<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1066>x1066</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x664>x664</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1766><a href=IR.html#x1766>x1766</a> = RegRead(mem=<a href=IR.html#x1057>x1057</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:124:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1067<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1068>x1068</a>, <a href=IR.html#x1086>x1086</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1057})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1766>x1766</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1766>x1766</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1086>x1086</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1085>x1085</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 138<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1085>x1085</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x666>x666</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1088><a href=IR.html#x1088>x1088</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x681, 0035: x314<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1114>x1114</a>, <a href=IR.html#x1118>x1118</a>, <a href=IR.html#x1158>x1158</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1088>x1088</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1158>x1158</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1158>x1158</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 151<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1158>x1158</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1114>x1114</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1114><a href=IR.html#x1114>x1114</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1088>x1088</a>,data=[<a href=IR.html#x1112>x1112</a>],enss=[[<a href=IR.html#x1851>x1851</a>, <a href=IR.html#x1850>x1850</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1117>x1117</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1088}, writes={x1088})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1088>x1088</a>, <a href=IR.html#x1112>x1112</a>, <a href=IR.html#x1851>x1851</a>, <a href=IR.html#x1850>x1850</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1114>x1114</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1096>x1096</a>, <a href=IR.html#x904>x904</a>, <a href=IR.html#x905>x905</a>, <a href=IR.html#x1103>x1103</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1117>x1117</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1117>x1117</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 176<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1117>x1117</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x705>x705</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1089><a href=IR.html#x1089>x1089</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x682, 0035: x315<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1116>x1116</a>, <a href=IR.html#x1126>x1126</a>, <a href=IR.html#x1158>x1158</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1089>x1089</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1158>x1158</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1158>x1158</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 152<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1158>x1158</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x682>x682</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1126>x1126</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1116>x1116</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1116><a href=IR.html#x1116>x1116</a> = FIFOBankedEnq(mem=<a href=IR.html#x1089>x1089</a>,data=[<a href=IR.html#x1115>x1115</a>],enss=[[true, <a href=IR.html#x1850>x1850</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1117>x1117</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1089}, writes={x1089})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1089>x1089</a>, <a href=IR.html#x1115>x1115</a>, <a href=IR.html#x1850>x1850</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1116>x1116</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1096>x1096</a>, <a href=IR.html#x1103>x1103</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1117>x1117</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1117>x1117</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 178<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1117>x1117</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x707>x707</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1126><a href=IR.html#x1126>x1126</a> = FIFOBankedDeq(mem=<a href=IR.html#x1089>x1089</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1127>x1127</a>, <a href=IR.html#x1134>x1134</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1089}, writes={x1089})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1089>x1089</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1126>x1126</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1126>x1126</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1134>x1134</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1134>x1134</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 187<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1134>x1134</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x715>x715</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1090><a href=IR.html#x1090>x1090</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x683, 0035: x316<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1118>x1118</a>, <a href=IR.html#x1146>x1146</a>, <a href=IR.html#x1158>x1158</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1090>x1090</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1158>x1158</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1158>x1158</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 153<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1158>x1158</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x1146>x1146</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1146><a href=IR.html#x1146>x1146</a> = StreamInBankedRead(mem=<a href=IR.html#x1090>x1090</a>,enss=[[<a href=IR.html#b1139>b1139</a>, <a href=IR.html#b1122>b1122</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1854>x1854</a>, <a href=IR.html#x1156>x1156</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1090}, writes={x1090})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1090>x1090</a>, <a href=IR.html#b1139>b1139</a>, <a href=IR.html#b1122>b1122</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1146>x1146</a>, <a href=IR.html#x1854>x1854</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1146>x1146</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1156>x1156</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1156>x1156</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 204<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1156>x1156</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x732>x732</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1123><a href=IR.html#x1123>x1123</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x712, 0035: x339<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1129>x1129</a>, <a href=IR.html#x1140>x1140</a>, <a href=IR.html#x1157>x1157</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1123>x1123</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1157>x1157</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1157>x1157</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 183<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1157>x1157</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x712>x712</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1140>x1140</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1129>x1129</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1129><a href=IR.html#x1129>x1129</a> = RegWrite(mem=<a href=IR.html#x1123>x1123</a>,data=<a href=IR.html#x1128>x1128</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1134>x1134</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1123}, writes={x1123})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1123>x1123</a>, <a href=IR.html#x1128>x1128</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1129>x1129</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1126>x1126</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1134>x1134</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1134>x1134</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 189<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1134>x1134</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x717>x717</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1140><a href=IR.html#x1140>x1140</a> = RegRead(mem=<a href=IR.html#x1123>x1123</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1141>x1141</a>, <a href=IR.html#x1145>x1145</a>, <a href=IR.html#x1156>x1156</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1123})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1123>x1123</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1140>x1140</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1140>x1140</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1156>x1156</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1156>x1156</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 198<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1156>x1156</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x726>x726</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1124><a href=IR.html#x1124>x1124</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x713, 0035: x340<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1131>x1131</a>, <a href=IR.html#x1142>x1142</a>, <a href=IR.html#x1157>x1157</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1124>x1124</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1157>x1157</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1157>x1157</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 184<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1157>x1157</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x713>x713</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1142>x1142</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1131>x1131</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1131><a href=IR.html#x1131>x1131</a> = RegWrite(mem=<a href=IR.html#x1124>x1124</a>,data=<a href=IR.html#x1130>x1130</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1134>x1134</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1124}, writes={x1124})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1124>x1124</a>, <a href=IR.html#x1130>x1130</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1131>x1131</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1126>x1126</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1134>x1134</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1134>x1134</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 191<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1134>x1134</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x719>x719</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1142><a href=IR.html#x1142>x1142</a> = RegRead(mem=<a href=IR.html#x1124>x1124</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1143>x1143</a>, <a href=IR.html#x1156>x1156</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1124})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1124>x1124</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1142>x1142</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1142>x1142</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1156>x1156</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1156>x1156</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 200<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1156>x1156</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x728>x728</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1125><a href=IR.html#x1125>x1125</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x714, 0035: x341<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1133>x1133</a>, <a href=IR.html#x1769>x1769</a>, <a href=IR.html#x1157>x1157</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1125>x1125</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1157>x1157</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1157>x1157</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 185<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1157>x1157</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x714>x714</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1769>x1769</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1133>x1133</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1133><a href=IR.html#x1133>x1133</a> = RegWrite(mem=<a href=IR.html#x1125>x1125</a>,data=<a href=IR.html#x1132>x1132</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1134>x1134</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1125}, writes={x1125})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1125>x1125</a>, <a href=IR.html#x1132>x1132</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1133>x1133</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1126>x1126</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1134>x1134</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1134>x1134</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 193<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1134>x1134</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x721>x721</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1769><a href=IR.html#x1769>x1769</a> = RegRead(mem=<a href=IR.html#x1125>x1125</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:125:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1135<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1136>x1136</a>, <a href=IR.html#x1157>x1157</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1125})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1769>x1769</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1769>x1769</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1157>x1157</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1156>x1156</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 194<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1156>x1156</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x723>x723</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1639><a href=IR.html#x1639>x1639</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x756, 0035: x375<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1668>x1668</a>, <a href=IR.html#x1696>x1696</a>, <a href=IR.html#x1701>x1701</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1639>x1639</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1701>x1701</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1701>x1701</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 224<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1701>x1701</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1668>x1668</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1668><a href=IR.html#x1668>x1668</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1639>x1639</a>,data=[<a href=IR.html#x1666>x1666</a>],enss=[[<a href=IR.html#x2187>x2187</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1672>x1672</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1639}, writes={x1639})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1639>x1639</a>, <a href=IR.html#x1666>x1666</a>, <a href=IR.html#x2187>x2187</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1668>x1668</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1650>x1650</a>, <a href=IR.html#x904>x904</a>, <a href=IR.html#x905>x905</a>, <a href=IR.html#x1657>x1657</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1672>x1672</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1672>x1672</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 254<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1672>x1672</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x783>x783</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1640><a href=IR.html#x1640>x1640</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Fix[TRUE,_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0055: x757, 0035: x376<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1693>x1693</a>, <a href=IR.html#x1696>x1696</a>, <a href=IR.html#x1701>x1701</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1640>x1640</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1701>x1701</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1701>x1701</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 225<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1701>x1701</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1693>x1693</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1693><a href=IR.html#x1693>x1693</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1640>x1640</a>,data=[<a href=IR.html#x1692>x1692</a>],enss=[[<a href=IR.html#x2194>x2194</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1694>x1694</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1640}, writes={x1640})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1640>x1640</a>, <a href=IR.html#x1692>x1692</a>, <a href=IR.html#x2194>x2194</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1693>x1693</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1690>x1690</a>, <a href=IR.html#x1678>x1678</a>, <a href=IR.html#x1680>x1680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1694>x1694</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1694>x1694</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 270<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1694>x1694</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x799>x799</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 4.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1641><a href=IR.html#x1641>x1641</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0055: x758, 0035: x377<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1696>x1696</a>, <a href=IR.html#x1697>x1697</a>, <a href=IR.html#x1701>x1701</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1641>x1641</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1701>x1701</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1701>x1701</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 226<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1701>x1701</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x1697>x1697</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1697><a href=IR.html#x1697>x1697</a> = StreamInBankedRead(mem=<a href=IR.html#x1641>x1641</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1699>x1699</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1641}, writes={x1641})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1641>x1641</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1697>x1697</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1697>x1697</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1699>x1699</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1699>x1699</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 273<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1699>x1699</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x803>x803</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1646><a href=IR.html#x1646>x1646</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x761, 0035: x378<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1669>x1669</a>, <a href=IR.html#x1678>x1678</a>, <a href=IR.html#x1695>x1695</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1646>x1646</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1695>x1695</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1695>x1695</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 231<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1695>x1695</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x761>x761</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1678>x1678</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1669>x1669</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1669><a href=IR.html#x1669>x1669</a> = RegWrite(mem=<a href=IR.html#x1646>x1646</a>,data=<a href=IR.html#x1656>x1656</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1672>x1672</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1646}, writes={x1646})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1646>x1646</a>, <a href=IR.html#x1656>x1656</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1669>x1669</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1650>x1650</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1672>x1672</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1672>x1672</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 255<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1672>x1672</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x784>x784</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 8.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1678><a href=IR.html#x1678>x1678</a> = RegRead(mem=<a href=IR.html#x1646>x1646</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1679>x1679</a>, <a href=IR.html#x1683>x1683</a>, <a href=IR.html#x1694>x1694</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1646})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1646>x1646</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1678>x1678</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1678>x1678</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1694>x1694</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1694>x1694</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 262<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1694>x1694</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x791>x791</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1647><a href=IR.html#x1647>x1647</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x762, 0035: x379<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1670>x1670</a>, <a href=IR.html#x1680>x1680</a>, <a href=IR.html#x1695>x1695</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1647>x1647</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1695>x1695</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1695>x1695</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 232<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1695>x1695</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x762>x762</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1680>x1680</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1670>x1670</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1670><a href=IR.html#x1670>x1670</a> = RegWrite(mem=<a href=IR.html#x1647>x1647</a>,data=<a href=IR.html#x1658>x1658</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1672>x1672</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1647}, writes={x1647})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1647>x1647</a>, <a href=IR.html#x1658>x1658</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1670>x1670</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1650>x1650</a>, <a href=IR.html#x1657>x1657</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1672>x1672</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1672>x1672</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 256<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1672>x1672</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x785>x785</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 9.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1680><a href=IR.html#x1680>x1680</a> = RegRead(mem=<a href=IR.html#x1647>x1647</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1681>x1681</a>, <a href=IR.html#x1694>x1694</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1647})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1647>x1647</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1680>x1680</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1680>x1680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1694>x1694</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1694>x1694</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 264<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1694>x1694</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x793>x793</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1648><a href=IR.html#x1648>x1648</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x763, 0035: x380<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1671>x1671</a>, <a href=IR.html#x1792>x1792</a>, <a href=IR.html#x1695>x1695</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1648>x1648</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1695>x1695</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1695>x1695</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 233<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1695>x1695</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x763>x763</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1792>x1792</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1671>x1671</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1671><a href=IR.html#x1671>x1671</a> = RegWrite(mem=<a href=IR.html#x1648>x1648</a>,data=<a href=IR.html#x1661>x1661</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1672>x1672</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1648}, writes={x1648})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1648>x1648</a>, <a href=IR.html#x1661>x1661</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1671>x1671</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1650>x1650</a>, <a href=IR.html#x1657>x1657</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1672>x1672</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1672>x1672</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 257<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1672>x1672</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x786>x786</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1792><a href=IR.html#x1792>x1792</a> = RegRead(mem=<a href=IR.html#x1648>x1648</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:137:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1673<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1674>x1674</a>, <a href=IR.html#x1695>x1695</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1648})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1792>x1792</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1792>x1792</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1695>x1695</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1694>x1694</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 258<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1694>x1694</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x788>x788</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
