// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module IssueQueueLdu(
  input         clock,
  input         reset,
  input         io_flush_valid,
  input         io_flush_bits_robIdx_flag,
  input  [7:0]  io_flush_bits_robIdx_value,
  input         io_flush_bits_level,
  output        io_enq_0_ready,
  input         io_enq_0_valid,
  input         io_enq_0_bits_preDecodeInfo_isRVC,
  input         io_enq_0_bits_ftqPtr_flag,
  input  [5:0]  io_enq_0_bits_ftqPtr_value,
  input  [3:0]  io_enq_0_bits_ftqOffset,
  input  [3:0]  io_enq_0_bits_srcType_0,
  input  [34:0] io_enq_0_bits_fuType,
  input  [8:0]  io_enq_0_bits_fuOpType,
  input         io_enq_0_bits_rfWen,
  input         io_enq_0_bits_fpWen,
  input  [31:0] io_enq_0_bits_imm,
  input         io_enq_0_bits_srcState_0,
  input  [1:0]  io_enq_0_bits_srcLoadDependency_0_0,
  input  [1:0]  io_enq_0_bits_srcLoadDependency_0_1,
  input  [1:0]  io_enq_0_bits_srcLoadDependency_0_2,
  input  [7:0]  io_enq_0_bits_psrc_0,
  input  [7:0]  io_enq_0_bits_pdest,
  input         io_enq_0_bits_useRegCache_0,
  input  [4:0]  io_enq_0_bits_regCacheIdx_0,
  input         io_enq_0_bits_robIdx_flag,
  input  [7:0]  io_enq_0_bits_robIdx_value,
  input         io_enq_0_bits_storeSetHit,
  input         io_enq_0_bits_waitForRobIdx_flag,
  input  [7:0]  io_enq_0_bits_waitForRobIdx_value,
  input         io_enq_0_bits_loadWaitBit,
  input         io_enq_0_bits_loadWaitStrict,
  input         io_enq_0_bits_lqIdx_flag,
  input  [6:0]  io_enq_0_bits_lqIdx_value,
  input         io_enq_0_bits_sqIdx_flag,
  input  [5:0]  io_enq_0_bits_sqIdx_value,
  output        io_enq_1_ready,
  input         io_enq_1_valid,
  input         io_enq_1_bits_preDecodeInfo_isRVC,
  input         io_enq_1_bits_ftqPtr_flag,
  input  [5:0]  io_enq_1_bits_ftqPtr_value,
  input  [3:0]  io_enq_1_bits_ftqOffset,
  input  [3:0]  io_enq_1_bits_srcType_0,
  input  [34:0] io_enq_1_bits_fuType,
  input  [8:0]  io_enq_1_bits_fuOpType,
  input         io_enq_1_bits_rfWen,
  input         io_enq_1_bits_fpWen,
  input  [31:0] io_enq_1_bits_imm,
  input         io_enq_1_bits_srcState_0,
  input  [1:0]  io_enq_1_bits_srcLoadDependency_0_0,
  input  [1:0]  io_enq_1_bits_srcLoadDependency_0_1,
  input  [1:0]  io_enq_1_bits_srcLoadDependency_0_2,
  input  [7:0]  io_enq_1_bits_psrc_0,
  input  [7:0]  io_enq_1_bits_pdest,
  input         io_enq_1_bits_useRegCache_0,
  input  [4:0]  io_enq_1_bits_regCacheIdx_0,
  input         io_enq_1_bits_robIdx_flag,
  input  [7:0]  io_enq_1_bits_robIdx_value,
  input         io_enq_1_bits_storeSetHit,
  input         io_enq_1_bits_waitForRobIdx_flag,
  input  [7:0]  io_enq_1_bits_waitForRobIdx_value,
  input         io_enq_1_bits_loadWaitBit,
  input         io_enq_1_bits_loadWaitStrict,
  input         io_enq_1_bits_lqIdx_flag,
  input  [6:0]  io_enq_1_bits_lqIdx_value,
  input         io_enq_1_bits_sqIdx_flag,
  input  [5:0]  io_enq_1_bits_sqIdx_value,
  input         io_og0Resp_0_valid,
  input  [34:0] io_og0Resp_0_bits_fuType,
  input         io_og1Resp_0_valid,
  input  [1:0]  io_og1Resp_0_bits_resp,
  input  [34:0] io_og1Resp_0_bits_fuType,
  input         io_finalIssueResp_0_valid,
  input         io_finalIssueResp_0_bits_lqIdx_flag,
  input  [6:0]  io_finalIssueResp_0_bits_lqIdx_value,
  input         io_memAddrIssueResp_0_valid,
  input         io_memAddrIssueResp_0_bits_lqIdx_flag,
  input  [6:0]  io_memAddrIssueResp_0_bits_lqIdx_value,
  input         io_wakeupFromWB_4_valid,
  input         io_wakeupFromWB_4_bits_rfWen,
  input  [7:0]  io_wakeupFromWB_4_bits_pdest,
  input         io_wakeupFromWB_3_valid,
  input         io_wakeupFromWB_3_bits_rfWen,
  input  [7:0]  io_wakeupFromWB_3_bits_pdest,
  input         io_wakeupFromWB_2_valid,
  input         io_wakeupFromWB_2_bits_rfWen,
  input  [7:0]  io_wakeupFromWB_2_bits_pdest,
  input         io_wakeupFromWB_1_valid,
  input         io_wakeupFromWB_1_bits_rfWen,
  input  [7:0]  io_wakeupFromWB_1_bits_pdest,
  input         io_wakeupFromWB_0_valid,
  input         io_wakeupFromWB_0_bits_rfWen,
  input  [7:0]  io_wakeupFromWB_0_bits_pdest,
  input         io_wakeupFromIQ_6_bits_rfWen,
  input  [7:0]  io_wakeupFromIQ_6_bits_pdest,
  input  [4:0]  io_wakeupFromIQ_6_bits_rcDest,
  input         io_wakeupFromIQ_5_bits_rfWen,
  input  [7:0]  io_wakeupFromIQ_5_bits_pdest,
  input  [4:0]  io_wakeupFromIQ_5_bits_rcDest,
  input         io_wakeupFromIQ_4_bits_rfWen,
  input  [7:0]  io_wakeupFromIQ_4_bits_pdest,
  input  [4:0]  io_wakeupFromIQ_4_bits_rcDest,
  input         io_wakeupFromIQ_3_bits_rfWen,
  input  [7:0]  io_wakeupFromIQ_3_bits_pdest,
  input  [1:0]  io_wakeupFromIQ_3_bits_loadDependency_0,
  input  [1:0]  io_wakeupFromIQ_3_bits_loadDependency_1,
  input  [1:0]  io_wakeupFromIQ_3_bits_loadDependency_2,
  input  [4:0]  io_wakeupFromIQ_3_bits_rcDest,
  input         io_wakeupFromIQ_2_bits_rfWen,
  input  [7:0]  io_wakeupFromIQ_2_bits_pdest,
  input  [1:0]  io_wakeupFromIQ_2_bits_loadDependency_0,
  input  [1:0]  io_wakeupFromIQ_2_bits_loadDependency_1,
  input  [1:0]  io_wakeupFromIQ_2_bits_loadDependency_2,
  input  [4:0]  io_wakeupFromIQ_2_bits_rcDest,
  input         io_wakeupFromIQ_1_bits_rfWen,
  input  [7:0]  io_wakeupFromIQ_1_bits_pdest,
  input  [1:0]  io_wakeupFromIQ_1_bits_loadDependency_0,
  input  [1:0]  io_wakeupFromIQ_1_bits_loadDependency_1,
  input  [1:0]  io_wakeupFromIQ_1_bits_loadDependency_2,
  input         io_wakeupFromIQ_1_bits_is0Lat,
  input  [4:0]  io_wakeupFromIQ_1_bits_rcDest,
  input         io_wakeupFromIQ_0_bits_rfWen,
  input  [7:0]  io_wakeupFromIQ_0_bits_pdest,
  input  [1:0]  io_wakeupFromIQ_0_bits_loadDependency_0,
  input  [1:0]  io_wakeupFromIQ_0_bits_loadDependency_1,
  input  [1:0]  io_wakeupFromIQ_0_bits_loadDependency_2,
  input         io_wakeupFromIQ_0_bits_is0Lat,
  input  [4:0]  io_wakeupFromIQ_0_bits_rcDest,
  input         io_og0Cancel_0,
  input         io_og0Cancel_2,
  input         io_og0Cancel_4,
  input         io_og0Cancel_6,
  input         io_ldCancel_0_ld2Cancel,
  input         io_ldCancel_1_ld2Cancel,
  input         io_ldCancel_2_ld2Cancel,
  input  [4:0]  io_replaceRCIdx_0,
  output        io_wakeupToIQ_0_valid,
  output        io_wakeupToIQ_0_bits_rfWen,
  output        io_wakeupToIQ_0_bits_fpWen,
  output [7:0]  io_wakeupToIQ_0_bits_pdest,
  output [4:0]  io_wakeupToIQ_0_bits_rcDest,
  output [7:0]  io_wakeupToIQ_0_bits_pdestCopy_0,
  output [7:0]  io_wakeupToIQ_0_bits_pdestCopy_1,
  output [7:0]  io_wakeupToIQ_0_bits_pdestCopy_2,
  output [7:0]  io_wakeupToIQ_0_bits_pdestCopy_3,
  output [7:0]  io_wakeupToIQ_0_bits_pdestCopy_4,
  output [7:0]  io_wakeupToIQ_0_bits_pdestCopy_5,
  output        io_wakeupToIQ_0_bits_rfWenCopy_0,
  output        io_wakeupToIQ_0_bits_rfWenCopy_1,
  output        io_wakeupToIQ_0_bits_rfWenCopy_2,
  output        io_wakeupToIQ_0_bits_rfWenCopy_3,
  output        io_wakeupToIQ_0_bits_rfWenCopy_4,
  output        io_wakeupToIQ_0_bits_rfWenCopy_5,
  output        io_wakeupToIQ_0_bits_fpWenCopy_4,
  output        io_wakeupToIQ_0_bits_fpWenCopy_5,
  output [3:0]  io_status_validCnt,
  output        io_deqDelay_0_valid,
  output [7:0]  io_deqDelay_0_bits_rf_0_0_addr,
  output [4:0]  io_deqDelay_0_bits_rcIdx_0,
  output [34:0] io_deqDelay_0_bits_common_fuType,
  output [8:0]  io_deqDelay_0_bits_common_fuOpType,
  output [31:0] io_deqDelay_0_bits_common_imm,
  output        io_deqDelay_0_bits_common_robIdx_flag,
  output [7:0]  io_deqDelay_0_bits_common_robIdx_value,
  output [7:0]  io_deqDelay_0_bits_common_pdest,
  output        io_deqDelay_0_bits_common_rfWen,
  output        io_deqDelay_0_bits_common_fpWen,
  output        io_deqDelay_0_bits_common_preDecode_isRVC,
  output        io_deqDelay_0_bits_common_ftqIdx_flag,
  output [5:0]  io_deqDelay_0_bits_common_ftqIdx_value,
  output [3:0]  io_deqDelay_0_bits_common_ftqOffset,
  output        io_deqDelay_0_bits_common_loadWaitBit,
  output        io_deqDelay_0_bits_common_waitForRobIdx_flag,
  output [7:0]  io_deqDelay_0_bits_common_waitForRobIdx_value,
  output        io_deqDelay_0_bits_common_storeSetHit,
  output        io_deqDelay_0_bits_common_loadWaitStrict,
  output        io_deqDelay_0_bits_common_sqIdx_flag,
  output [5:0]  io_deqDelay_0_bits_common_sqIdx_value,
  output        io_deqDelay_0_bits_common_lqIdx_flag,
  output [6:0]  io_deqDelay_0_bits_common_lqIdx_value,
  output [3:0]  io_deqDelay_0_bits_common_dataSources_0_value,
  output        io_deqDelay_0_bits_common_l1ExuOH_0_0,
  output        io_deqDelay_0_bits_common_l1ExuOH_0_2,
  output        io_deqDelay_0_bits_common_l1ExuOH_0_4,
  output        io_deqDelay_0_bits_common_l1ExuOH_0_6,
  output        io_deqDelay_0_bits_common_l1ExuOH_0_21,
  output        io_deqDelay_0_bits_common_l1ExuOH_0_22,
  output        io_deqDelay_0_bits_common_l1ExuOH_0_23,
  output [1:0]  io_deqDelay_0_bits_common_loadDependency_0,
  output [1:0]  io_deqDelay_0_bits_common_loadDependency_1,
  output [1:0]  io_deqDelay_0_bits_common_loadDependency_2,
  input         io_memIO_loadWakeUp_0_valid,
  input         io_memIO_loadWakeUp_0_bits_rfWen,
  input         io_memIO_loadWakeUp_0_bits_fpWen,
  input  [7:0]  io_memIO_loadWakeUp_0_bits_pdest
);

  wire        io_enq_1_ready_0;
  wire        io_enq_0_ready_0;
  wire [13:0] _deqCanIssue_0_15to2;
  wire [13:0] _age_1_io_out_0;
  wire [1:0]  _age_io_out_0;
  wire [15:0] _fuBusyTableRead_0_io_out_fuBusyTableMask;
  wire [3:0]  _fuBusyTableWrite_0_io_out_fuBusyTable;
  wire [15:0] _entries_io_valid;
  wire [15:0] _entries_io_issued;
  wire [15:0] _entries_io_canIssue;
  wire [3:0]  _entries_io_dataSources_0_0_value;
  wire [3:0]  _entries_io_dataSources_1_0_value;
  wire [3:0]  _entries_io_dataSources_2_0_value;
  wire [3:0]  _entries_io_dataSources_3_0_value;
  wire [3:0]  _entries_io_dataSources_4_0_value;
  wire [3:0]  _entries_io_dataSources_5_0_value;
  wire [3:0]  _entries_io_dataSources_6_0_value;
  wire [3:0]  _entries_io_dataSources_7_0_value;
  wire [3:0]  _entries_io_dataSources_8_0_value;
  wire [3:0]  _entries_io_dataSources_9_0_value;
  wire [3:0]  _entries_io_dataSources_10_0_value;
  wire [3:0]  _entries_io_dataSources_11_0_value;
  wire [3:0]  _entries_io_dataSources_12_0_value;
  wire [3:0]  _entries_io_dataSources_13_0_value;
  wire [3:0]  _entries_io_dataSources_14_0_value;
  wire [3:0]  _entries_io_dataSources_15_0_value;
  wire [1:0]  _entries_io_loadDependency_0_0;
  wire [1:0]  _entries_io_loadDependency_0_1;
  wire [1:0]  _entries_io_loadDependency_0_2;
  wire [1:0]  _entries_io_loadDependency_1_0;
  wire [1:0]  _entries_io_loadDependency_1_1;
  wire [1:0]  _entries_io_loadDependency_1_2;
  wire [1:0]  _entries_io_loadDependency_2_0;
  wire [1:0]  _entries_io_loadDependency_2_1;
  wire [1:0]  _entries_io_loadDependency_2_2;
  wire [1:0]  _entries_io_loadDependency_3_0;
  wire [1:0]  _entries_io_loadDependency_3_1;
  wire [1:0]  _entries_io_loadDependency_3_2;
  wire [1:0]  _entries_io_loadDependency_4_0;
  wire [1:0]  _entries_io_loadDependency_4_1;
  wire [1:0]  _entries_io_loadDependency_4_2;
  wire [1:0]  _entries_io_loadDependency_5_0;
  wire [1:0]  _entries_io_loadDependency_5_1;
  wire [1:0]  _entries_io_loadDependency_5_2;
  wire [1:0]  _entries_io_loadDependency_6_0;
  wire [1:0]  _entries_io_loadDependency_6_1;
  wire [1:0]  _entries_io_loadDependency_6_2;
  wire [1:0]  _entries_io_loadDependency_7_0;
  wire [1:0]  _entries_io_loadDependency_7_1;
  wire [1:0]  _entries_io_loadDependency_7_2;
  wire [1:0]  _entries_io_loadDependency_8_0;
  wire [1:0]  _entries_io_loadDependency_8_1;
  wire [1:0]  _entries_io_loadDependency_8_2;
  wire [1:0]  _entries_io_loadDependency_9_0;
  wire [1:0]  _entries_io_loadDependency_9_1;
  wire [1:0]  _entries_io_loadDependency_9_2;
  wire [1:0]  _entries_io_loadDependency_10_0;
  wire [1:0]  _entries_io_loadDependency_10_1;
  wire [1:0]  _entries_io_loadDependency_10_2;
  wire [1:0]  _entries_io_loadDependency_11_0;
  wire [1:0]  _entries_io_loadDependency_11_1;
  wire [1:0]  _entries_io_loadDependency_11_2;
  wire [1:0]  _entries_io_loadDependency_12_0;
  wire [1:0]  _entries_io_loadDependency_12_1;
  wire [1:0]  _entries_io_loadDependency_12_2;
  wire [1:0]  _entries_io_loadDependency_13_0;
  wire [1:0]  _entries_io_loadDependency_13_1;
  wire [1:0]  _entries_io_loadDependency_13_2;
  wire [1:0]  _entries_io_loadDependency_14_0;
  wire [1:0]  _entries_io_loadDependency_14_1;
  wire [1:0]  _entries_io_loadDependency_14_2;
  wire [1:0]  _entries_io_loadDependency_15_0;
  wire [1:0]  _entries_io_loadDependency_15_1;
  wire [1:0]  _entries_io_loadDependency_15_2;
  wire        _entries_io_srcWakeUpL1ExuOH_0_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_0_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_0_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_0_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_0_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_0_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_0_0_23;
  wire        _entries_io_srcWakeUpL1ExuOH_1_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_1_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_1_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_1_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_1_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_1_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_1_0_23;
  wire        _entries_io_srcWakeUpL1ExuOH_2_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_2_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_2_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_2_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_2_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_2_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_2_0_23;
  wire        _entries_io_srcWakeUpL1ExuOH_3_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_3_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_3_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_3_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_3_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_3_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_3_0_23;
  wire        _entries_io_srcWakeUpL1ExuOH_4_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_4_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_4_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_4_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_4_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_4_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_4_0_23;
  wire        _entries_io_srcWakeUpL1ExuOH_5_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_5_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_5_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_5_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_5_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_5_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_5_0_23;
  wire        _entries_io_srcWakeUpL1ExuOH_6_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_6_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_6_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_6_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_6_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_6_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_6_0_23;
  wire        _entries_io_srcWakeUpL1ExuOH_7_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_7_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_7_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_7_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_7_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_7_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_7_0_23;
  wire        _entries_io_srcWakeUpL1ExuOH_8_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_8_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_8_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_8_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_8_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_8_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_8_0_23;
  wire        _entries_io_srcWakeUpL1ExuOH_9_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_9_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_9_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_9_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_9_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_9_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_9_0_23;
  wire        _entries_io_srcWakeUpL1ExuOH_10_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_10_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_10_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_10_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_10_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_10_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_10_0_23;
  wire        _entries_io_srcWakeUpL1ExuOH_11_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_11_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_11_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_11_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_11_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_11_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_11_0_23;
  wire        _entries_io_srcWakeUpL1ExuOH_12_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_12_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_12_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_12_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_12_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_12_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_12_0_23;
  wire        _entries_io_srcWakeUpL1ExuOH_13_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_13_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_13_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_13_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_13_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_13_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_13_0_23;
  wire        _entries_io_srcWakeUpL1ExuOH_14_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_14_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_14_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_14_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_14_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_14_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_14_0_23;
  wire        _entries_io_srcWakeUpL1ExuOH_15_0_0;
  wire        _entries_io_srcWakeUpL1ExuOH_15_0_2;
  wire        _entries_io_srcWakeUpL1ExuOH_15_0_4;
  wire        _entries_io_srcWakeUpL1ExuOH_15_0_6;
  wire        _entries_io_srcWakeUpL1ExuOH_15_0_21;
  wire        _entries_io_srcWakeUpL1ExuOH_15_0_22;
  wire        _entries_io_srcWakeUpL1ExuOH_15_0_23;
  wire        _entries_io_deqEntry_0_bits_status_robIdx_flag;
  wire [7:0]  _entries_io_deqEntry_0_bits_status_robIdx_value;
  wire        _entries_io_deqEntry_0_bits_status_fuType_15;
  wire [7:0]  _entries_io_deqEntry_0_bits_status_srcStatus_0_psrc;
  wire [4:0]  _entries_io_deqEntry_0_bits_status_srcStatus_0_regCacheIdx;
  wire [31:0] _entries_io_deqEntry_0_bits_imm;
  wire        _entries_io_deqEntry_0_bits_payload_preDecodeInfo_isRVC;
  wire        _entries_io_deqEntry_0_bits_payload_ftqPtr_flag;
  wire [5:0]  _entries_io_deqEntry_0_bits_payload_ftqPtr_value;
  wire [3:0]  _entries_io_deqEntry_0_bits_payload_ftqOffset;
  wire [8:0]  _entries_io_deqEntry_0_bits_payload_fuOpType;
  wire        _entries_io_deqEntry_0_bits_payload_rfWen;
  wire        _entries_io_deqEntry_0_bits_payload_fpWen;
  wire [7:0]  _entries_io_deqEntry_0_bits_payload_pdest;
  wire        _entries_io_deqEntry_0_bits_payload_storeSetHit;
  wire        _entries_io_deqEntry_0_bits_payload_waitForRobIdx_flag;
  wire [7:0]  _entries_io_deqEntry_0_bits_payload_waitForRobIdx_value;
  wire        _entries_io_deqEntry_0_bits_payload_loadWaitBit;
  wire        _entries_io_deqEntry_0_bits_payload_loadWaitStrict;
  wire        _entries_io_deqEntry_0_bits_payload_lqIdx_flag;
  wire [6:0]  _entries_io_deqEntry_0_bits_payload_lqIdx_value;
  wire        _entries_io_deqEntry_0_bits_payload_sqIdx_flag;
  wire [5:0]  _entries_io_deqEntry_0_bits_payload_sqIdx_value;
  wire        _entries_io_cancelDeqVec_0;
  wire [13:0] _entries_io_othersEntryEnqSelVec_0;
  wire [13:0] _entries_io_othersEntryEnqSelVec_1;
  wire        s0_doEnqSelValidVec_0 = io_enq_0_valid & io_enq_0_ready_0 & ~io_flush_valid;
  wire        s0_doEnqSelValidVec_1 = io_enq_1_valid & io_enq_1_ready_0 & ~io_flush_valid;
  wire        canIssueVec_0 = _entries_io_canIssue[0];
  wire        canIssueVec_1 = _entries_io_canIssue[1];
  wire        canIssueVec_2 = _entries_io_canIssue[2];
  wire        canIssueVec_3 = _entries_io_canIssue[3];
  wire        canIssueVec_4 = _entries_io_canIssue[4];
  wire        canIssueVec_5 = _entries_io_canIssue[5];
  wire        canIssueVec_6 = _entries_io_canIssue[6];
  wire        canIssueVec_7 = _entries_io_canIssue[7];
  wire        canIssueVec_8 = _entries_io_canIssue[8];
  wire        canIssueVec_9 = _entries_io_canIssue[9];
  wire        canIssueVec_10 = _entries_io_canIssue[10];
  wire        canIssueVec_11 = _entries_io_canIssue[11];
  wire        canIssueVec_12 = _entries_io_canIssue[12];
  wire        canIssueVec_13 = _entries_io_canIssue[13];
  wire        canIssueVec_14 = _entries_io_canIssue[14];
  wire        canIssueVec_15 = _entries_io_canIssue[15];
  wire        _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6 =
    io_enq_0_bits_psrc_0 == 8'h0;
  wire        _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6 =
    io_enq_1_bits_psrc_0 == 8'h0;
  wire [34:0] fuTypeVec_0;
  wire [34:0] fuTypeVec_1;
  wire [34:0] fuTypeVec_2;
  wire [34:0] fuTypeVec_3;
  wire [34:0] fuTypeVec_4;
  wire [34:0] fuTypeVec_5;
  wire [34:0] fuTypeVec_6;
  wire [34:0] fuTypeVec_7;
  wire [34:0] fuTypeVec_8;
  wire [34:0] fuTypeVec_9;
  wire [34:0] fuTypeVec_10;
  wire [34:0] fuTypeVec_11;
  wire [34:0] fuTypeVec_12;
  wire [34:0] fuTypeVec_13;
  wire [34:0] fuTypeVec_14;
  wire [34:0] fuTypeVec_15;
  wire [15:0] canIssueMergeAllBusy_0 =
    {canIssueVec_15,
     canIssueVec_14,
     canIssueVec_13,
     canIssueVec_12,
     canIssueVec_11,
     canIssueVec_10,
     canIssueVec_9,
     canIssueVec_8,
     canIssueVec_7,
     canIssueVec_6,
     canIssueVec_5,
     canIssueVec_4,
     canIssueVec_3,
     canIssueVec_2,
     canIssueVec_1,
     canIssueVec_0} & ~_fuBusyTableRead_0_io_out_fuBusyTableMask;
  wire [15:0] deqCanIssue_0 =
    canIssueMergeAllBusy_0
    & {fuTypeVec_15[15],
       fuTypeVec_14[15],
       fuTypeVec_13[15],
       fuTypeVec_12[15],
       fuTypeVec_11[15],
       fuTypeVec_10[15],
       fuTypeVec_9[15],
       fuTypeVec_8[15],
       fuTypeVec_7[15],
       fuTypeVec_6[15],
       fuTypeVec_5[15],
       fuTypeVec_4[15],
       fuTypeVec_3[15],
       fuTypeVec_2[15],
       fuTypeVec_1[15],
       fuTypeVec_0[15]};
  assign _deqCanIssue_0_15to2 = deqCanIssue_0[15:2];
  wire        deqSelValidVec_0 = (|_deqCanIssue_0_15to2) | (|(deqCanIssue_0[1:0]));
  wire [1:0]  _deqSelOHVec_0_T_2 = {2{~(|_deqCanIssue_0_15to2)}} & _age_io_out_0;
  wire        deqBeforeDly_0_valid = deqSelValidVec_0 & ~_entries_io_cancelDeqVec_0;
  wire [34:0] toBusyTableDeqResp_0_bits_fuType =
    {19'h0, _entries_io_deqEntry_0_bits_status_fuType_15, 15'h0};
  reg         io_deqDelay_0_valid_REG;
  reg  [7:0]  io_deqDelay_0_bits_REG_rf_0_0_addr;
  reg  [4:0]  io_deqDelay_0_bits_REG_rcIdx_0;
  reg  [34:0] io_deqDelay_0_bits_REG_common_fuType;
  reg  [8:0]  io_deqDelay_0_bits_REG_common_fuOpType;
  reg  [31:0] io_deqDelay_0_bits_REG_common_imm;
  reg         io_deqDelay_0_bits_REG_common_robIdx_flag;
  reg  [7:0]  io_deqDelay_0_bits_REG_common_robIdx_value;
  reg  [7:0]  io_deqDelay_0_bits_REG_common_pdest;
  reg         io_deqDelay_0_bits_REG_common_rfWen;
  reg         io_deqDelay_0_bits_REG_common_fpWen;
  reg         io_deqDelay_0_bits_REG_common_preDecode_isRVC;
  reg         io_deqDelay_0_bits_REG_common_ftqIdx_flag;
  reg  [5:0]  io_deqDelay_0_bits_REG_common_ftqIdx_value;
  reg  [3:0]  io_deqDelay_0_bits_REG_common_ftqOffset;
  reg         io_deqDelay_0_bits_REG_common_loadWaitBit;
  reg         io_deqDelay_0_bits_REG_common_waitForRobIdx_flag;
  reg  [7:0]  io_deqDelay_0_bits_REG_common_waitForRobIdx_value;
  reg         io_deqDelay_0_bits_REG_common_storeSetHit;
  reg         io_deqDelay_0_bits_REG_common_loadWaitStrict;
  reg         io_deqDelay_0_bits_REG_common_sqIdx_flag;
  reg  [5:0]  io_deqDelay_0_bits_REG_common_sqIdx_value;
  reg         io_deqDelay_0_bits_REG_common_lqIdx_flag;
  reg  [6:0]  io_deqDelay_0_bits_REG_common_lqIdx_value;
  reg  [3:0]  io_deqDelay_0_bits_REG_common_dataSources_0_value;
  reg         io_deqDelay_0_bits_REG_common_l1ExuOH_0_0;
  reg         io_deqDelay_0_bits_REG_common_l1ExuOH_0_2;
  reg         io_deqDelay_0_bits_REG_common_l1ExuOH_0_4;
  reg         io_deqDelay_0_bits_REG_common_l1ExuOH_0_6;
  reg         io_deqDelay_0_bits_REG_common_l1ExuOH_0_21;
  reg         io_deqDelay_0_bits_REG_common_l1ExuOH_0_22;
  reg         io_deqDelay_0_bits_REG_common_l1ExuOH_0_23;
  reg  [1:0]  io_deqDelay_0_bits_REG_common_loadDependency_0;
  reg  [1:0]  io_deqDelay_0_bits_REG_common_loadDependency_1;
  reg  [1:0]  io_deqDelay_0_bits_REG_common_loadDependency_2;
  wire        enqHasValid = _entries_io_valid[0] | _entries_io_valid[1];
  wire        enqHasIssued =
    _entries_io_valid[0] & _entries_io_issued[0] | _entries_io_valid[1]
    & _entries_io_issued[1];
  wire        othersCanotIn =
    _entries_io_valid[15:2] == 14'h3FFE | _entries_io_valid[15:2] == 14'h3FFD
    | _entries_io_valid[15:2] == 14'h3FFB | _entries_io_valid[15:2] == 14'h3FF7
    | _entries_io_valid[15:2] == 14'h3FEF | _entries_io_valid[15:2] == 14'h3FDF
    | _entries_io_valid[15:2] == 14'h3FBF | _entries_io_valid[15:2] == 14'h3F7F
    | _entries_io_valid[15:2] == 14'h3EFF | _entries_io_valid[15:2] == 14'h3DFF
    | _entries_io_valid[15:2] == 14'h3BFF | _entries_io_valid[15:2] == 14'h37FF
    | _entries_io_valid[15:2] == 14'h2FFF | _entries_io_valid[15:2] == 14'h1FFF
    | _entries_io_valid[2] & _entries_io_valid[3] & _entries_io_valid[4]
    & _entries_io_valid[5] & _entries_io_valid[6] & _entries_io_valid[7]
    & _entries_io_valid[8] & _entries_io_valid[9] & _entries_io_valid[10]
    & _entries_io_valid[11] & _entries_io_valid[12] & _entries_io_valid[13]
    & _entries_io_valid[14] & _entries_io_valid[15];
  assign io_enq_0_ready_0 = (~othersCanotIn | ~enqHasValid) & ~enqHasIssued;
  assign io_enq_1_ready_0 = (~othersCanotIn | ~enqHasValid) & ~enqHasIssued;
  reg         io_wakeupToIQ_0_valid_last_REG;
  reg         io_wakeupToIQ_0_bits_rfWen_last_REG;
  reg         io_wakeupToIQ_0_bits_fpWen_last_REG;
  reg  [7:0]  io_wakeupToIQ_0_bits_pdest_REG;
  reg         io_wakeupToIQ_0_bits_rfWenCopy_0_last_REG;
  reg         io_wakeupToIQ_0_bits_rfWenCopy_1_last_REG;
  reg         io_wakeupToIQ_0_bits_rfWenCopy_2_last_REG;
  reg         io_wakeupToIQ_0_bits_rfWenCopy_3_last_REG;
  reg         io_wakeupToIQ_0_bits_rfWenCopy_4_last_REG;
  reg         io_wakeupToIQ_0_bits_rfWenCopy_5_last_REG;
  reg         io_wakeupToIQ_0_bits_fpWenCopy_4_last_REG;
  reg         io_wakeupToIQ_0_bits_fpWenCopy_5_last_REG;
  reg  [7:0]  io_wakeupToIQ_0_bits_pdestCopy_0_REG;
  reg  [7:0]  io_wakeupToIQ_0_bits_pdestCopy_1_REG;
  reg  [7:0]  io_wakeupToIQ_0_bits_pdestCopy_2_REG;
  reg  [7:0]  io_wakeupToIQ_0_bits_pdestCopy_3_REG;
  reg  [7:0]  io_wakeupToIQ_0_bits_pdestCopy_4_REG;
  reg  [7:0]  io_wakeupToIQ_0_bits_pdestCopy_5_REG;
  always @(posedge clock) begin
    io_deqDelay_0_valid_REG <= deqBeforeDly_0_valid;
    io_deqDelay_0_bits_REG_rf_0_0_addr <=
      _entries_io_deqEntry_0_bits_status_srcStatus_0_psrc;
    io_deqDelay_0_bits_REG_rcIdx_0 <=
      _entries_io_deqEntry_0_bits_status_srcStatus_0_regCacheIdx;
    io_deqDelay_0_bits_REG_common_fuType <= toBusyTableDeqResp_0_bits_fuType;
    io_deqDelay_0_bits_REG_common_fuOpType <=
      _entries_io_deqEntry_0_bits_payload_fuOpType;
    io_deqDelay_0_bits_REG_common_imm <= _entries_io_deqEntry_0_bits_imm;
    io_deqDelay_0_bits_REG_common_robIdx_flag <=
      _entries_io_deqEntry_0_bits_status_robIdx_flag;
    io_deqDelay_0_bits_REG_common_robIdx_value <=
      _entries_io_deqEntry_0_bits_status_robIdx_value;
    io_deqDelay_0_bits_REG_common_pdest <= _entries_io_deqEntry_0_bits_payload_pdest;
    io_deqDelay_0_bits_REG_common_rfWen <= _entries_io_deqEntry_0_bits_payload_rfWen;
    io_deqDelay_0_bits_REG_common_fpWen <= _entries_io_deqEntry_0_bits_payload_fpWen;
    io_deqDelay_0_bits_REG_common_preDecode_isRVC <=
      _entries_io_deqEntry_0_bits_payload_preDecodeInfo_isRVC;
    io_deqDelay_0_bits_REG_common_ftqIdx_flag <=
      _entries_io_deqEntry_0_bits_payload_ftqPtr_flag;
    io_deqDelay_0_bits_REG_common_ftqIdx_value <=
      _entries_io_deqEntry_0_bits_payload_ftqPtr_value;
    io_deqDelay_0_bits_REG_common_ftqOffset <=
      _entries_io_deqEntry_0_bits_payload_ftqOffset;
    io_deqDelay_0_bits_REG_common_loadWaitBit <=
      _entries_io_deqEntry_0_bits_payload_loadWaitBit;
    io_deqDelay_0_bits_REG_common_waitForRobIdx_flag <=
      _entries_io_deqEntry_0_bits_payload_waitForRobIdx_flag;
    io_deqDelay_0_bits_REG_common_waitForRobIdx_value <=
      _entries_io_deqEntry_0_bits_payload_waitForRobIdx_value;
    io_deqDelay_0_bits_REG_common_storeSetHit <=
      _entries_io_deqEntry_0_bits_payload_storeSetHit;
    io_deqDelay_0_bits_REG_common_loadWaitStrict <=
      _entries_io_deqEntry_0_bits_payload_loadWaitStrict;
    io_deqDelay_0_bits_REG_common_sqIdx_flag <=
      _entries_io_deqEntry_0_bits_payload_sqIdx_flag;
    io_deqDelay_0_bits_REG_common_sqIdx_value <=
      _entries_io_deqEntry_0_bits_payload_sqIdx_value;
    io_deqDelay_0_bits_REG_common_lqIdx_flag <=
      _entries_io_deqEntry_0_bits_payload_lqIdx_flag;
    io_deqDelay_0_bits_REG_common_lqIdx_value <=
      _entries_io_deqEntry_0_bits_payload_lqIdx_value;
    io_deqDelay_0_bits_REG_common_dataSources_0_value <=
      (_deqSelOHVec_0_T_2[0] ? _entries_io_dataSources_0_0_value : 4'h0)
      | (_deqSelOHVec_0_T_2[1] ? _entries_io_dataSources_1_0_value : 4'h0)
      | (_age_1_io_out_0[0] ? _entries_io_dataSources_2_0_value : 4'h0)
      | (_age_1_io_out_0[1] ? _entries_io_dataSources_3_0_value : 4'h0)
      | (_age_1_io_out_0[2] ? _entries_io_dataSources_4_0_value : 4'h0)
      | (_age_1_io_out_0[3] ? _entries_io_dataSources_5_0_value : 4'h0)
      | (_age_1_io_out_0[4] ? _entries_io_dataSources_6_0_value : 4'h0)
      | (_age_1_io_out_0[5] ? _entries_io_dataSources_7_0_value : 4'h0)
      | (_age_1_io_out_0[6] ? _entries_io_dataSources_8_0_value : 4'h0)
      | (_age_1_io_out_0[7] ? _entries_io_dataSources_9_0_value : 4'h0)
      | (_age_1_io_out_0[8] ? _entries_io_dataSources_10_0_value : 4'h0)
      | (_age_1_io_out_0[9] ? _entries_io_dataSources_11_0_value : 4'h0)
      | (_age_1_io_out_0[10] ? _entries_io_dataSources_12_0_value : 4'h0)
      | (_age_1_io_out_0[11] ? _entries_io_dataSources_13_0_value : 4'h0)
      | (_age_1_io_out_0[12] ? _entries_io_dataSources_14_0_value : 4'h0)
      | (_age_1_io_out_0[13] ? _entries_io_dataSources_15_0_value : 4'h0);
    io_deqDelay_0_bits_REG_common_l1ExuOH_0_0 <=
      _deqSelOHVec_0_T_2[0] & _entries_io_srcWakeUpL1ExuOH_0_0_0 | _deqSelOHVec_0_T_2[1]
      & _entries_io_srcWakeUpL1ExuOH_1_0_0 | _age_1_io_out_0[0]
      & _entries_io_srcWakeUpL1ExuOH_2_0_0 | _age_1_io_out_0[1]
      & _entries_io_srcWakeUpL1ExuOH_3_0_0 | _age_1_io_out_0[2]
      & _entries_io_srcWakeUpL1ExuOH_4_0_0 | _age_1_io_out_0[3]
      & _entries_io_srcWakeUpL1ExuOH_5_0_0 | _age_1_io_out_0[4]
      & _entries_io_srcWakeUpL1ExuOH_6_0_0 | _age_1_io_out_0[5]
      & _entries_io_srcWakeUpL1ExuOH_7_0_0 | _age_1_io_out_0[6]
      & _entries_io_srcWakeUpL1ExuOH_8_0_0 | _age_1_io_out_0[7]
      & _entries_io_srcWakeUpL1ExuOH_9_0_0 | _age_1_io_out_0[8]
      & _entries_io_srcWakeUpL1ExuOH_10_0_0 | _age_1_io_out_0[9]
      & _entries_io_srcWakeUpL1ExuOH_11_0_0 | _age_1_io_out_0[10]
      & _entries_io_srcWakeUpL1ExuOH_12_0_0 | _age_1_io_out_0[11]
      & _entries_io_srcWakeUpL1ExuOH_13_0_0 | _age_1_io_out_0[12]
      & _entries_io_srcWakeUpL1ExuOH_14_0_0 | _age_1_io_out_0[13]
      & _entries_io_srcWakeUpL1ExuOH_15_0_0;
    io_deqDelay_0_bits_REG_common_l1ExuOH_0_2 <=
      _deqSelOHVec_0_T_2[0] & _entries_io_srcWakeUpL1ExuOH_0_0_2 | _deqSelOHVec_0_T_2[1]
      & _entries_io_srcWakeUpL1ExuOH_1_0_2 | _age_1_io_out_0[0]
      & _entries_io_srcWakeUpL1ExuOH_2_0_2 | _age_1_io_out_0[1]
      & _entries_io_srcWakeUpL1ExuOH_3_0_2 | _age_1_io_out_0[2]
      & _entries_io_srcWakeUpL1ExuOH_4_0_2 | _age_1_io_out_0[3]
      & _entries_io_srcWakeUpL1ExuOH_5_0_2 | _age_1_io_out_0[4]
      & _entries_io_srcWakeUpL1ExuOH_6_0_2 | _age_1_io_out_0[5]
      & _entries_io_srcWakeUpL1ExuOH_7_0_2 | _age_1_io_out_0[6]
      & _entries_io_srcWakeUpL1ExuOH_8_0_2 | _age_1_io_out_0[7]
      & _entries_io_srcWakeUpL1ExuOH_9_0_2 | _age_1_io_out_0[8]
      & _entries_io_srcWakeUpL1ExuOH_10_0_2 | _age_1_io_out_0[9]
      & _entries_io_srcWakeUpL1ExuOH_11_0_2 | _age_1_io_out_0[10]
      & _entries_io_srcWakeUpL1ExuOH_12_0_2 | _age_1_io_out_0[11]
      & _entries_io_srcWakeUpL1ExuOH_13_0_2 | _age_1_io_out_0[12]
      & _entries_io_srcWakeUpL1ExuOH_14_0_2 | _age_1_io_out_0[13]
      & _entries_io_srcWakeUpL1ExuOH_15_0_2;
    io_deqDelay_0_bits_REG_common_l1ExuOH_0_4 <=
      _deqSelOHVec_0_T_2[0] & _entries_io_srcWakeUpL1ExuOH_0_0_4 | _deqSelOHVec_0_T_2[1]
      & _entries_io_srcWakeUpL1ExuOH_1_0_4 | _age_1_io_out_0[0]
      & _entries_io_srcWakeUpL1ExuOH_2_0_4 | _age_1_io_out_0[1]
      & _entries_io_srcWakeUpL1ExuOH_3_0_4 | _age_1_io_out_0[2]
      & _entries_io_srcWakeUpL1ExuOH_4_0_4 | _age_1_io_out_0[3]
      & _entries_io_srcWakeUpL1ExuOH_5_0_4 | _age_1_io_out_0[4]
      & _entries_io_srcWakeUpL1ExuOH_6_0_4 | _age_1_io_out_0[5]
      & _entries_io_srcWakeUpL1ExuOH_7_0_4 | _age_1_io_out_0[6]
      & _entries_io_srcWakeUpL1ExuOH_8_0_4 | _age_1_io_out_0[7]
      & _entries_io_srcWakeUpL1ExuOH_9_0_4 | _age_1_io_out_0[8]
      & _entries_io_srcWakeUpL1ExuOH_10_0_4 | _age_1_io_out_0[9]
      & _entries_io_srcWakeUpL1ExuOH_11_0_4 | _age_1_io_out_0[10]
      & _entries_io_srcWakeUpL1ExuOH_12_0_4 | _age_1_io_out_0[11]
      & _entries_io_srcWakeUpL1ExuOH_13_0_4 | _age_1_io_out_0[12]
      & _entries_io_srcWakeUpL1ExuOH_14_0_4 | _age_1_io_out_0[13]
      & _entries_io_srcWakeUpL1ExuOH_15_0_4;
    io_deqDelay_0_bits_REG_common_l1ExuOH_0_6 <=
      _deqSelOHVec_0_T_2[0] & _entries_io_srcWakeUpL1ExuOH_0_0_6 | _deqSelOHVec_0_T_2[1]
      & _entries_io_srcWakeUpL1ExuOH_1_0_6 | _age_1_io_out_0[0]
      & _entries_io_srcWakeUpL1ExuOH_2_0_6 | _age_1_io_out_0[1]
      & _entries_io_srcWakeUpL1ExuOH_3_0_6 | _age_1_io_out_0[2]
      & _entries_io_srcWakeUpL1ExuOH_4_0_6 | _age_1_io_out_0[3]
      & _entries_io_srcWakeUpL1ExuOH_5_0_6 | _age_1_io_out_0[4]
      & _entries_io_srcWakeUpL1ExuOH_6_0_6 | _age_1_io_out_0[5]
      & _entries_io_srcWakeUpL1ExuOH_7_0_6 | _age_1_io_out_0[6]
      & _entries_io_srcWakeUpL1ExuOH_8_0_6 | _age_1_io_out_0[7]
      & _entries_io_srcWakeUpL1ExuOH_9_0_6 | _age_1_io_out_0[8]
      & _entries_io_srcWakeUpL1ExuOH_10_0_6 | _age_1_io_out_0[9]
      & _entries_io_srcWakeUpL1ExuOH_11_0_6 | _age_1_io_out_0[10]
      & _entries_io_srcWakeUpL1ExuOH_12_0_6 | _age_1_io_out_0[11]
      & _entries_io_srcWakeUpL1ExuOH_13_0_6 | _age_1_io_out_0[12]
      & _entries_io_srcWakeUpL1ExuOH_14_0_6 | _age_1_io_out_0[13]
      & _entries_io_srcWakeUpL1ExuOH_15_0_6;
    io_deqDelay_0_bits_REG_common_l1ExuOH_0_21 <=
      _deqSelOHVec_0_T_2[0] & _entries_io_srcWakeUpL1ExuOH_0_0_21 | _deqSelOHVec_0_T_2[1]
      & _entries_io_srcWakeUpL1ExuOH_1_0_21 | _age_1_io_out_0[0]
      & _entries_io_srcWakeUpL1ExuOH_2_0_21 | _age_1_io_out_0[1]
      & _entries_io_srcWakeUpL1ExuOH_3_0_21 | _age_1_io_out_0[2]
      & _entries_io_srcWakeUpL1ExuOH_4_0_21 | _age_1_io_out_0[3]
      & _entries_io_srcWakeUpL1ExuOH_5_0_21 | _age_1_io_out_0[4]
      & _entries_io_srcWakeUpL1ExuOH_6_0_21 | _age_1_io_out_0[5]
      & _entries_io_srcWakeUpL1ExuOH_7_0_21 | _age_1_io_out_0[6]
      & _entries_io_srcWakeUpL1ExuOH_8_0_21 | _age_1_io_out_0[7]
      & _entries_io_srcWakeUpL1ExuOH_9_0_21 | _age_1_io_out_0[8]
      & _entries_io_srcWakeUpL1ExuOH_10_0_21 | _age_1_io_out_0[9]
      & _entries_io_srcWakeUpL1ExuOH_11_0_21 | _age_1_io_out_0[10]
      & _entries_io_srcWakeUpL1ExuOH_12_0_21 | _age_1_io_out_0[11]
      & _entries_io_srcWakeUpL1ExuOH_13_0_21 | _age_1_io_out_0[12]
      & _entries_io_srcWakeUpL1ExuOH_14_0_21 | _age_1_io_out_0[13]
      & _entries_io_srcWakeUpL1ExuOH_15_0_21;
    io_deqDelay_0_bits_REG_common_l1ExuOH_0_22 <=
      _deqSelOHVec_0_T_2[0] & _entries_io_srcWakeUpL1ExuOH_0_0_22 | _deqSelOHVec_0_T_2[1]
      & _entries_io_srcWakeUpL1ExuOH_1_0_22 | _age_1_io_out_0[0]
      & _entries_io_srcWakeUpL1ExuOH_2_0_22 | _age_1_io_out_0[1]
      & _entries_io_srcWakeUpL1ExuOH_3_0_22 | _age_1_io_out_0[2]
      & _entries_io_srcWakeUpL1ExuOH_4_0_22 | _age_1_io_out_0[3]
      & _entries_io_srcWakeUpL1ExuOH_5_0_22 | _age_1_io_out_0[4]
      & _entries_io_srcWakeUpL1ExuOH_6_0_22 | _age_1_io_out_0[5]
      & _entries_io_srcWakeUpL1ExuOH_7_0_22 | _age_1_io_out_0[6]
      & _entries_io_srcWakeUpL1ExuOH_8_0_22 | _age_1_io_out_0[7]
      & _entries_io_srcWakeUpL1ExuOH_9_0_22 | _age_1_io_out_0[8]
      & _entries_io_srcWakeUpL1ExuOH_10_0_22 | _age_1_io_out_0[9]
      & _entries_io_srcWakeUpL1ExuOH_11_0_22 | _age_1_io_out_0[10]
      & _entries_io_srcWakeUpL1ExuOH_12_0_22 | _age_1_io_out_0[11]
      & _entries_io_srcWakeUpL1ExuOH_13_0_22 | _age_1_io_out_0[12]
      & _entries_io_srcWakeUpL1ExuOH_14_0_22 | _age_1_io_out_0[13]
      & _entries_io_srcWakeUpL1ExuOH_15_0_22;
    io_deqDelay_0_bits_REG_common_l1ExuOH_0_23 <=
      _deqSelOHVec_0_T_2[0] & _entries_io_srcWakeUpL1ExuOH_0_0_23 | _deqSelOHVec_0_T_2[1]
      & _entries_io_srcWakeUpL1ExuOH_1_0_23 | _age_1_io_out_0[0]
      & _entries_io_srcWakeUpL1ExuOH_2_0_23 | _age_1_io_out_0[1]
      & _entries_io_srcWakeUpL1ExuOH_3_0_23 | _age_1_io_out_0[2]
      & _entries_io_srcWakeUpL1ExuOH_4_0_23 | _age_1_io_out_0[3]
      & _entries_io_srcWakeUpL1ExuOH_5_0_23 | _age_1_io_out_0[4]
      & _entries_io_srcWakeUpL1ExuOH_6_0_23 | _age_1_io_out_0[5]
      & _entries_io_srcWakeUpL1ExuOH_7_0_23 | _age_1_io_out_0[6]
      & _entries_io_srcWakeUpL1ExuOH_8_0_23 | _age_1_io_out_0[7]
      & _entries_io_srcWakeUpL1ExuOH_9_0_23 | _age_1_io_out_0[8]
      & _entries_io_srcWakeUpL1ExuOH_10_0_23 | _age_1_io_out_0[9]
      & _entries_io_srcWakeUpL1ExuOH_11_0_23 | _age_1_io_out_0[10]
      & _entries_io_srcWakeUpL1ExuOH_12_0_23 | _age_1_io_out_0[11]
      & _entries_io_srcWakeUpL1ExuOH_13_0_23 | _age_1_io_out_0[12]
      & _entries_io_srcWakeUpL1ExuOH_14_0_23 | _age_1_io_out_0[13]
      & _entries_io_srcWakeUpL1ExuOH_15_0_23;
    io_deqDelay_0_bits_REG_common_loadDependency_0 <=
      (_deqSelOHVec_0_T_2[0] ? _entries_io_loadDependency_0_0 : 2'h0)
      | (_deqSelOHVec_0_T_2[1] ? _entries_io_loadDependency_1_0 : 2'h0)
      | (_age_1_io_out_0[0] ? _entries_io_loadDependency_2_0 : 2'h0)
      | (_age_1_io_out_0[1] ? _entries_io_loadDependency_3_0 : 2'h0)
      | (_age_1_io_out_0[2] ? _entries_io_loadDependency_4_0 : 2'h0)
      | (_age_1_io_out_0[3] ? _entries_io_loadDependency_5_0 : 2'h0)
      | (_age_1_io_out_0[4] ? _entries_io_loadDependency_6_0 : 2'h0)
      | (_age_1_io_out_0[5] ? _entries_io_loadDependency_7_0 : 2'h0)
      | (_age_1_io_out_0[6] ? _entries_io_loadDependency_8_0 : 2'h0)
      | (_age_1_io_out_0[7] ? _entries_io_loadDependency_9_0 : 2'h0)
      | (_age_1_io_out_0[8] ? _entries_io_loadDependency_10_0 : 2'h0)
      | (_age_1_io_out_0[9] ? _entries_io_loadDependency_11_0 : 2'h0)
      | (_age_1_io_out_0[10] ? _entries_io_loadDependency_12_0 : 2'h0)
      | (_age_1_io_out_0[11] ? _entries_io_loadDependency_13_0 : 2'h0)
      | (_age_1_io_out_0[12] ? _entries_io_loadDependency_14_0 : 2'h0)
      | (_age_1_io_out_0[13] ? _entries_io_loadDependency_15_0 : 2'h0);
    io_deqDelay_0_bits_REG_common_loadDependency_1 <=
      (_deqSelOHVec_0_T_2[0] ? _entries_io_loadDependency_0_1 : 2'h0)
      | (_deqSelOHVec_0_T_2[1] ? _entries_io_loadDependency_1_1 : 2'h0)
      | (_age_1_io_out_0[0] ? _entries_io_loadDependency_2_1 : 2'h0)
      | (_age_1_io_out_0[1] ? _entries_io_loadDependency_3_1 : 2'h0)
      | (_age_1_io_out_0[2] ? _entries_io_loadDependency_4_1 : 2'h0)
      | (_age_1_io_out_0[3] ? _entries_io_loadDependency_5_1 : 2'h0)
      | (_age_1_io_out_0[4] ? _entries_io_loadDependency_6_1 : 2'h0)
      | (_age_1_io_out_0[5] ? _entries_io_loadDependency_7_1 : 2'h0)
      | (_age_1_io_out_0[6] ? _entries_io_loadDependency_8_1 : 2'h0)
      | (_age_1_io_out_0[7] ? _entries_io_loadDependency_9_1 : 2'h0)
      | (_age_1_io_out_0[8] ? _entries_io_loadDependency_10_1 : 2'h0)
      | (_age_1_io_out_0[9] ? _entries_io_loadDependency_11_1 : 2'h0)
      | (_age_1_io_out_0[10] ? _entries_io_loadDependency_12_1 : 2'h0)
      | (_age_1_io_out_0[11] ? _entries_io_loadDependency_13_1 : 2'h0)
      | (_age_1_io_out_0[12] ? _entries_io_loadDependency_14_1 : 2'h0)
      | (_age_1_io_out_0[13] ? _entries_io_loadDependency_15_1 : 2'h0);
    io_deqDelay_0_bits_REG_common_loadDependency_2 <=
      (_deqSelOHVec_0_T_2[0] ? _entries_io_loadDependency_0_2 : 2'h0)
      | (_deqSelOHVec_0_T_2[1] ? _entries_io_loadDependency_1_2 : 2'h0)
      | (_age_1_io_out_0[0] ? _entries_io_loadDependency_2_2 : 2'h0)
      | (_age_1_io_out_0[1] ? _entries_io_loadDependency_3_2 : 2'h0)
      | (_age_1_io_out_0[2] ? _entries_io_loadDependency_4_2 : 2'h0)
      | (_age_1_io_out_0[3] ? _entries_io_loadDependency_5_2 : 2'h0)
      | (_age_1_io_out_0[4] ? _entries_io_loadDependency_6_2 : 2'h0)
      | (_age_1_io_out_0[5] ? _entries_io_loadDependency_7_2 : 2'h0)
      | (_age_1_io_out_0[6] ? _entries_io_loadDependency_8_2 : 2'h0)
      | (_age_1_io_out_0[7] ? _entries_io_loadDependency_9_2 : 2'h0)
      | (_age_1_io_out_0[8] ? _entries_io_loadDependency_10_2 : 2'h0)
      | (_age_1_io_out_0[9] ? _entries_io_loadDependency_11_2 : 2'h0)
      | (_age_1_io_out_0[10] ? _entries_io_loadDependency_12_2 : 2'h0)
      | (_age_1_io_out_0[11] ? _entries_io_loadDependency_13_2 : 2'h0)
      | (_age_1_io_out_0[12] ? _entries_io_loadDependency_14_2 : 2'h0)
      | (_age_1_io_out_0[13] ? _entries_io_loadDependency_15_2 : 2'h0);
    io_wakeupToIQ_0_bits_pdest_REG <= io_memIO_loadWakeUp_0_bits_pdest;
    io_wakeupToIQ_0_bits_pdestCopy_0_REG <= io_memIO_loadWakeUp_0_bits_pdest;
    io_wakeupToIQ_0_bits_pdestCopy_1_REG <= io_memIO_loadWakeUp_0_bits_pdest;
    io_wakeupToIQ_0_bits_pdestCopy_2_REG <= io_memIO_loadWakeUp_0_bits_pdest;
    io_wakeupToIQ_0_bits_pdestCopy_3_REG <= io_memIO_loadWakeUp_0_bits_pdest;
    io_wakeupToIQ_0_bits_pdestCopy_4_REG <= io_memIO_loadWakeUp_0_bits_pdest;
    io_wakeupToIQ_0_bits_pdestCopy_5_REG <= io_memIO_loadWakeUp_0_bits_pdest;
  end // always @(posedge)
  wire        _io_wakeupToIQ_0_bits_rfWenCopy_5_T =
    io_memIO_loadWakeUp_0_bits_rfWen & io_memIO_loadWakeUp_0_valid;
  wire        _io_wakeupToIQ_0_bits_fpWenCopy_5_T =
    io_memIO_loadWakeUp_0_bits_fpWen & io_memIO_loadWakeUp_0_valid;
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      io_wakeupToIQ_0_valid_last_REG <= 1'h0;
      io_wakeupToIQ_0_bits_rfWen_last_REG <= 1'h0;
      io_wakeupToIQ_0_bits_fpWen_last_REG <= 1'h0;
      io_wakeupToIQ_0_bits_rfWenCopy_0_last_REG <= 1'h0;
      io_wakeupToIQ_0_bits_rfWenCopy_1_last_REG <= 1'h0;
      io_wakeupToIQ_0_bits_rfWenCopy_2_last_REG <= 1'h0;
      io_wakeupToIQ_0_bits_rfWenCopy_3_last_REG <= 1'h0;
      io_wakeupToIQ_0_bits_rfWenCopy_4_last_REG <= 1'h0;
      io_wakeupToIQ_0_bits_rfWenCopy_5_last_REG <= 1'h0;
      io_wakeupToIQ_0_bits_fpWenCopy_4_last_REG <= 1'h0;
      io_wakeupToIQ_0_bits_fpWenCopy_5_last_REG <= 1'h0;
    end
    else begin
      io_wakeupToIQ_0_valid_last_REG <= io_memIO_loadWakeUp_0_valid;
      io_wakeupToIQ_0_bits_rfWen_last_REG <= _io_wakeupToIQ_0_bits_rfWenCopy_5_T;
      io_wakeupToIQ_0_bits_fpWen_last_REG <= _io_wakeupToIQ_0_bits_fpWenCopy_5_T;
      io_wakeupToIQ_0_bits_rfWenCopy_0_last_REG <= _io_wakeupToIQ_0_bits_rfWenCopy_5_T;
      io_wakeupToIQ_0_bits_rfWenCopy_1_last_REG <= _io_wakeupToIQ_0_bits_rfWenCopy_5_T;
      io_wakeupToIQ_0_bits_rfWenCopy_2_last_REG <= _io_wakeupToIQ_0_bits_rfWenCopy_5_T;
      io_wakeupToIQ_0_bits_rfWenCopy_3_last_REG <= _io_wakeupToIQ_0_bits_rfWenCopy_5_T;
      io_wakeupToIQ_0_bits_rfWenCopy_4_last_REG <= _io_wakeupToIQ_0_bits_rfWenCopy_5_T;
      io_wakeupToIQ_0_bits_rfWenCopy_5_last_REG <= _io_wakeupToIQ_0_bits_rfWenCopy_5_T;
      io_wakeupToIQ_0_bits_fpWenCopy_4_last_REG <= _io_wakeupToIQ_0_bits_fpWenCopy_5_T;
      io_wakeupToIQ_0_bits_fpWenCopy_5_last_REG <= _io_wakeupToIQ_0_bits_fpWenCopy_5_T;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:33];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h22; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        io_deqDelay_0_valid_REG = _RANDOM[6'h4][0];
        io_deqDelay_0_bits_REG_rf_0_0_addr = _RANDOM[6'h4][8:1];
        io_deqDelay_0_bits_REG_rcIdx_0 = _RANDOM[6'h4][20:16];
        io_deqDelay_0_bits_REG_common_fuType =
          {_RANDOM[6'h4][31:25], _RANDOM[6'h5][27:0]};
        io_deqDelay_0_bits_REG_common_fuOpType =
          {_RANDOM[6'h5][31:28], _RANDOM[6'h6][4:0]};
        io_deqDelay_0_bits_REG_common_imm = {_RANDOM[6'h8][31:5], _RANDOM[6'h9][4:0]};
        io_deqDelay_0_bits_REG_common_robIdx_flag = _RANDOM[6'h9][5];
        io_deqDelay_0_bits_REG_common_robIdx_value = _RANDOM[6'h9][13:6];
        io_deqDelay_0_bits_REG_common_pdest = _RANDOM[6'h9][26:19];
        io_deqDelay_0_bits_REG_common_rfWen = _RANDOM[6'h9][27];
        io_deqDelay_0_bits_REG_common_fpWen = _RANDOM[6'h9][28];
        io_deqDelay_0_bits_REG_common_preDecode_isRVC = _RANDOM[6'h9][31];
        io_deqDelay_0_bits_REG_common_ftqIdx_flag = _RANDOM[6'hA][4];
        io_deqDelay_0_bits_REG_common_ftqIdx_value = _RANDOM[6'hA][10:5];
        io_deqDelay_0_bits_REG_common_ftqOffset = _RANDOM[6'hA][14:11];
        io_deqDelay_0_bits_REG_common_loadWaitBit = _RANDOM[6'hA][15];
        io_deqDelay_0_bits_REG_common_waitForRobIdx_flag = _RANDOM[6'hA][16];
        io_deqDelay_0_bits_REG_common_waitForRobIdx_value = _RANDOM[6'hA][24:17];
        io_deqDelay_0_bits_REG_common_storeSetHit = _RANDOM[6'hA][25];
        io_deqDelay_0_bits_REG_common_loadWaitStrict = _RANDOM[6'hA][26];
        io_deqDelay_0_bits_REG_common_sqIdx_flag = _RANDOM[6'hB][0];
        io_deqDelay_0_bits_REG_common_sqIdx_value = _RANDOM[6'hB][6:1];
        io_deqDelay_0_bits_REG_common_lqIdx_flag = _RANDOM[6'hB][7];
        io_deqDelay_0_bits_REG_common_lqIdx_value = _RANDOM[6'hB][14:8];
        io_deqDelay_0_bits_REG_common_dataSources_0_value = _RANDOM[6'hB][18:15];
        io_deqDelay_0_bits_REG_common_l1ExuOH_0_0 = _RANDOM[6'hB][19];
        io_deqDelay_0_bits_REG_common_l1ExuOH_0_2 = _RANDOM[6'hB][21];
        io_deqDelay_0_bits_REG_common_l1ExuOH_0_4 = _RANDOM[6'hB][23];
        io_deqDelay_0_bits_REG_common_l1ExuOH_0_6 = _RANDOM[6'hB][25];
        io_deqDelay_0_bits_REG_common_l1ExuOH_0_21 = _RANDOM[6'hC][8];
        io_deqDelay_0_bits_REG_common_l1ExuOH_0_22 = _RANDOM[6'hC][9];
        io_deqDelay_0_bits_REG_common_l1ExuOH_0_23 = _RANDOM[6'hC][10];
        io_deqDelay_0_bits_REG_common_loadDependency_0 = _RANDOM[6'hC][19:18];
        io_deqDelay_0_bits_REG_common_loadDependency_1 = _RANDOM[6'hC][21:20];
        io_deqDelay_0_bits_REG_common_loadDependency_2 = _RANDOM[6'hC][23:22];
        io_wakeupToIQ_0_valid_last_REG = _RANDOM[6'h1F][19];
        io_wakeupToIQ_0_bits_rfWen_last_REG = _RANDOM[6'h1F][20];
        io_wakeupToIQ_0_bits_fpWen_last_REG = _RANDOM[6'h1F][21];
        io_wakeupToIQ_0_bits_pdest_REG = _RANDOM[6'h1F][29:22];
        io_wakeupToIQ_0_bits_rfWenCopy_0_last_REG = _RANDOM[6'h1F][30];
        io_wakeupToIQ_0_bits_rfWenCopy_1_last_REG = _RANDOM[6'h1F][31];
        io_wakeupToIQ_0_bits_rfWenCopy_2_last_REG = _RANDOM[6'h20][0];
        io_wakeupToIQ_0_bits_rfWenCopy_3_last_REG = _RANDOM[6'h20][1];
        io_wakeupToIQ_0_bits_rfWenCopy_4_last_REG = _RANDOM[6'h20][2];
        io_wakeupToIQ_0_bits_rfWenCopy_5_last_REG = _RANDOM[6'h20][3];
        io_wakeupToIQ_0_bits_fpWenCopy_4_last_REG = _RANDOM[6'h20][8];
        io_wakeupToIQ_0_bits_fpWenCopy_5_last_REG = _RANDOM[6'h20][9];
        io_wakeupToIQ_0_bits_pdestCopy_0_REG = _RANDOM[6'h20][17:10];
        io_wakeupToIQ_0_bits_pdestCopy_1_REG = _RANDOM[6'h20][25:18];
        io_wakeupToIQ_0_bits_pdestCopy_2_REG =
          {_RANDOM[6'h20][31:26], _RANDOM[6'h21][1:0]};
        io_wakeupToIQ_0_bits_pdestCopy_3_REG = _RANDOM[6'h21][9:2];
        io_wakeupToIQ_0_bits_pdestCopy_4_REG = _RANDOM[6'h21][17:10];
        io_wakeupToIQ_0_bits_pdestCopy_5_REG = _RANDOM[6'h21][25:18];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        io_wakeupToIQ_0_valid_last_REG = 1'h0;
        io_wakeupToIQ_0_bits_rfWen_last_REG = 1'h0;
        io_wakeupToIQ_0_bits_fpWen_last_REG = 1'h0;
        io_wakeupToIQ_0_bits_rfWenCopy_0_last_REG = 1'h0;
        io_wakeupToIQ_0_bits_rfWenCopy_1_last_REG = 1'h0;
        io_wakeupToIQ_0_bits_rfWenCopy_2_last_REG = 1'h0;
        io_wakeupToIQ_0_bits_rfWenCopy_3_last_REG = 1'h0;
        io_wakeupToIQ_0_bits_rfWenCopy_4_last_REG = 1'h0;
        io_wakeupToIQ_0_bits_rfWenCopy_5_last_REG = 1'h0;
        io_wakeupToIQ_0_bits_fpWenCopy_4_last_REG = 1'h0;
        io_wakeupToIQ_0_bits_fpWenCopy_5_last_REG = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  EntriesLdu entries (
    .clock                                                (clock),
    .reset                                                (reset),
    .io_flush_valid                                       (io_flush_valid),
    .io_flush_bits_robIdx_flag                            (io_flush_bits_robIdx_flag),
    .io_flush_bits_robIdx_value                           (io_flush_bits_robIdx_value),
    .io_flush_bits_level                                  (io_flush_bits_level),
    .io_enq_0_valid                                       (s0_doEnqSelValidVec_0),
    .io_enq_0_bits_status_robIdx_flag                     (io_enq_0_bits_robIdx_flag),
    .io_enq_0_bits_status_robIdx_value                    (io_enq_0_bits_robIdx_value),
    .io_enq_0_bits_status_fuType_15                       (io_enq_0_bits_fuType[15]),
    .io_enq_0_bits_status_srcStatus_0_psrc                (io_enq_0_bits_psrc_0),
    .io_enq_0_bits_status_srcStatus_0_srcType             (io_enq_0_bits_srcType_0),
    .io_enq_0_bits_status_srcStatus_0_srcState
      (io_enq_0_bits_srcType_0[2]
       & _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6
       | io_enq_0_bits_srcState_0),
    .io_enq_0_bits_status_srcStatus_0_dataSources_value
      (io_enq_0_bits_srcType_0[0]
       & _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6
         ? 4'h0
         : io_enq_0_bits_srcType_0 == 4'h0
             ? 4'h4
             : io_enq_0_bits_srcType_0[2]
               & _entries_io_enq_0_bits_status_srcStatus_0_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_0_bits_status_srcStatus_0_srcLoadDependency_0
      ({io_enq_0_bits_srcLoadDependency_0_0[0], 1'h0}),
    .io_enq_0_bits_status_srcStatus_0_srcLoadDependency_1
      ({io_enq_0_bits_srcLoadDependency_0_1[0], 1'h0}),
    .io_enq_0_bits_status_srcStatus_0_srcLoadDependency_2
      ({io_enq_0_bits_srcLoadDependency_0_2[0], 1'h0}),
    .io_enq_0_bits_status_srcStatus_0_useRegCache         (io_enq_0_bits_useRegCache_0),
    .io_enq_0_bits_status_srcStatus_0_regCacheIdx         (io_enq_0_bits_regCacheIdx_0),
    .io_enq_0_bits_imm                                    (io_enq_0_bits_imm),
    .io_enq_0_bits_payload_preDecodeInfo_isRVC
      (io_enq_0_bits_preDecodeInfo_isRVC),
    .io_enq_0_bits_payload_ftqPtr_flag                    (io_enq_0_bits_ftqPtr_flag),
    .io_enq_0_bits_payload_ftqPtr_value                   (io_enq_0_bits_ftqPtr_value),
    .io_enq_0_bits_payload_ftqOffset                      (io_enq_0_bits_ftqOffset),
    .io_enq_0_bits_payload_fuOpType                       (io_enq_0_bits_fuOpType),
    .io_enq_0_bits_payload_rfWen                          (io_enq_0_bits_rfWen),
    .io_enq_0_bits_payload_fpWen                          (io_enq_0_bits_fpWen),
    .io_enq_0_bits_payload_srcLoadDependency_0_0
      (io_enq_0_bits_srcLoadDependency_0_0),
    .io_enq_0_bits_payload_srcLoadDependency_0_1
      (io_enq_0_bits_srcLoadDependency_0_1),
    .io_enq_0_bits_payload_srcLoadDependency_0_2
      (io_enq_0_bits_srcLoadDependency_0_2),
    .io_enq_0_bits_payload_pdest                          (io_enq_0_bits_pdest),
    .io_enq_0_bits_payload_storeSetHit                    (io_enq_0_bits_storeSetHit),
    .io_enq_0_bits_payload_waitForRobIdx_flag
      (io_enq_0_bits_waitForRobIdx_flag),
    .io_enq_0_bits_payload_waitForRobIdx_value
      (io_enq_0_bits_waitForRobIdx_value),
    .io_enq_0_bits_payload_loadWaitBit                    (io_enq_0_bits_loadWaitBit),
    .io_enq_0_bits_payload_loadWaitStrict                 (io_enq_0_bits_loadWaitStrict),
    .io_enq_0_bits_payload_lqIdx_flag                     (io_enq_0_bits_lqIdx_flag),
    .io_enq_0_bits_payload_lqIdx_value                    (io_enq_0_bits_lqIdx_value),
    .io_enq_0_bits_payload_sqIdx_flag                     (io_enq_0_bits_sqIdx_flag),
    .io_enq_0_bits_payload_sqIdx_value                    (io_enq_0_bits_sqIdx_value),
    .io_enq_1_valid                                       (s0_doEnqSelValidVec_1),
    .io_enq_1_bits_status_robIdx_flag                     (io_enq_1_bits_robIdx_flag),
    .io_enq_1_bits_status_robIdx_value                    (io_enq_1_bits_robIdx_value),
    .io_enq_1_bits_status_fuType_15                       (io_enq_1_bits_fuType[15]),
    .io_enq_1_bits_status_srcStatus_0_psrc                (io_enq_1_bits_psrc_0),
    .io_enq_1_bits_status_srcStatus_0_srcType             (io_enq_1_bits_srcType_0),
    .io_enq_1_bits_status_srcStatus_0_srcState
      (io_enq_1_bits_srcType_0[2]
       & _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6
       | io_enq_1_bits_srcState_0),
    .io_enq_1_bits_status_srcStatus_0_dataSources_value
      (io_enq_1_bits_srcType_0[0]
       & _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6
         ? 4'h0
         : io_enq_1_bits_srcType_0 == 4'h0
             ? 4'h4
             : io_enq_1_bits_srcType_0[2]
               & _entries_io_enq_1_bits_status_srcStatus_0_dataSources_value_T_6
                 ? 4'h5
                 : 4'h8),
    .io_enq_1_bits_status_srcStatus_0_srcLoadDependency_0
      ({io_enq_1_bits_srcLoadDependency_0_0[0], 1'h0}),
    .io_enq_1_bits_status_srcStatus_0_srcLoadDependency_1
      ({io_enq_1_bits_srcLoadDependency_0_1[0], 1'h0}),
    .io_enq_1_bits_status_srcStatus_0_srcLoadDependency_2
      ({io_enq_1_bits_srcLoadDependency_0_2[0], 1'h0}),
    .io_enq_1_bits_status_srcStatus_0_useRegCache         (io_enq_1_bits_useRegCache_0),
    .io_enq_1_bits_status_srcStatus_0_regCacheIdx         (io_enq_1_bits_regCacheIdx_0),
    .io_enq_1_bits_imm                                    (io_enq_1_bits_imm),
    .io_enq_1_bits_payload_preDecodeInfo_isRVC
      (io_enq_1_bits_preDecodeInfo_isRVC),
    .io_enq_1_bits_payload_ftqPtr_flag                    (io_enq_1_bits_ftqPtr_flag),
    .io_enq_1_bits_payload_ftqPtr_value                   (io_enq_1_bits_ftqPtr_value),
    .io_enq_1_bits_payload_ftqOffset                      (io_enq_1_bits_ftqOffset),
    .io_enq_1_bits_payload_fuOpType                       (io_enq_1_bits_fuOpType),
    .io_enq_1_bits_payload_rfWen                          (io_enq_1_bits_rfWen),
    .io_enq_1_bits_payload_fpWen                          (io_enq_1_bits_fpWen),
    .io_enq_1_bits_payload_srcLoadDependency_0_0
      (io_enq_1_bits_srcLoadDependency_0_0),
    .io_enq_1_bits_payload_srcLoadDependency_0_1
      (io_enq_1_bits_srcLoadDependency_0_1),
    .io_enq_1_bits_payload_srcLoadDependency_0_2
      (io_enq_1_bits_srcLoadDependency_0_2),
    .io_enq_1_bits_payload_pdest                          (io_enq_1_bits_pdest),
    .io_enq_1_bits_payload_storeSetHit                    (io_enq_1_bits_storeSetHit),
    .io_enq_1_bits_payload_waitForRobIdx_flag
      (io_enq_1_bits_waitForRobIdx_flag),
    .io_enq_1_bits_payload_waitForRobIdx_value
      (io_enq_1_bits_waitForRobIdx_value),
    .io_enq_1_bits_payload_loadWaitBit                    (io_enq_1_bits_loadWaitBit),
    .io_enq_1_bits_payload_loadWaitStrict                 (io_enq_1_bits_loadWaitStrict),
    .io_enq_1_bits_payload_lqIdx_flag                     (io_enq_1_bits_lqIdx_flag),
    .io_enq_1_bits_payload_lqIdx_value                    (io_enq_1_bits_lqIdx_value),
    .io_enq_1_bits_payload_sqIdx_flag                     (io_enq_1_bits_sqIdx_flag),
    .io_enq_1_bits_payload_sqIdx_value                    (io_enq_1_bits_sqIdx_value),
    .io_og0Resp_0_valid                                   (io_og0Resp_0_valid),
    .io_og1Resp_0_valid                                   (io_og1Resp_0_valid),
    .io_og1Resp_0_bits_resp                               (io_og1Resp_0_bits_resp),
    .io_deqSelOH_0_valid                                  (deqSelValidVec_0),
    .io_deqSelOH_0_bits
      ({_age_1_io_out_0, _deqSelOHVec_0_T_2}),
    .io_enqEntryOldestSel_0_bits                          (_age_io_out_0),
    .io_othersEntryOldestSel_0_valid                      (|_deqCanIssue_0_15to2),
    .io_othersEntryOldestSel_0_bits                       (_age_1_io_out_0),
    .io_wakeUpFromWB_4_valid                              (io_wakeupFromWB_4_valid),
    .io_wakeUpFromWB_4_bits_rfWen                         (io_wakeupFromWB_4_bits_rfWen),
    .io_wakeUpFromWB_4_bits_pdest                         (io_wakeupFromWB_4_bits_pdest),
    .io_wakeUpFromWB_3_valid                              (io_wakeupFromWB_3_valid),
    .io_wakeUpFromWB_3_bits_rfWen                         (io_wakeupFromWB_3_bits_rfWen),
    .io_wakeUpFromWB_3_bits_pdest                         (io_wakeupFromWB_3_bits_pdest),
    .io_wakeUpFromWB_2_valid                              (io_wakeupFromWB_2_valid),
    .io_wakeUpFromWB_2_bits_rfWen                         (io_wakeupFromWB_2_bits_rfWen),
    .io_wakeUpFromWB_2_bits_pdest                         (io_wakeupFromWB_2_bits_pdest),
    .io_wakeUpFromWB_1_valid                              (io_wakeupFromWB_1_valid),
    .io_wakeUpFromWB_1_bits_rfWen                         (io_wakeupFromWB_1_bits_rfWen),
    .io_wakeUpFromWB_1_bits_pdest                         (io_wakeupFromWB_1_bits_pdest),
    .io_wakeUpFromWB_0_valid                              (io_wakeupFromWB_0_valid),
    .io_wakeUpFromWB_0_bits_rfWen                         (io_wakeupFromWB_0_bits_rfWen),
    .io_wakeUpFromWB_0_bits_pdest                         (io_wakeupFromWB_0_bits_pdest),
    .io_wakeUpFromIQ_6_bits_rfWen                         (io_wakeupFromIQ_6_bits_rfWen),
    .io_wakeUpFromIQ_6_bits_pdest                         (io_wakeupFromIQ_6_bits_pdest),
    .io_wakeUpFromIQ_6_bits_rcDest                        (io_wakeupFromIQ_6_bits_rcDest),
    .io_wakeUpFromIQ_5_bits_rfWen                         (io_wakeupFromIQ_5_bits_rfWen),
    .io_wakeUpFromIQ_5_bits_pdest                         (io_wakeupFromIQ_5_bits_pdest),
    .io_wakeUpFromIQ_5_bits_rcDest                        (io_wakeupFromIQ_5_bits_rcDest),
    .io_wakeUpFromIQ_4_bits_rfWen                         (io_wakeupFromIQ_4_bits_rfWen),
    .io_wakeUpFromIQ_4_bits_pdest                         (io_wakeupFromIQ_4_bits_pdest),
    .io_wakeUpFromIQ_4_bits_rcDest                        (io_wakeupFromIQ_4_bits_rcDest),
    .io_wakeUpFromIQ_3_bits_rfWen                         (io_wakeupFromIQ_3_bits_rfWen),
    .io_wakeUpFromIQ_3_bits_pdest                         (io_wakeupFromIQ_3_bits_pdest),
    .io_wakeUpFromIQ_3_bits_loadDependency_0
      (io_wakeupFromIQ_3_bits_loadDependency_0),
    .io_wakeUpFromIQ_3_bits_loadDependency_1
      (io_wakeupFromIQ_3_bits_loadDependency_1),
    .io_wakeUpFromIQ_3_bits_loadDependency_2
      (io_wakeupFromIQ_3_bits_loadDependency_2),
    .io_wakeUpFromIQ_3_bits_rcDest                        (io_wakeupFromIQ_3_bits_rcDest),
    .io_wakeUpFromIQ_2_bits_rfWen                         (io_wakeupFromIQ_2_bits_rfWen),
    .io_wakeUpFromIQ_2_bits_pdest                         (io_wakeupFromIQ_2_bits_pdest),
    .io_wakeUpFromIQ_2_bits_loadDependency_0
      (io_wakeupFromIQ_2_bits_loadDependency_0),
    .io_wakeUpFromIQ_2_bits_loadDependency_1
      (io_wakeupFromIQ_2_bits_loadDependency_1),
    .io_wakeUpFromIQ_2_bits_loadDependency_2
      (io_wakeupFromIQ_2_bits_loadDependency_2),
    .io_wakeUpFromIQ_2_bits_rcDest                        (io_wakeupFromIQ_2_bits_rcDest),
    .io_wakeUpFromIQ_1_bits_rfWen                         (io_wakeupFromIQ_1_bits_rfWen),
    .io_wakeUpFromIQ_1_bits_pdest                         (io_wakeupFromIQ_1_bits_pdest),
    .io_wakeUpFromIQ_1_bits_loadDependency_0
      (io_wakeupFromIQ_1_bits_loadDependency_0),
    .io_wakeUpFromIQ_1_bits_loadDependency_1
      (io_wakeupFromIQ_1_bits_loadDependency_1),
    .io_wakeUpFromIQ_1_bits_loadDependency_2
      (io_wakeupFromIQ_1_bits_loadDependency_2),
    .io_wakeUpFromIQ_1_bits_is0Lat                        (io_wakeupFromIQ_1_bits_is0Lat),
    .io_wakeUpFromIQ_1_bits_rcDest                        (io_wakeupFromIQ_1_bits_rcDest),
    .io_wakeUpFromIQ_0_bits_rfWen                         (io_wakeupFromIQ_0_bits_rfWen),
    .io_wakeUpFromIQ_0_bits_pdest                         (io_wakeupFromIQ_0_bits_pdest),
    .io_wakeUpFromIQ_0_bits_loadDependency_0
      (io_wakeupFromIQ_0_bits_loadDependency_0),
    .io_wakeUpFromIQ_0_bits_loadDependency_1
      (io_wakeupFromIQ_0_bits_loadDependency_1),
    .io_wakeUpFromIQ_0_bits_loadDependency_2
      (io_wakeupFromIQ_0_bits_loadDependency_2),
    .io_wakeUpFromIQ_0_bits_is0Lat                        (io_wakeupFromIQ_0_bits_is0Lat),
    .io_wakeUpFromIQ_0_bits_rcDest                        (io_wakeupFromIQ_0_bits_rcDest),
    .io_og0Cancel_0                                       (io_og0Cancel_0),
    .io_og0Cancel_2                                       (io_og0Cancel_2),
    .io_og0Cancel_4                                       (io_og0Cancel_4),
    .io_og0Cancel_6                                       (io_og0Cancel_6),
    .io_ldCancel_0_ld2Cancel                              (io_ldCancel_0_ld2Cancel),
    .io_ldCancel_1_ld2Cancel                              (io_ldCancel_1_ld2Cancel),
    .io_ldCancel_2_ld2Cancel                              (io_ldCancel_2_ld2Cancel),
    .io_valid                                             (_entries_io_valid),
    .io_issued                                            (_entries_io_issued),
    .io_canIssue                                          (_entries_io_canIssue),
    .io_fuType_0                                          (fuTypeVec_0),
    .io_fuType_1                                          (fuTypeVec_1),
    .io_fuType_2                                          (fuTypeVec_2),
    .io_fuType_3                                          (fuTypeVec_3),
    .io_fuType_4                                          (fuTypeVec_4),
    .io_fuType_5                                          (fuTypeVec_5),
    .io_fuType_6                                          (fuTypeVec_6),
    .io_fuType_7                                          (fuTypeVec_7),
    .io_fuType_8                                          (fuTypeVec_8),
    .io_fuType_9                                          (fuTypeVec_9),
    .io_fuType_10                                         (fuTypeVec_10),
    .io_fuType_11                                         (fuTypeVec_11),
    .io_fuType_12                                         (fuTypeVec_12),
    .io_fuType_13                                         (fuTypeVec_13),
    .io_fuType_14                                         (fuTypeVec_14),
    .io_fuType_15                                         (fuTypeVec_15),
    .io_dataSources_0_0_value
      (_entries_io_dataSources_0_0_value),
    .io_dataSources_1_0_value
      (_entries_io_dataSources_1_0_value),
    .io_dataSources_2_0_value
      (_entries_io_dataSources_2_0_value),
    .io_dataSources_3_0_value
      (_entries_io_dataSources_3_0_value),
    .io_dataSources_4_0_value
      (_entries_io_dataSources_4_0_value),
    .io_dataSources_5_0_value
      (_entries_io_dataSources_5_0_value),
    .io_dataSources_6_0_value
      (_entries_io_dataSources_6_0_value),
    .io_dataSources_7_0_value
      (_entries_io_dataSources_7_0_value),
    .io_dataSources_8_0_value
      (_entries_io_dataSources_8_0_value),
    .io_dataSources_9_0_value
      (_entries_io_dataSources_9_0_value),
    .io_dataSources_10_0_value
      (_entries_io_dataSources_10_0_value),
    .io_dataSources_11_0_value
      (_entries_io_dataSources_11_0_value),
    .io_dataSources_12_0_value
      (_entries_io_dataSources_12_0_value),
    .io_dataSources_13_0_value
      (_entries_io_dataSources_13_0_value),
    .io_dataSources_14_0_value
      (_entries_io_dataSources_14_0_value),
    .io_dataSources_15_0_value
      (_entries_io_dataSources_15_0_value),
    .io_loadDependency_0_0
      (_entries_io_loadDependency_0_0),
    .io_loadDependency_0_1
      (_entries_io_loadDependency_0_1),
    .io_loadDependency_0_2
      (_entries_io_loadDependency_0_2),
    .io_loadDependency_1_0
      (_entries_io_loadDependency_1_0),
    .io_loadDependency_1_1
      (_entries_io_loadDependency_1_1),
    .io_loadDependency_1_2
      (_entries_io_loadDependency_1_2),
    .io_loadDependency_2_0
      (_entries_io_loadDependency_2_0),
    .io_loadDependency_2_1
      (_entries_io_loadDependency_2_1),
    .io_loadDependency_2_2
      (_entries_io_loadDependency_2_2),
    .io_loadDependency_3_0
      (_entries_io_loadDependency_3_0),
    .io_loadDependency_3_1
      (_entries_io_loadDependency_3_1),
    .io_loadDependency_3_2
      (_entries_io_loadDependency_3_2),
    .io_loadDependency_4_0
      (_entries_io_loadDependency_4_0),
    .io_loadDependency_4_1
      (_entries_io_loadDependency_4_1),
    .io_loadDependency_4_2
      (_entries_io_loadDependency_4_2),
    .io_loadDependency_5_0
      (_entries_io_loadDependency_5_0),
    .io_loadDependency_5_1
      (_entries_io_loadDependency_5_1),
    .io_loadDependency_5_2
      (_entries_io_loadDependency_5_2),
    .io_loadDependency_6_0
      (_entries_io_loadDependency_6_0),
    .io_loadDependency_6_1
      (_entries_io_loadDependency_6_1),
    .io_loadDependency_6_2
      (_entries_io_loadDependency_6_2),
    .io_loadDependency_7_0
      (_entries_io_loadDependency_7_0),
    .io_loadDependency_7_1
      (_entries_io_loadDependency_7_1),
    .io_loadDependency_7_2
      (_entries_io_loadDependency_7_2),
    .io_loadDependency_8_0
      (_entries_io_loadDependency_8_0),
    .io_loadDependency_8_1
      (_entries_io_loadDependency_8_1),
    .io_loadDependency_8_2
      (_entries_io_loadDependency_8_2),
    .io_loadDependency_9_0
      (_entries_io_loadDependency_9_0),
    .io_loadDependency_9_1
      (_entries_io_loadDependency_9_1),
    .io_loadDependency_9_2
      (_entries_io_loadDependency_9_2),
    .io_loadDependency_10_0
      (_entries_io_loadDependency_10_0),
    .io_loadDependency_10_1
      (_entries_io_loadDependency_10_1),
    .io_loadDependency_10_2
      (_entries_io_loadDependency_10_2),
    .io_loadDependency_11_0
      (_entries_io_loadDependency_11_0),
    .io_loadDependency_11_1
      (_entries_io_loadDependency_11_1),
    .io_loadDependency_11_2
      (_entries_io_loadDependency_11_2),
    .io_loadDependency_12_0
      (_entries_io_loadDependency_12_0),
    .io_loadDependency_12_1
      (_entries_io_loadDependency_12_1),
    .io_loadDependency_12_2
      (_entries_io_loadDependency_12_2),
    .io_loadDependency_13_0
      (_entries_io_loadDependency_13_0),
    .io_loadDependency_13_1
      (_entries_io_loadDependency_13_1),
    .io_loadDependency_13_2
      (_entries_io_loadDependency_13_2),
    .io_loadDependency_14_0
      (_entries_io_loadDependency_14_0),
    .io_loadDependency_14_1
      (_entries_io_loadDependency_14_1),
    .io_loadDependency_14_2
      (_entries_io_loadDependency_14_2),
    .io_loadDependency_15_0
      (_entries_io_loadDependency_15_0),
    .io_loadDependency_15_1
      (_entries_io_loadDependency_15_1),
    .io_loadDependency_15_2
      (_entries_io_loadDependency_15_2),
    .io_srcWakeUpL1ExuOH_0_0_0
      (_entries_io_srcWakeUpL1ExuOH_0_0_0),
    .io_srcWakeUpL1ExuOH_0_0_2
      (_entries_io_srcWakeUpL1ExuOH_0_0_2),
    .io_srcWakeUpL1ExuOH_0_0_4
      (_entries_io_srcWakeUpL1ExuOH_0_0_4),
    .io_srcWakeUpL1ExuOH_0_0_6
      (_entries_io_srcWakeUpL1ExuOH_0_0_6),
    .io_srcWakeUpL1ExuOH_0_0_21
      (_entries_io_srcWakeUpL1ExuOH_0_0_21),
    .io_srcWakeUpL1ExuOH_0_0_22
      (_entries_io_srcWakeUpL1ExuOH_0_0_22),
    .io_srcWakeUpL1ExuOH_0_0_23
      (_entries_io_srcWakeUpL1ExuOH_0_0_23),
    .io_srcWakeUpL1ExuOH_1_0_0
      (_entries_io_srcWakeUpL1ExuOH_1_0_0),
    .io_srcWakeUpL1ExuOH_1_0_2
      (_entries_io_srcWakeUpL1ExuOH_1_0_2),
    .io_srcWakeUpL1ExuOH_1_0_4
      (_entries_io_srcWakeUpL1ExuOH_1_0_4),
    .io_srcWakeUpL1ExuOH_1_0_6
      (_entries_io_srcWakeUpL1ExuOH_1_0_6),
    .io_srcWakeUpL1ExuOH_1_0_21
      (_entries_io_srcWakeUpL1ExuOH_1_0_21),
    .io_srcWakeUpL1ExuOH_1_0_22
      (_entries_io_srcWakeUpL1ExuOH_1_0_22),
    .io_srcWakeUpL1ExuOH_1_0_23
      (_entries_io_srcWakeUpL1ExuOH_1_0_23),
    .io_srcWakeUpL1ExuOH_2_0_0
      (_entries_io_srcWakeUpL1ExuOH_2_0_0),
    .io_srcWakeUpL1ExuOH_2_0_2
      (_entries_io_srcWakeUpL1ExuOH_2_0_2),
    .io_srcWakeUpL1ExuOH_2_0_4
      (_entries_io_srcWakeUpL1ExuOH_2_0_4),
    .io_srcWakeUpL1ExuOH_2_0_6
      (_entries_io_srcWakeUpL1ExuOH_2_0_6),
    .io_srcWakeUpL1ExuOH_2_0_21
      (_entries_io_srcWakeUpL1ExuOH_2_0_21),
    .io_srcWakeUpL1ExuOH_2_0_22
      (_entries_io_srcWakeUpL1ExuOH_2_0_22),
    .io_srcWakeUpL1ExuOH_2_0_23
      (_entries_io_srcWakeUpL1ExuOH_2_0_23),
    .io_srcWakeUpL1ExuOH_3_0_0
      (_entries_io_srcWakeUpL1ExuOH_3_0_0),
    .io_srcWakeUpL1ExuOH_3_0_2
      (_entries_io_srcWakeUpL1ExuOH_3_0_2),
    .io_srcWakeUpL1ExuOH_3_0_4
      (_entries_io_srcWakeUpL1ExuOH_3_0_4),
    .io_srcWakeUpL1ExuOH_3_0_6
      (_entries_io_srcWakeUpL1ExuOH_3_0_6),
    .io_srcWakeUpL1ExuOH_3_0_21
      (_entries_io_srcWakeUpL1ExuOH_3_0_21),
    .io_srcWakeUpL1ExuOH_3_0_22
      (_entries_io_srcWakeUpL1ExuOH_3_0_22),
    .io_srcWakeUpL1ExuOH_3_0_23
      (_entries_io_srcWakeUpL1ExuOH_3_0_23),
    .io_srcWakeUpL1ExuOH_4_0_0
      (_entries_io_srcWakeUpL1ExuOH_4_0_0),
    .io_srcWakeUpL1ExuOH_4_0_2
      (_entries_io_srcWakeUpL1ExuOH_4_0_2),
    .io_srcWakeUpL1ExuOH_4_0_4
      (_entries_io_srcWakeUpL1ExuOH_4_0_4),
    .io_srcWakeUpL1ExuOH_4_0_6
      (_entries_io_srcWakeUpL1ExuOH_4_0_6),
    .io_srcWakeUpL1ExuOH_4_0_21
      (_entries_io_srcWakeUpL1ExuOH_4_0_21),
    .io_srcWakeUpL1ExuOH_4_0_22
      (_entries_io_srcWakeUpL1ExuOH_4_0_22),
    .io_srcWakeUpL1ExuOH_4_0_23
      (_entries_io_srcWakeUpL1ExuOH_4_0_23),
    .io_srcWakeUpL1ExuOH_5_0_0
      (_entries_io_srcWakeUpL1ExuOH_5_0_0),
    .io_srcWakeUpL1ExuOH_5_0_2
      (_entries_io_srcWakeUpL1ExuOH_5_0_2),
    .io_srcWakeUpL1ExuOH_5_0_4
      (_entries_io_srcWakeUpL1ExuOH_5_0_4),
    .io_srcWakeUpL1ExuOH_5_0_6
      (_entries_io_srcWakeUpL1ExuOH_5_0_6),
    .io_srcWakeUpL1ExuOH_5_0_21
      (_entries_io_srcWakeUpL1ExuOH_5_0_21),
    .io_srcWakeUpL1ExuOH_5_0_22
      (_entries_io_srcWakeUpL1ExuOH_5_0_22),
    .io_srcWakeUpL1ExuOH_5_0_23
      (_entries_io_srcWakeUpL1ExuOH_5_0_23),
    .io_srcWakeUpL1ExuOH_6_0_0
      (_entries_io_srcWakeUpL1ExuOH_6_0_0),
    .io_srcWakeUpL1ExuOH_6_0_2
      (_entries_io_srcWakeUpL1ExuOH_6_0_2),
    .io_srcWakeUpL1ExuOH_6_0_4
      (_entries_io_srcWakeUpL1ExuOH_6_0_4),
    .io_srcWakeUpL1ExuOH_6_0_6
      (_entries_io_srcWakeUpL1ExuOH_6_0_6),
    .io_srcWakeUpL1ExuOH_6_0_21
      (_entries_io_srcWakeUpL1ExuOH_6_0_21),
    .io_srcWakeUpL1ExuOH_6_0_22
      (_entries_io_srcWakeUpL1ExuOH_6_0_22),
    .io_srcWakeUpL1ExuOH_6_0_23
      (_entries_io_srcWakeUpL1ExuOH_6_0_23),
    .io_srcWakeUpL1ExuOH_7_0_0
      (_entries_io_srcWakeUpL1ExuOH_7_0_0),
    .io_srcWakeUpL1ExuOH_7_0_2
      (_entries_io_srcWakeUpL1ExuOH_7_0_2),
    .io_srcWakeUpL1ExuOH_7_0_4
      (_entries_io_srcWakeUpL1ExuOH_7_0_4),
    .io_srcWakeUpL1ExuOH_7_0_6
      (_entries_io_srcWakeUpL1ExuOH_7_0_6),
    .io_srcWakeUpL1ExuOH_7_0_21
      (_entries_io_srcWakeUpL1ExuOH_7_0_21),
    .io_srcWakeUpL1ExuOH_7_0_22
      (_entries_io_srcWakeUpL1ExuOH_7_0_22),
    .io_srcWakeUpL1ExuOH_7_0_23
      (_entries_io_srcWakeUpL1ExuOH_7_0_23),
    .io_srcWakeUpL1ExuOH_8_0_0
      (_entries_io_srcWakeUpL1ExuOH_8_0_0),
    .io_srcWakeUpL1ExuOH_8_0_2
      (_entries_io_srcWakeUpL1ExuOH_8_0_2),
    .io_srcWakeUpL1ExuOH_8_0_4
      (_entries_io_srcWakeUpL1ExuOH_8_0_4),
    .io_srcWakeUpL1ExuOH_8_0_6
      (_entries_io_srcWakeUpL1ExuOH_8_0_6),
    .io_srcWakeUpL1ExuOH_8_0_21
      (_entries_io_srcWakeUpL1ExuOH_8_0_21),
    .io_srcWakeUpL1ExuOH_8_0_22
      (_entries_io_srcWakeUpL1ExuOH_8_0_22),
    .io_srcWakeUpL1ExuOH_8_0_23
      (_entries_io_srcWakeUpL1ExuOH_8_0_23),
    .io_srcWakeUpL1ExuOH_9_0_0
      (_entries_io_srcWakeUpL1ExuOH_9_0_0),
    .io_srcWakeUpL1ExuOH_9_0_2
      (_entries_io_srcWakeUpL1ExuOH_9_0_2),
    .io_srcWakeUpL1ExuOH_9_0_4
      (_entries_io_srcWakeUpL1ExuOH_9_0_4),
    .io_srcWakeUpL1ExuOH_9_0_6
      (_entries_io_srcWakeUpL1ExuOH_9_0_6),
    .io_srcWakeUpL1ExuOH_9_0_21
      (_entries_io_srcWakeUpL1ExuOH_9_0_21),
    .io_srcWakeUpL1ExuOH_9_0_22
      (_entries_io_srcWakeUpL1ExuOH_9_0_22),
    .io_srcWakeUpL1ExuOH_9_0_23
      (_entries_io_srcWakeUpL1ExuOH_9_0_23),
    .io_srcWakeUpL1ExuOH_10_0_0
      (_entries_io_srcWakeUpL1ExuOH_10_0_0),
    .io_srcWakeUpL1ExuOH_10_0_2
      (_entries_io_srcWakeUpL1ExuOH_10_0_2),
    .io_srcWakeUpL1ExuOH_10_0_4
      (_entries_io_srcWakeUpL1ExuOH_10_0_4),
    .io_srcWakeUpL1ExuOH_10_0_6
      (_entries_io_srcWakeUpL1ExuOH_10_0_6),
    .io_srcWakeUpL1ExuOH_10_0_21
      (_entries_io_srcWakeUpL1ExuOH_10_0_21),
    .io_srcWakeUpL1ExuOH_10_0_22
      (_entries_io_srcWakeUpL1ExuOH_10_0_22),
    .io_srcWakeUpL1ExuOH_10_0_23
      (_entries_io_srcWakeUpL1ExuOH_10_0_23),
    .io_srcWakeUpL1ExuOH_11_0_0
      (_entries_io_srcWakeUpL1ExuOH_11_0_0),
    .io_srcWakeUpL1ExuOH_11_0_2
      (_entries_io_srcWakeUpL1ExuOH_11_0_2),
    .io_srcWakeUpL1ExuOH_11_0_4
      (_entries_io_srcWakeUpL1ExuOH_11_0_4),
    .io_srcWakeUpL1ExuOH_11_0_6
      (_entries_io_srcWakeUpL1ExuOH_11_0_6),
    .io_srcWakeUpL1ExuOH_11_0_21
      (_entries_io_srcWakeUpL1ExuOH_11_0_21),
    .io_srcWakeUpL1ExuOH_11_0_22
      (_entries_io_srcWakeUpL1ExuOH_11_0_22),
    .io_srcWakeUpL1ExuOH_11_0_23
      (_entries_io_srcWakeUpL1ExuOH_11_0_23),
    .io_srcWakeUpL1ExuOH_12_0_0
      (_entries_io_srcWakeUpL1ExuOH_12_0_0),
    .io_srcWakeUpL1ExuOH_12_0_2
      (_entries_io_srcWakeUpL1ExuOH_12_0_2),
    .io_srcWakeUpL1ExuOH_12_0_4
      (_entries_io_srcWakeUpL1ExuOH_12_0_4),
    .io_srcWakeUpL1ExuOH_12_0_6
      (_entries_io_srcWakeUpL1ExuOH_12_0_6),
    .io_srcWakeUpL1ExuOH_12_0_21
      (_entries_io_srcWakeUpL1ExuOH_12_0_21),
    .io_srcWakeUpL1ExuOH_12_0_22
      (_entries_io_srcWakeUpL1ExuOH_12_0_22),
    .io_srcWakeUpL1ExuOH_12_0_23
      (_entries_io_srcWakeUpL1ExuOH_12_0_23),
    .io_srcWakeUpL1ExuOH_13_0_0
      (_entries_io_srcWakeUpL1ExuOH_13_0_0),
    .io_srcWakeUpL1ExuOH_13_0_2
      (_entries_io_srcWakeUpL1ExuOH_13_0_2),
    .io_srcWakeUpL1ExuOH_13_0_4
      (_entries_io_srcWakeUpL1ExuOH_13_0_4),
    .io_srcWakeUpL1ExuOH_13_0_6
      (_entries_io_srcWakeUpL1ExuOH_13_0_6),
    .io_srcWakeUpL1ExuOH_13_0_21
      (_entries_io_srcWakeUpL1ExuOH_13_0_21),
    .io_srcWakeUpL1ExuOH_13_0_22
      (_entries_io_srcWakeUpL1ExuOH_13_0_22),
    .io_srcWakeUpL1ExuOH_13_0_23
      (_entries_io_srcWakeUpL1ExuOH_13_0_23),
    .io_srcWakeUpL1ExuOH_14_0_0
      (_entries_io_srcWakeUpL1ExuOH_14_0_0),
    .io_srcWakeUpL1ExuOH_14_0_2
      (_entries_io_srcWakeUpL1ExuOH_14_0_2),
    .io_srcWakeUpL1ExuOH_14_0_4
      (_entries_io_srcWakeUpL1ExuOH_14_0_4),
    .io_srcWakeUpL1ExuOH_14_0_6
      (_entries_io_srcWakeUpL1ExuOH_14_0_6),
    .io_srcWakeUpL1ExuOH_14_0_21
      (_entries_io_srcWakeUpL1ExuOH_14_0_21),
    .io_srcWakeUpL1ExuOH_14_0_22
      (_entries_io_srcWakeUpL1ExuOH_14_0_22),
    .io_srcWakeUpL1ExuOH_14_0_23
      (_entries_io_srcWakeUpL1ExuOH_14_0_23),
    .io_srcWakeUpL1ExuOH_15_0_0
      (_entries_io_srcWakeUpL1ExuOH_15_0_0),
    .io_srcWakeUpL1ExuOH_15_0_2
      (_entries_io_srcWakeUpL1ExuOH_15_0_2),
    .io_srcWakeUpL1ExuOH_15_0_4
      (_entries_io_srcWakeUpL1ExuOH_15_0_4),
    .io_srcWakeUpL1ExuOH_15_0_6
      (_entries_io_srcWakeUpL1ExuOH_15_0_6),
    .io_srcWakeUpL1ExuOH_15_0_21
      (_entries_io_srcWakeUpL1ExuOH_15_0_21),
    .io_srcWakeUpL1ExuOH_15_0_22
      (_entries_io_srcWakeUpL1ExuOH_15_0_22),
    .io_srcWakeUpL1ExuOH_15_0_23
      (_entries_io_srcWakeUpL1ExuOH_15_0_23),
    .io_deqEntry_0_bits_status_robIdx_flag
      (_entries_io_deqEntry_0_bits_status_robIdx_flag),
    .io_deqEntry_0_bits_status_robIdx_value
      (_entries_io_deqEntry_0_bits_status_robIdx_value),
    .io_deqEntry_0_bits_status_fuType_15
      (_entries_io_deqEntry_0_bits_status_fuType_15),
    .io_deqEntry_0_bits_status_srcStatus_0_psrc
      (_entries_io_deqEntry_0_bits_status_srcStatus_0_psrc),
    .io_deqEntry_0_bits_status_srcStatus_0_regCacheIdx
      (_entries_io_deqEntry_0_bits_status_srcStatus_0_regCacheIdx),
    .io_deqEntry_0_bits_imm
      (_entries_io_deqEntry_0_bits_imm),
    .io_deqEntry_0_bits_payload_preDecodeInfo_isRVC
      (_entries_io_deqEntry_0_bits_payload_preDecodeInfo_isRVC),
    .io_deqEntry_0_bits_payload_ftqPtr_flag
      (_entries_io_deqEntry_0_bits_payload_ftqPtr_flag),
    .io_deqEntry_0_bits_payload_ftqPtr_value
      (_entries_io_deqEntry_0_bits_payload_ftqPtr_value),
    .io_deqEntry_0_bits_payload_ftqOffset
      (_entries_io_deqEntry_0_bits_payload_ftqOffset),
    .io_deqEntry_0_bits_payload_fuOpType
      (_entries_io_deqEntry_0_bits_payload_fuOpType),
    .io_deqEntry_0_bits_payload_rfWen
      (_entries_io_deqEntry_0_bits_payload_rfWen),
    .io_deqEntry_0_bits_payload_fpWen
      (_entries_io_deqEntry_0_bits_payload_fpWen),
    .io_deqEntry_0_bits_payload_pdest
      (_entries_io_deqEntry_0_bits_payload_pdest),
    .io_deqEntry_0_bits_payload_storeSetHit
      (_entries_io_deqEntry_0_bits_payload_storeSetHit),
    .io_deqEntry_0_bits_payload_waitForRobIdx_flag
      (_entries_io_deqEntry_0_bits_payload_waitForRobIdx_flag),
    .io_deqEntry_0_bits_payload_waitForRobIdx_value
      (_entries_io_deqEntry_0_bits_payload_waitForRobIdx_value),
    .io_deqEntry_0_bits_payload_loadWaitBit
      (_entries_io_deqEntry_0_bits_payload_loadWaitBit),
    .io_deqEntry_0_bits_payload_loadWaitStrict
      (_entries_io_deqEntry_0_bits_payload_loadWaitStrict),
    .io_deqEntry_0_bits_payload_lqIdx_flag
      (_entries_io_deqEntry_0_bits_payload_lqIdx_flag),
    .io_deqEntry_0_bits_payload_lqIdx_value
      (_entries_io_deqEntry_0_bits_payload_lqIdx_value),
    .io_deqEntry_0_bits_payload_sqIdx_flag
      (_entries_io_deqEntry_0_bits_payload_sqIdx_flag),
    .io_deqEntry_0_bits_payload_sqIdx_value
      (_entries_io_deqEntry_0_bits_payload_sqIdx_value),
    .io_cancelDeqVec_0                                    (_entries_io_cancelDeqVec_0),
    .io_fromLoad_finalIssueResp_0_valid                   (io_finalIssueResp_0_valid),
    .io_fromLoad_finalIssueResp_0_bits_lqIdx_flag
      (io_finalIssueResp_0_bits_lqIdx_flag),
    .io_fromLoad_finalIssueResp_0_bits_lqIdx_value
      (io_finalIssueResp_0_bits_lqIdx_value),
    .io_fromLoad_memAddrIssueResp_0_valid                 (io_memAddrIssueResp_0_valid),
    .io_fromLoad_memAddrIssueResp_0_bits_lqIdx_flag
      (io_memAddrIssueResp_0_bits_lqIdx_flag),
    .io_fromLoad_memAddrIssueResp_0_bits_lqIdx_value
      (io_memAddrIssueResp_0_bits_lqIdx_value),
    .io_othersEntryEnqSelVec_0
      (_entries_io_othersEntryEnqSelVec_0),
    .io_othersEntryEnqSelVec_1
      (_entries_io_othersEntryEnqSelVec_1)
  );
  FuBusyTableWrite_111 fuBusyTableWrite_0 (
    .clock                     (clock),
    .reset                     (reset),
    .io_in_deqResp_valid       (deqBeforeDly_0_valid),
    .io_in_deqResp_bits_fuType (toBusyTableDeqResp_0_bits_fuType),
    .io_in_og0Resp_valid       (io_og0Resp_0_valid),
    .io_in_og0Resp_bits_fuType (io_og0Resp_0_bits_fuType),
    .io_in_og1Resp_valid       (io_og1Resp_0_valid),
    .io_in_og1Resp_bits_resp   (io_og1Resp_0_bits_resp),
    .io_in_og1Resp_bits_fuType (io_og1Resp_0_bits_fuType),
    .io_out_fuBusyTable        (_fuBusyTableWrite_0_io_out_fuBusyTable)
  );
  FuBusyTableRead_111 fuBusyTableRead_0 (
    .io_in_fuBusyTable      (_fuBusyTableWrite_0_io_out_fuBusyTable),
    .io_in_fuTypeRegVec_0   (fuTypeVec_0),
    .io_in_fuTypeRegVec_1   (fuTypeVec_1),
    .io_in_fuTypeRegVec_2   (fuTypeVec_2),
    .io_in_fuTypeRegVec_3   (fuTypeVec_3),
    .io_in_fuTypeRegVec_4   (fuTypeVec_4),
    .io_in_fuTypeRegVec_5   (fuTypeVec_5),
    .io_in_fuTypeRegVec_6   (fuTypeVec_6),
    .io_in_fuTypeRegVec_7   (fuTypeVec_7),
    .io_in_fuTypeRegVec_8   (fuTypeVec_8),
    .io_in_fuTypeRegVec_9   (fuTypeVec_9),
    .io_in_fuTypeRegVec_10  (fuTypeVec_10),
    .io_in_fuTypeRegVec_11  (fuTypeVec_11),
    .io_in_fuTypeRegVec_12  (fuTypeVec_12),
    .io_in_fuTypeRegVec_13  (fuTypeVec_13),
    .io_in_fuTypeRegVec_14  (fuTypeVec_14),
    .io_in_fuTypeRegVec_15  (fuTypeVec_15),
    .io_out_fuBusyTableMask (_fuBusyTableRead_0_io_out_fuBusyTableMask)
  );
  NewAgeDetector_4 age (
    .clock         (clock),
    .reset         (reset),
    .io_enq_0      (s0_doEnqSelValidVec_0),
    .io_enq_1      (s0_doEnqSelValidVec_1),
    .io_canIssue_0 (deqCanIssue_0[1:0]),
    .io_out_0      (_age_io_out_0)
  );
  AgeDetector_16 age_1 (
    .clock         (clock),
    .reset         (reset),
    .io_enq_0      (_entries_io_othersEntryEnqSelVec_0),
    .io_enq_1      (_entries_io_othersEntryEnqSelVec_1),
    .io_canIssue_0 (_deqCanIssue_0_15to2),
    .io_out_0      (_age_1_io_out_0)
  );
  assign io_enq_0_ready = io_enq_0_ready_0;
  assign io_enq_1_ready = io_enq_1_ready_0;
  assign io_wakeupToIQ_0_valid = io_wakeupToIQ_0_valid_last_REG;
  assign io_wakeupToIQ_0_bits_rfWen = io_wakeupToIQ_0_bits_rfWen_last_REG;
  assign io_wakeupToIQ_0_bits_fpWen = io_wakeupToIQ_0_bits_fpWen_last_REG;
  assign io_wakeupToIQ_0_bits_pdest = io_wakeupToIQ_0_bits_pdest_REG;
  assign io_wakeupToIQ_0_bits_rcDest = io_replaceRCIdx_0;
  assign io_wakeupToIQ_0_bits_pdestCopy_0 = io_wakeupToIQ_0_bits_pdestCopy_0_REG;
  assign io_wakeupToIQ_0_bits_pdestCopy_1 = io_wakeupToIQ_0_bits_pdestCopy_1_REG;
  assign io_wakeupToIQ_0_bits_pdestCopy_2 = io_wakeupToIQ_0_bits_pdestCopy_2_REG;
  assign io_wakeupToIQ_0_bits_pdestCopy_3 = io_wakeupToIQ_0_bits_pdestCopy_3_REG;
  assign io_wakeupToIQ_0_bits_pdestCopy_4 = io_wakeupToIQ_0_bits_pdestCopy_4_REG;
  assign io_wakeupToIQ_0_bits_pdestCopy_5 = io_wakeupToIQ_0_bits_pdestCopy_5_REG;
  assign io_wakeupToIQ_0_bits_rfWenCopy_0 = io_wakeupToIQ_0_bits_rfWenCopy_0_last_REG;
  assign io_wakeupToIQ_0_bits_rfWenCopy_1 = io_wakeupToIQ_0_bits_rfWenCopy_1_last_REG;
  assign io_wakeupToIQ_0_bits_rfWenCopy_2 = io_wakeupToIQ_0_bits_rfWenCopy_2_last_REG;
  assign io_wakeupToIQ_0_bits_rfWenCopy_3 = io_wakeupToIQ_0_bits_rfWenCopy_3_last_REG;
  assign io_wakeupToIQ_0_bits_rfWenCopy_4 = io_wakeupToIQ_0_bits_rfWenCopy_4_last_REG;
  assign io_wakeupToIQ_0_bits_rfWenCopy_5 = io_wakeupToIQ_0_bits_rfWenCopy_5_last_REG;
  assign io_wakeupToIQ_0_bits_fpWenCopy_4 = io_wakeupToIQ_0_bits_fpWenCopy_4_last_REG;
  assign io_wakeupToIQ_0_bits_fpWenCopy_5 = io_wakeupToIQ_0_bits_fpWenCopy_5_last_REG;
  assign io_status_validCnt =
    4'(4'({1'h0,
           3'({1'h0, 2'({1'h0, _entries_io_valid[0]} + {1'h0, _entries_io_valid[1]})}
              + {1'h0, 2'({1'h0, _entries_io_valid[2]} + {1'h0, _entries_io_valid[3]})})}
          + {1'h0,
             3'({1'h0, 2'({1'h0, _entries_io_valid[4]} + {1'h0, _entries_io_valid[5]})}
                + {1'h0,
                   2'({1'h0, _entries_io_valid[6]} + {1'h0, _entries_io_valid[7]})})})
       + 4'({1'h0,
             3'({1'h0, 2'({1'h0, _entries_io_valid[8]} + {1'h0, _entries_io_valid[9]})}
                + {1'h0,
                   2'({1'h0, _entries_io_valid[10]} + {1'h0, _entries_io_valid[11]})})}
            + {1'h0,
               3'({1'h0,
                   2'({1'h0, _entries_io_valid[12]} + {1'h0, _entries_io_valid[13]})}
                  + {1'h0,
                     2'({1'h0, _entries_io_valid[14]}
                        + {1'h0, _entries_io_valid[15]})})}));
  assign io_deqDelay_0_valid = io_deqDelay_0_valid_REG;
  assign io_deqDelay_0_bits_rf_0_0_addr = io_deqDelay_0_bits_REG_rf_0_0_addr;
  assign io_deqDelay_0_bits_rcIdx_0 = io_deqDelay_0_bits_REG_rcIdx_0;
  assign io_deqDelay_0_bits_common_fuType = io_deqDelay_0_bits_REG_common_fuType;
  assign io_deqDelay_0_bits_common_fuOpType = io_deqDelay_0_bits_REG_common_fuOpType;
  assign io_deqDelay_0_bits_common_imm = io_deqDelay_0_bits_REG_common_imm;
  assign io_deqDelay_0_bits_common_robIdx_flag =
    io_deqDelay_0_bits_REG_common_robIdx_flag;
  assign io_deqDelay_0_bits_common_robIdx_value =
    io_deqDelay_0_bits_REG_common_robIdx_value;
  assign io_deqDelay_0_bits_common_pdest = io_deqDelay_0_bits_REG_common_pdest;
  assign io_deqDelay_0_bits_common_rfWen = io_deqDelay_0_bits_REG_common_rfWen;
  assign io_deqDelay_0_bits_common_fpWen = io_deqDelay_0_bits_REG_common_fpWen;
  assign io_deqDelay_0_bits_common_preDecode_isRVC =
    io_deqDelay_0_bits_REG_common_preDecode_isRVC;
  assign io_deqDelay_0_bits_common_ftqIdx_flag =
    io_deqDelay_0_bits_REG_common_ftqIdx_flag;
  assign io_deqDelay_0_bits_common_ftqIdx_value =
    io_deqDelay_0_bits_REG_common_ftqIdx_value;
  assign io_deqDelay_0_bits_common_ftqOffset = io_deqDelay_0_bits_REG_common_ftqOffset;
  assign io_deqDelay_0_bits_common_loadWaitBit =
    io_deqDelay_0_bits_REG_common_loadWaitBit;
  assign io_deqDelay_0_bits_common_waitForRobIdx_flag =
    io_deqDelay_0_bits_REG_common_waitForRobIdx_flag;
  assign io_deqDelay_0_bits_common_waitForRobIdx_value =
    io_deqDelay_0_bits_REG_common_waitForRobIdx_value;
  assign io_deqDelay_0_bits_common_storeSetHit =
    io_deqDelay_0_bits_REG_common_storeSetHit;
  assign io_deqDelay_0_bits_common_loadWaitStrict =
    io_deqDelay_0_bits_REG_common_loadWaitStrict;
  assign io_deqDelay_0_bits_common_sqIdx_flag = io_deqDelay_0_bits_REG_common_sqIdx_flag;
  assign io_deqDelay_0_bits_common_sqIdx_value =
    io_deqDelay_0_bits_REG_common_sqIdx_value;
  assign io_deqDelay_0_bits_common_lqIdx_flag = io_deqDelay_0_bits_REG_common_lqIdx_flag;
  assign io_deqDelay_0_bits_common_lqIdx_value =
    io_deqDelay_0_bits_REG_common_lqIdx_value;
  assign io_deqDelay_0_bits_common_dataSources_0_value =
    io_deqDelay_0_bits_REG_common_dataSources_0_value;
  assign io_deqDelay_0_bits_common_l1ExuOH_0_0 =
    io_deqDelay_0_bits_REG_common_l1ExuOH_0_0;
  assign io_deqDelay_0_bits_common_l1ExuOH_0_2 =
    io_deqDelay_0_bits_REG_common_l1ExuOH_0_2;
  assign io_deqDelay_0_bits_common_l1ExuOH_0_4 =
    io_deqDelay_0_bits_REG_common_l1ExuOH_0_4;
  assign io_deqDelay_0_bits_common_l1ExuOH_0_6 =
    io_deqDelay_0_bits_REG_common_l1ExuOH_0_6;
  assign io_deqDelay_0_bits_common_l1ExuOH_0_21 =
    io_deqDelay_0_bits_REG_common_l1ExuOH_0_21;
  assign io_deqDelay_0_bits_common_l1ExuOH_0_22 =
    io_deqDelay_0_bits_REG_common_l1ExuOH_0_22;
  assign io_deqDelay_0_bits_common_l1ExuOH_0_23 =
    io_deqDelay_0_bits_REG_common_l1ExuOH_0_23;
  assign io_deqDelay_0_bits_common_loadDependency_0 =
    io_deqDelay_0_bits_REG_common_loadDependency_0;
  assign io_deqDelay_0_bits_common_loadDependency_1 =
    io_deqDelay_0_bits_REG_common_loadDependency_1;
  assign io_deqDelay_0_bits_common_loadDependency_2 =
    io_deqDelay_0_bits_REG_common_loadDependency_2;
endmodule

