
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  93916                       # Simulator instruction rate (inst/s)
host_mem_usage                              201492424                       # Number of bytes of host memory used
host_op_rate                                   106182                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 51385.40                       # Real time elapsed on the host
host_tick_rate                               20679017                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4825895211                       # Number of instructions simulated
sim_ops                                    5456201991                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   240                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1321185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2642182                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     77.951725                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       175398110                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    225008632                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3400317                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    461673454                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     26867558                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     26871527                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3969                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       583878272                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        34622583                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          132                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         866159088                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        837964317                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3398472                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          557563203                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     194021242                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     35389301                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    178021406                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2825895210                       # Number of instructions committed
system.switch_cpus.commit.committedOps     3208444537                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2525134864                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.270603                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.381044                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1592311429     63.06%     63.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    400040340     15.84%     78.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    100691318      3.99%     82.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     88587606      3.51%     86.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     57751014      2.29%     88.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     24379515      0.97%     89.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     35279624      1.40%     91.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     32072776      1.27%     92.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    194021242      7.68%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2525134864                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     31591984                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2593548028                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             634440124                       # Number of loads committed
system.switch_cpus.commit.membars            39320775                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1799615537     56.09%     56.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     11836639      0.37%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     56.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     65392754      2.04%     58.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     43253600      1.35%     59.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt     17801198      0.55%     60.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     58981705      1.84%     62.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     70981012      2.21%     64.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      9932882      0.31%     64.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     61582815      1.92%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3931955      0.12%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     66.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    634440124     19.77%     86.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    430694316     13.42%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   3208444537                       # Class of committed instruction
system.switch_cpus.commit.refs             1065134440                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         500902362                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2825895210                       # Number of Instructions Simulated
system.switch_cpus.committedOps            3208444537                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.901732                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.901732                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    1877835187                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1869                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    174890781                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     3418170369                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        166951112                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         392188086                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3410792                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          7196                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     107814205                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           583878272                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         361710902                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2180625938                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        836811                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3053518469                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         6825274                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.229134                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    364160750                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    236888251                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.198304                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2548199384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.354763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.685321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1897888809     74.48%     74.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         70693533      2.77%     77.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         66051157      2.59%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         81234739      3.19%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         73358950      2.88%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         29481012      1.16%     87.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         26803581      1.05%     88.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         17457238      0.69%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        285230365     11.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2548199384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     939                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      4042322                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        570811137                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.306975                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1124382641                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          435925430                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        19687197                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     662526902                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     35514627                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        68289                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    440182455                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   3386378501                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     688457211                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5539889                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    3330434963                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            310                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      39660557                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3410792                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      39666655                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          443                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     16129682                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        17562                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     27655807                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     28086770                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      9488132                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        17562                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1817772                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2224550                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        3326712730                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            3300596496                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.590752                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1965261991                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.295266                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             3301461979                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       3168239306                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1983132411                       # number of integer regfile writes
system.switch_cpus.ipc                       1.108977                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.108977                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1842233336     55.22%     55.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     11837165      0.35%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     69355923      2.08%     57.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     43254977      1.30%     58.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     18742810      0.56%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     60892234      1.83%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     70981030      2.13%     63.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     11890846      0.36%     63.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     76165062      2.28%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      3931955      0.12%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            4      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    688476374     20.64%     86.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    438213073     13.14%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3335974853                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            65071200                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019506                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         4150722      6.38%      6.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             39      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt           176      0.00%      6.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      8489341     13.05%     19.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      4583762      7.04%     26.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            17      0.00%     26.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc      1943994      2.99%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     29.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       23020366     35.38%     64.83% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      22882783     35.17%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2803849248                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   8115052684                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2754359431                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2837330126                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         3350863873                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        3335974853                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     35514628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    177933902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         2596                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       125327                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    371628966                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2548199384                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.309150                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.005592                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1451643446     56.97%     56.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    341979818     13.42%     70.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    211362943      8.29%     78.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    145703423      5.72%     84.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    141461855      5.55%     89.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     79301065      3.11%     93.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     96609687      3.79%     96.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     48949163      1.92%     98.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     31187984      1.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2548199384                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.309149                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      597196741                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads   1170170201                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    546237065                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    726999474                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     15976870                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     23592621                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    662526902                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    440182455                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      5086645064                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      407899399                       # number of misc regfile writes
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        63599421                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    3517450019                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       16216410                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        216994507                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      168793424                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        156238                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    6480557843                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     3396892284                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   3761909923                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         449836956                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          50125                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3410792                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     264377475                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        244459816                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   3171863340                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1549980231                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     48389679                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         554448347                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     35514756                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    844305478                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           5717576445                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6795996945                       # The number of ROB writes
system.switch_cpus.timesIdled                       8                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        690452522                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       442537530                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          375                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6200243                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          768                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     12400486                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            768                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1319925                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       734521                       # Transaction distribution
system.membus.trans_dist::CleanEvict           586479                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1257                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1257                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1319925                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      1982512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      1980852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3963364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3963364                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    131599232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    131530752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    263129984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               263129984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1321182                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1321182    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1321182                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4875931072                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4874897211                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12559112568                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6197691                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3106510                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4415140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2552                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2552                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            45                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6197646                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     18600594                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              18600729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1097239936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1097251456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1321452                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94018688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7521695                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000152                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012326                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7520552     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1143      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7521695                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9127555374                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12927412830                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             93825                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data     84591616                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          84594304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     47004928                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       47004928                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       660872                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             660893                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       367226                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            367226                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data     79608181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             79610711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2530                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      44235788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            44235788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      44235788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     79608181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           123846499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    734452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1320024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000398679492                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        41329                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        41329                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            2611511                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            693579                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     660893                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    367226                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1321786                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  734452                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                  1720                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            90835                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            89721                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            95943                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            93404                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            90364                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            95581                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           102054                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            86683                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            78230                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            70410                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           75887                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           68935                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           63835                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           60500                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           78600                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           79084                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            46702                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            43554                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            47648                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            45854                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            43661                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            50280                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            55268                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            53168                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            48054                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            42228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           46424                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           40616                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           39384                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           36160                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           47534                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           47894                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.15                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 30659020994                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                6600330000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            55410258494                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    23225.37                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               41975.37                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  665433                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 345086                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.41                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               46.99                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1321786                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              734452                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 659208                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 659188                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    821                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    777                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     40                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     32                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 35469                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 35683                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 41189                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 41241                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 41338                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 41337                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 41340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 41337                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 41336                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 41341                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 41361                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 41412                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 41573                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 42189                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 42012                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 41338                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 41330                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 41329                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   271                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1043976                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   125.948949                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   123.483998                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    25.327182                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        74311      7.12%      7.12% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       951960     91.19%     98.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383        16911      1.62%     99.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          705      0.07%     99.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639           52      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895           10      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           11      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           12      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1043976                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        41329                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     31.940187                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    30.222545                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    10.480957                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7             19      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           188      0.45%      0.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          959      2.32%      2.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         2516      6.09%      8.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         4550     11.01%     19.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         6230     15.07%     34.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         6491     15.71%     50.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         6008     14.54%     65.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         4751     11.50%     76.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43         3603      8.72%     85.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47         2473      5.98%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51         1541      3.73%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          909      2.20%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59          518      1.25%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63          282      0.68%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67          148      0.36%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71           64      0.15%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75           44      0.11%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           21      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            8      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::84-87            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-91            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        41329                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        41329                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.770307                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.753134                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.767469                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            5627     13.62%     13.62% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             215      0.52%     14.14% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           34400     83.23%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             217      0.53%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             855      2.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              11      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        41329                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              84484224                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                 110080                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               47003456                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               84594304                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            47004928                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       79.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       44.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    79.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    44.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.97                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062595666182                       # Total gap between requests
system.mem_ctrls0.avgGap                   1033533.73                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2688                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     84481536                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     47003456                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2529.645375957586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 79504585.898881822824                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 44234402.948075093329                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           42                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1321744                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       734452                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1738832                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  55408519662                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24603523203475                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     41400.76                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     41920.77                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  33499157.47                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   49.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3369944340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1791167895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4108934340                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        1818094680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    289714461450                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    164067738240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      548750876385                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       516.423035                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 423624489088                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 603492585830                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          4084044300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          2170721025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         5316336900                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        2015624700                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    327210797670                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    132492277440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      557170337475                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       524.346491                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 341284045533                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 685833029385                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data     84513920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          84516992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     47013760                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       47013760                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       660265                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             660289                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       367295                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            367295                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     79535062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             79537953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      44244100                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            44244100                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      44244100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     79535062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           123782053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    734590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1318846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000392296056                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        41357                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        41357                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            2609695                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            693750                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     660289                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    367295                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1320578                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  734590                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                  1684                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            91188                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            89800                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            95664                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            92787                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            90575                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            96367                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           102308                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            87181                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            77962                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            69047                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           74927                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           68633                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           64735                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           61061                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           78186                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           78473                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            47633                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            43398                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            47322                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            45400                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            44200                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            51008                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            55910                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            52920                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            47510                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            41170                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           45388                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           40804                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           40152                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           36264                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           48080                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           47412                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.16                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 30744758320                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                6594470000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            55474020820                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    23311.02                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42061.02                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  664701                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 345111                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.40                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               46.98                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1320578                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              734590                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 658702                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 658630                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    716                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    709                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     70                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                     67                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 35384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 35599                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 41237                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 41285                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 41369                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 41371                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 41369                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 41365                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 41368                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 41371                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 41385                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 41430                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 41555                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 42137                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 41993                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 41359                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 41357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 41357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   271                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1043653                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   125.924766                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   123.456204                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    25.405277                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        74532      7.14%      7.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       951531     91.17%     98.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383        16793      1.61%     99.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          713      0.07%     99.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           40      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            6      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           25      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1043653                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        41357                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     31.890176                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    30.156439                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    10.541559                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7             16      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           214      0.52%      0.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          933      2.26%      2.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         2556      6.18%      8.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         4753     11.49%     20.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         6139     14.84%     35.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         6500     15.72%     51.05% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         5989     14.48%     65.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         4731     11.44%     76.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43         3541      8.56%     85.53% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47         2411      5.83%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51         1494      3.61%     94.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          943      2.28%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59          515      1.25%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63          292      0.71%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67          169      0.41%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71           87      0.21%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75           43      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79           21      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-83            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-91            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        41357                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        41357                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.761709                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.744497                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.767809                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            5744     13.89%     13.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             212      0.51%     14.40% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           34376     83.12%     97.52% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             225      0.54%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             788      1.91%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               8      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        41357                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              84409216                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                 107776                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               47012544                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               84516992                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            47013760                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       79.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       44.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    79.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    44.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.97                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062595755420                       # Total gap between requests
system.mem_ctrls1.avgGap                   1034071.92                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     84406144                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     47012544                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2891.023286808670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 79433635.369051396847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 44242955.558631904423                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1320530                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       734590                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      2176308                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  55471844512                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24597219863258                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     45339.75                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42007.26                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  33484283.56                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   49.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3357585000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1784598750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4091391360                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        1810191600                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    289886566680                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    163923191040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      548734059870                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       516.407209                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 423245203902                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 603871871016                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          4094097420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          2176064385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         5325511800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        2024269020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    326745407490                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    132884188800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      557130074355                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       524.308600                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 342301102871                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 684815972047                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      4879061                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4879061                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      4879061                       # number of overall hits
system.l2.overall_hits::total                 4879061                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      1321137                       # number of demand (read+write) misses
system.l2.demand_misses::total                1321182                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           45                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      1321137                       # number of overall misses
system.l2.overall_misses::total               1321182                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4295517                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 123319209006                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     123323504523                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4295517                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 123319209006                       # number of overall miss cycles
system.l2.overall_miss_latency::total    123323504523                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6200198                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6200243                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6200198                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6200243                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.213080                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.213086                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.213080                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.213086                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 95455.933333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 93343.240713                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93343.312672                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 95455.933333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 93343.240713                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93343.312672                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              734521                       # number of writebacks
system.l2.writebacks::total                    734521                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      1321137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1321182                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1321137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1321182                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3910384                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 112015374341                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 112019284725                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3910384                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 112015374341                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 112019284725                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.213080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.213086                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.213080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213086                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 86897.422222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 84787.099552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84787.171431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 86897.422222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 84787.099552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84787.171431                       # average overall mshr miss latency
system.l2.replacements                        1321452                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2371989                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2371989                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2371989                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2371989                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          316                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           316                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1295                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1295                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         1257                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1257                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    111781854                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     111781854                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.492555                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.492555                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88927.489260                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88927.489260                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         1257                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1257                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    101040315                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    101040315                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.492555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.492555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 80382.112172                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80382.112172                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4295517                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4295517                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             45                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 95455.933333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95455.933333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           45                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3910384                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3910384                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 86897.422222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86897.422222                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4877766                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4877766                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1319880                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1319880                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 123207427152                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 123207427152                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6197646                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6197646                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.212965                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.212965                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 93347.446095                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93347.446095                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1319880                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1319880                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 111914334026                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 111914334026                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.212965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.212965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 84791.294683                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84791.294683                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    16910004                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1329644                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.717693                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.464906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       487.324420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.210045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7703.000629                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.940308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1213                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5404                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1439                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 199723228                       # Number of tag accesses
system.l2.tags.data_accesses                199723228                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204423                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    361710835                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2361915258                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204423                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    361710835                       # number of overall hits
system.cpu.icache.overall_hits::total      2361915258                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          871                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           67                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            938                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          871                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           67                       # number of overall misses
system.cpu.icache.overall_misses::total           938                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5890959                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5890959                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5890959                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5890959                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    361710902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2361916196                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    361710902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2361916196                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 87924.761194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6280.340085                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 87924.761194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6280.340085                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          435                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          145                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          292                       # number of writebacks
system.cpu.icache.writebacks::total               292                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           45                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4353480                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4353480                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4353480                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4353480                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        96744                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        96744                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        96744                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        96744                       # average overall mshr miss latency
system.cpu.icache.replacements                    292                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204423                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    361710835                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2361915258                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          871                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           67                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           938                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5890959                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5890959                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    361710902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2361916196                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 87924.761194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6280.340085                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4353480                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4353480                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        96744                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        96744                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.925462                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2361916174                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               916                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2578511.106987                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.096047                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.829416                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961692                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.038188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999881                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       92114732560                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      92114732560                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674389091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    988448117                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1662837208                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674389091                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    988448117                       # number of overall hits
system.cpu.dcache.overall_hits::total      1662837208                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4692107                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     20073803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       24765910                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4692107                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     20073803                       # number of overall misses
system.cpu.dcache.overall_misses::total      24765910                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 658186227232                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 658186227232                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 658186227232                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 658186227232                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081198                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1008521920                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1687603118                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081198                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1008521920                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1687603118                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006909                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.019904                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014675                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006909                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019904                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014675                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32788.317552                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26576.298922                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 32788.317552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26576.298922                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30777                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        15285                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               360                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             108                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    85.491667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   141.527778                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4631161                       # number of writebacks
system.cpu.dcache.writebacks::total           4631161                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     13873730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     13873730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     13873730                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     13873730                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6200073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6200073                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6200073                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6200073                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 174441521247                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 174441521247                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 174441521247                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 174441521247                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006148                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003674                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006148                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003674                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 28135.397962                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28135.397962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 28135.397962                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28135.397962                       # average overall mshr miss latency
system.cpu.dcache.replacements               10892148                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384345969                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    593153614                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       977499583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3939840                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     20063051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      24002891                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 657552259227                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 657552259227                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285809                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    613216665                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1001502474                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010147                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.032718                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023967                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 32774.290372                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27394.710880                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     13865524                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     13865524                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6197527                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6197527                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 174315536790                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 174315536790                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006188                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 28126.628055                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28126.628055                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043122                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    395294503                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      685337625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752267                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10752                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       763019                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    633968005                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    633968005                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    395305255                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    686100644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000027                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001112                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 58962.798084                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total   830.867914                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         8206                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8206                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         2546                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2546                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    125984457                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    125984457                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 49483.290259                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49483.290259                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     35389031                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     58074174                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          357                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          456                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      9842034                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      9842034                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     35389388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     58074630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000010                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 27568.722689                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 21583.407895                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          232                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          232                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          125                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          125                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1288530                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1288530                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000004                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10308.240000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10308.240000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685241                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     35389061                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     58074302                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685241                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     35389061                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     58074302                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1789878088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10892404                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            164.323513                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.230219                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.769092                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.582931                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.417067                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       57730958004                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      57730958004                       # Number of data accesses

---------- End Simulation Statistics   ----------
