// Seed: 212903808
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  ;
  assign module_1.id_11 = 0;
  logic id_6;
  ;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input tri id_2,
    output wor id_3,
    input wor id_4,
    output tri id_5,
    input uwire id_6,
    output tri0 id_7
    , id_22,
    output tri id_8,
    output wand id_9,
    input wire id_10,
    output tri1 id_11,
    output tri0 id_12,
    output wire id_13,
    output tri id_14,
    input tri0 id_15,
    input tri id_16,
    output uwire id_17,
    input wor id_18,
    output tri1 id_19,
    input supply1 id_20
);
  assign id_22 = -1;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22
  );
endmodule
