{
  "module_name": "ov9282.c",
  "hash_id": "061ab01be1c597349492c6360d89c97ffc4a4cb2d1fd3363f60a15a348c98246",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/ov9282.c",
  "human_readable_source": "\n \n#include <asm/unaligned.h>\n\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n#include <linux/regulator/consumer.h>\n\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-event.h>\n#include <media/v4l2-fwnode.h>\n#include <media/v4l2-subdev.h>\n\n \n#define OV9282_REG_MODE_SELECT\t0x0100\n#define OV9282_MODE_STANDBY\t0x00\n#define OV9282_MODE_STREAMING\t0x01\n\n#define OV9282_REG_PLL_CTRL_0D\t0x030d\n#define OV9282_PLL_CTRL_0D_RAW8\t\t0x60\n#define OV9282_PLL_CTRL_0D_RAW10\t0x50\n\n#define OV9282_REG_TIMING_HTS\t0x380c\n#define OV9282_TIMING_HTS_MAX\t0x7fff\n\n \n#define OV9282_REG_LPFR\t\t0x380e\n\n \n#define OV9282_REG_ID\t\t0x300a\n#define OV9282_ID\t\t0x9281\n\n \n#define OV9282_REG_EXPOSURE\t0x3500\n#define OV9282_EXPOSURE_MIN\t1\n#define OV9282_EXPOSURE_OFFSET\t12\n#define OV9282_EXPOSURE_STEP\t1\n#define OV9282_EXPOSURE_DEFAULT\t0x0282\n\n \n#define OV9282_REG_AGAIN\t0x3509\n#define OV9282_AGAIN_MIN\t0x10\n#define OV9282_AGAIN_MAX\t0xff\n#define OV9282_AGAIN_STEP\t1\n#define OV9282_AGAIN_DEFAULT\t0x10\n\n \n#define OV9282_REG_HOLD\t\t0x3308\n\n#define OV9282_REG_ANA_CORE_2\t0x3662\n#define OV9282_ANA_CORE2_RAW8\t0x07\n#define OV9282_ANA_CORE2_RAW10\t0x05\n\n#define OV9282_REG_TIMING_FORMAT_1\t0x3820\n#define OV9282_REG_TIMING_FORMAT_2\t0x3821\n#define OV9282_FLIP_BIT\t\t\tBIT(2)\n\n#define OV9282_REG_MIPI_CTRL00\t0x4800\n#define OV9282_GATED_CLOCK\tBIT(5)\n\n \n#define OV9282_INCLK_RATE\t24000000\n\n \n#define OV9282_LINK_FREQ\t400000000\n#define OV9282_NUM_DATA_LANES\t2\n\n \n#define OV9282_PIXEL_RATE_10BIT\t\t(OV9282_LINK_FREQ * 2 * \\\n\t\t\t\t\t OV9282_NUM_DATA_LANES / 10)\n#define OV9282_PIXEL_RATE_8BIT\t\t(OV9282_LINK_FREQ * 2 * \\\n\t\t\t\t\t OV9282_NUM_DATA_LANES / 8)\n\n \n#define OV9282_NATIVE_WIDTH\t\t1296U\n#define OV9282_NATIVE_HEIGHT\t\t816U\n#define OV9282_PIXEL_ARRAY_LEFT\t\t8U\n#define OV9282_PIXEL_ARRAY_TOP\t\t8U\n#define OV9282_PIXEL_ARRAY_WIDTH\t1280U\n#define OV9282_PIXEL_ARRAY_HEIGHT\t800U\n\n#define OV9282_REG_MIN\t\t0x00\n#define OV9282_REG_MAX\t\t0xfffff\n\nstatic const char * const ov9282_supply_names[] = {\n\t\"avdd\",\t\t \n\t\"dovdd\",\t \n\t\"dvdd\",\t\t \n};\n\n#define OV9282_NUM_SUPPLIES ARRAY_SIZE(ov9282_supply_names)\n\n \nstruct ov9282_reg {\n\tu16 address;\n\tu8 val;\n};\n\n \nstruct ov9282_reg_list {\n\tu32 num_of_regs;\n\tconst struct ov9282_reg *regs;\n};\n\n \nstruct ov9282_mode {\n\tu32 width;\n\tu32 height;\n\tu32 hblank_min[2];\n\tu32 vblank;\n\tu32 vblank_min;\n\tu32 vblank_max;\n\tu32 link_freq_idx;\n\tstruct v4l2_rect crop;\n\tstruct ov9282_reg_list reg_list;\n};\n\n \nstruct ov9282 {\n\tstruct device *dev;\n\tstruct v4l2_subdev sd;\n\tstruct media_pad pad;\n\tstruct gpio_desc *reset_gpio;\n\tstruct clk *inclk;\n\tstruct regulator_bulk_data supplies[OV9282_NUM_SUPPLIES];\n\tstruct v4l2_ctrl_handler ctrl_handler;\n\tstruct v4l2_ctrl *link_freq_ctrl;\n\tstruct v4l2_ctrl *hblank_ctrl;\n\tstruct v4l2_ctrl *vblank_ctrl;\n\tstruct {\n\t\tstruct v4l2_ctrl *exp_ctrl;\n\t\tstruct v4l2_ctrl *again_ctrl;\n\t};\n\tstruct v4l2_ctrl *pixel_rate;\n\tu32 vblank;\n\tbool noncontinuous_clock;\n\tconst struct ov9282_mode *cur_mode;\n\tu32 code;\n\tstruct mutex mutex;\n\tbool streaming;\n};\n\nstatic const s64 link_freq[] = {\n\tOV9282_LINK_FREQ,\n};\n\n \nstatic const struct ov9282_reg common_regs[] = {\n\t{0x0302, 0x32},\n\t{0x030e, 0x02},\n\t{0x3001, 0x00},\n\t{0x3004, 0x00},\n\t{0x3005, 0x00},\n\t{0x3006, 0x04},\n\t{0x3011, 0x0a},\n\t{0x3013, 0x18},\n\t{0x301c, 0xf0},\n\t{0x3022, 0x01},\n\t{0x3030, 0x10},\n\t{0x3039, 0x32},\n\t{0x303a, 0x00},\n\t{0x3503, 0x08},\n\t{0x3505, 0x8c},\n\t{0x3507, 0x03},\n\t{0x3508, 0x00},\n\t{0x3610, 0x80},\n\t{0x3611, 0xa0},\n\t{0x3620, 0x6e},\n\t{0x3632, 0x56},\n\t{0x3633, 0x78},\n\t{0x3666, 0x00},\n\t{0x366f, 0x5a},\n\t{0x3680, 0x84},\n\t{0x3712, 0x80},\n\t{0x372d, 0x22},\n\t{0x3731, 0x80},\n\t{0x3732, 0x30},\n\t{0x377d, 0x22},\n\t{0x3788, 0x02},\n\t{0x3789, 0xa4},\n\t{0x378a, 0x00},\n\t{0x378b, 0x4a},\n\t{0x3799, 0x20},\n\t{0x3881, 0x42},\n\t{0x38a8, 0x02},\n\t{0x38a9, 0x80},\n\t{0x38b1, 0x00},\n\t{0x38c4, 0x00},\n\t{0x38c5, 0xc0},\n\t{0x38c6, 0x04},\n\t{0x38c7, 0x80},\n\t{0x3920, 0xff},\n\t{0x4010, 0x40},\n\t{0x4043, 0x40},\n\t{0x4307, 0x30},\n\t{0x4317, 0x00},\n\t{0x4501, 0x00},\n\t{0x450a, 0x08},\n\t{0x4601, 0x04},\n\t{0x470f, 0x00},\n\t{0x4f07, 0x00},\n\t{0x5000, 0x9f},\n\t{0x5001, 0x00},\n\t{0x5e00, 0x00},\n\t{0x5d00, 0x07},\n\t{0x5d01, 0x00},\n\t{0x0101, 0x01},\n\t{0x1000, 0x03},\n\t{0x5a08, 0x84},\n};\n\nstatic struct ov9282_reg_list common_regs_list = {\n\t.num_of_regs = ARRAY_SIZE(common_regs),\n\t.regs = common_regs,\n};\n\n#define MODE_1280_800\t\t0\n#define MODE_1280_720\t\t1\n#define MODE_640_400\t\t2\n\n#define DEFAULT_MODE\t\tMODE_1280_720\n\n \nstatic const struct ov9282_reg mode_1280x800_regs[] = {\n\t{0x3778, 0x00},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x00},\n\t{0x3804, 0x05},\n\t{0x3805, 0x0f},\n\t{0x3806, 0x03},\n\t{0x3807, 0x2f},\n\t{0x3808, 0x05},\n\t{0x3809, 0x00},\n\t{0x380a, 0x03},\n\t{0x380b, 0x20},\n\t{0x3810, 0x00},\n\t{0x3811, 0x08},\n\t{0x3812, 0x00},\n\t{0x3813, 0x08},\n\t{0x3814, 0x11},\n\t{0x3815, 0x11},\n\t{0x3820, 0x40},\n\t{0x3821, 0x00},\n\t{0x4003, 0x40},\n\t{0x4008, 0x04},\n\t{0x4009, 0x0b},\n\t{0x400c, 0x00},\n\t{0x400d, 0x07},\n\t{0x4507, 0x00},\n\t{0x4509, 0x00},\n};\n\nstatic const struct ov9282_reg mode_1280x720_regs[] = {\n\t{0x3778, 0x00},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x00},\n\t{0x3804, 0x05},\n\t{0x3805, 0x0f},\n\t{0x3806, 0x02},\n\t{0x3807, 0xdf},\n\t{0x3808, 0x05},\n\t{0x3809, 0x00},\n\t{0x380a, 0x02},\n\t{0x380b, 0xd0},\n\t{0x3810, 0x00},\n\t{0x3811, 0x08},\n\t{0x3812, 0x00},\n\t{0x3813, 0x08},\n\t{0x3814, 0x11},\n\t{0x3815, 0x11},\n\t{0x3820, 0x3c},\n\t{0x3821, 0x84},\n\t{0x4003, 0x40},\n\t{0x4008, 0x02},\n\t{0x4009, 0x05},\n\t{0x400c, 0x00},\n\t{0x400d, 0x03},\n\t{0x4507, 0x00},\n\t{0x4509, 0x80},\n};\n\nstatic const struct ov9282_reg mode_640x400_regs[] = {\n\t{0x3778, 0x10},\n\t{0x3800, 0x00},\n\t{0x3801, 0x00},\n\t{0x3802, 0x00},\n\t{0x3803, 0x00},\n\t{0x3804, 0x05},\n\t{0x3805, 0x0f},\n\t{0x3806, 0x03},\n\t{0x3807, 0x2f},\n\t{0x3808, 0x02},\n\t{0x3809, 0x80},\n\t{0x380a, 0x01},\n\t{0x380b, 0x90},\n\t{0x3810, 0x00},\n\t{0x3811, 0x04},\n\t{0x3812, 0x00},\n\t{0x3813, 0x04},\n\t{0x3814, 0x31},\n\t{0x3815, 0x22},\n\t{0x3820, 0x60},\n\t{0x3821, 0x01},\n\t{0x4008, 0x02},\n\t{0x4009, 0x05},\n\t{0x400c, 0x00},\n\t{0x400d, 0x03},\n\t{0x4507, 0x03},\n\t{0x4509, 0x80},\n};\n\n \nstatic const struct ov9282_mode supported_modes[] = {\n\t[MODE_1280_800] = {\n\t\t.width = 1280,\n\t\t.height = 800,\n\t\t.hblank_min = { 250, 176 },\n\t\t.vblank = 1022,\n\t\t.vblank_min = 110,\n\t\t.vblank_max = 51540,\n\t\t.link_freq_idx = 0,\n\t\t.crop = {\n\t\t\t.left = OV9282_PIXEL_ARRAY_LEFT,\n\t\t\t.top = OV9282_PIXEL_ARRAY_TOP,\n\t\t\t.width = 1280,\n\t\t\t.height = 800\n\t\t},\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1280x800_regs),\n\t\t\t.regs = mode_1280x800_regs,\n\t\t},\n\t},\n\t[MODE_1280_720] = {\n\t\t.width = 1280,\n\t\t.height = 720,\n\t\t.hblank_min = { 250, 176 },\n\t\t.vblank = 1022,\n\t\t.vblank_min = 41,\n\t\t.vblank_max = 51540,\n\t\t.link_freq_idx = 0,\n\t\t.crop = {\n\t\t\t \n\t\t\t.left = OV9282_PIXEL_ARRAY_LEFT,\n\t\t\t.top = OV9282_PIXEL_ARRAY_TOP,\n\t\t\t.width = 1280,\n\t\t\t.height = 720\n\t\t},\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1280x720_regs),\n\t\t\t.regs = mode_1280x720_regs,\n\t\t},\n\t},\n\t[MODE_640_400] = {\n\t\t.width = 640,\n\t\t.height = 400,\n\t\t.hblank_min = { 890, 816 },\n\t\t.vblank = 1022,\n\t\t.vblank_min = 22,\n\t\t.vblank_max = 51540,\n\t\t.link_freq_idx = 0,\n\t\t.crop = {\n\t\t\t.left = OV9282_PIXEL_ARRAY_LEFT,\n\t\t\t.top = OV9282_PIXEL_ARRAY_TOP,\n\t\t\t.width = 1280,\n\t\t\t.height = 800\n\t\t},\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_640x400_regs),\n\t\t\t.regs = mode_640x400_regs,\n\t\t},\n\t},\n};\n\n \nstatic inline struct ov9282 *to_ov9282(struct v4l2_subdev *subdev)\n{\n\treturn container_of(subdev, struct ov9282, sd);\n}\n\n \nstatic int ov9282_read_reg(struct ov9282 *ov9282, u16 reg, u32 len, u32 *val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov9282->sd);\n\tstruct i2c_msg msgs[2] = {0};\n\tu8 addr_buf[2] = {0};\n\tu8 data_buf[4] = {0};\n\tint ret;\n\n\tif (WARN_ON(len > 4))\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, addr_buf);\n\n\t \n\tmsgs[0].addr = client->addr;\n\tmsgs[0].flags = 0;\n\tmsgs[0].len = ARRAY_SIZE(addr_buf);\n\tmsgs[0].buf = addr_buf;\n\n\t \n\tmsgs[1].addr = client->addr;\n\tmsgs[1].flags = I2C_M_RD;\n\tmsgs[1].len = len;\n\tmsgs[1].buf = &data_buf[4 - len];\n\n\tret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));\n\tif (ret != ARRAY_SIZE(msgs))\n\t\treturn -EIO;\n\n\t*val = get_unaligned_be32(data_buf);\n\n\treturn 0;\n}\n\n \nstatic int ov9282_write_reg(struct ov9282 *ov9282, u16 reg, u32 len, u32 val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov9282->sd);\n\tu8 buf[6] = {0};\n\n\tif (WARN_ON(len > 4))\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, buf);\n\tput_unaligned_be32(val << (8 * (4 - len)), buf + 2);\n\tif (i2c_master_send(client, buf, len + 2) != len + 2)\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\n \nstatic int ov9282_write_regs(struct ov9282 *ov9282,\n\t\t\t     const struct ov9282_reg *regs, u32 len)\n{\n\tunsigned int i;\n\tint ret;\n\n\tfor (i = 0; i < len; i++) {\n\t\tret = ov9282_write_reg(ov9282, regs[i].address, 1, regs[i].val);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\n \nstatic int ov9282_update_controls(struct ov9282 *ov9282,\n\t\t\t\t  const struct ov9282_mode *mode,\n\t\t\t\t  const struct v4l2_subdev_format *fmt)\n{\n\tu32 hblank_min;\n\ts64 pixel_rate;\n\tint ret;\n\n\tret = __v4l2_ctrl_s_ctrl(ov9282->link_freq_ctrl, mode->link_freq_idx);\n\tif (ret)\n\t\treturn ret;\n\n\tpixel_rate = (fmt->format.code == MEDIA_BUS_FMT_Y10_1X10) ?\n\t\tOV9282_PIXEL_RATE_10BIT : OV9282_PIXEL_RATE_8BIT;\n\tret = __v4l2_ctrl_modify_range(ov9282->pixel_rate, pixel_rate,\n\t\t\t\t       pixel_rate, 1, pixel_rate);\n\tif (ret)\n\t\treturn ret;\n\n\thblank_min = mode->hblank_min[ov9282->noncontinuous_clock ? 0 : 1];\n\tret =  __v4l2_ctrl_modify_range(ov9282->hblank_ctrl, hblank_min,\n\t\t\t\t\tOV9282_TIMING_HTS_MAX - mode->width, 1,\n\t\t\t\t\thblank_min);\n\tif (ret)\n\t\treturn ret;\n\n\treturn __v4l2_ctrl_modify_range(ov9282->vblank_ctrl, mode->vblank_min,\n\t\t\t\t\tmode->vblank_max, 1, mode->vblank);\n}\n\n \nstatic int ov9282_update_exp_gain(struct ov9282 *ov9282, u32 exposure, u32 gain)\n{\n\tint ret;\n\n\tdev_dbg(ov9282->dev, \"Set exp %u, analog gain %u\",\n\t\texposure, gain);\n\n\tret = ov9282_write_reg(ov9282, OV9282_REG_HOLD, 1, 1);\n\tif (ret)\n\t\treturn ret;\n\n\tret = ov9282_write_reg(ov9282, OV9282_REG_EXPOSURE, 3, exposure << 4);\n\tif (ret)\n\t\tgoto error_release_group_hold;\n\n\tret = ov9282_write_reg(ov9282, OV9282_REG_AGAIN, 1, gain);\n\nerror_release_group_hold:\n\tov9282_write_reg(ov9282, OV9282_REG_HOLD, 1, 0);\n\n\treturn ret;\n}\n\nstatic int ov9282_set_ctrl_hflip(struct ov9282 *ov9282, int value)\n{\n\tu32 current_val;\n\tint ret = ov9282_read_reg(ov9282, OV9282_REG_TIMING_FORMAT_2, 1,\n\t\t\t\t  &current_val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (value)\n\t\tcurrent_val |= OV9282_FLIP_BIT;\n\telse\n\t\tcurrent_val &= ~OV9282_FLIP_BIT;\n\n\treturn ov9282_write_reg(ov9282, OV9282_REG_TIMING_FORMAT_2, 1,\n\t\t\t\tcurrent_val);\n}\n\nstatic int ov9282_set_ctrl_vflip(struct ov9282 *ov9282, int value)\n{\n\tu32 current_val;\n\tint ret = ov9282_read_reg(ov9282, OV9282_REG_TIMING_FORMAT_1, 1,\n\t\t\t\t  &current_val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (value)\n\t\tcurrent_val |= OV9282_FLIP_BIT;\n\telse\n\t\tcurrent_val &= ~OV9282_FLIP_BIT;\n\n\treturn ov9282_write_reg(ov9282, OV9282_REG_TIMING_FORMAT_1, 1,\n\t\t\t\tcurrent_val);\n}\n\n \nstatic int ov9282_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct ov9282 *ov9282 =\n\t\tcontainer_of(ctrl->handler, struct ov9282, ctrl_handler);\n\tu32 analog_gain;\n\tu32 exposure;\n\tu32 lpfr;\n\tint ret;\n\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_VBLANK:\n\t\tov9282->vblank = ov9282->vblank_ctrl->val;\n\n\t\tdev_dbg(ov9282->dev, \"Received vblank %u, new lpfr %u\",\n\t\t\tov9282->vblank,\n\t\t\tov9282->vblank + ov9282->cur_mode->height);\n\n\t\tret = __v4l2_ctrl_modify_range(ov9282->exp_ctrl,\n\t\t\t\t\t       OV9282_EXPOSURE_MIN,\n\t\t\t\t\t       ov9282->vblank +\n\t\t\t\t\t       ov9282->cur_mode->height -\n\t\t\t\t\t       OV9282_EXPOSURE_OFFSET,\n\t\t\t\t\t       1, OV9282_EXPOSURE_DEFAULT);\n\t\tbreak;\n\t}\n\n\t \n\tif (!pm_runtime_get_if_in_use(ov9282->dev))\n\t\treturn 0;\n\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_EXPOSURE:\n\t\texposure = ctrl->val;\n\t\tanalog_gain = ov9282->again_ctrl->val;\n\n\t\tdev_dbg(ov9282->dev, \"Received exp %u, analog gain %u\",\n\t\t\texposure, analog_gain);\n\n\t\tret = ov9282_update_exp_gain(ov9282, exposure, analog_gain);\n\t\tbreak;\n\tcase V4L2_CID_VBLANK:\n\t\tlpfr = ov9282->vblank + ov9282->cur_mode->height;\n\t\tret = ov9282_write_reg(ov9282, OV9282_REG_LPFR, 2, lpfr);\n\t\tbreak;\n\tcase V4L2_CID_HFLIP:\n\t\tret = ov9282_set_ctrl_hflip(ov9282, ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_VFLIP:\n\t\tret = ov9282_set_ctrl_vflip(ov9282, ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_HBLANK:\n\t\tret = ov9282_write_reg(ov9282, OV9282_REG_TIMING_HTS, 2,\n\t\t\t\t       (ctrl->val + ov9282->cur_mode->width) >> 1);\n\t\tbreak;\n\tdefault:\n\t\tdev_err(ov9282->dev, \"Invalid control %d\", ctrl->id);\n\t\tret = -EINVAL;\n\t}\n\n\tpm_runtime_put(ov9282->dev);\n\n\treturn ret;\n}\n\n \nstatic const struct v4l2_ctrl_ops ov9282_ctrl_ops = {\n\t.s_ctrl = ov9282_set_ctrl,\n};\n\n \nstatic int ov9282_enum_mbus_code(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_mbus_code_enum *code)\n{\n\tswitch (code->index) {\n\tcase 0:\n\t\tcode->code = MEDIA_BUS_FMT_Y10_1X10;\n\t\tbreak;\n\tcase 1:\n\t\tcode->code = MEDIA_BUS_FMT_Y8_1X8;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\n \nstatic int ov9282_enum_frame_size(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_frame_size_enum *fsize)\n{\n\tif (fsize->index >= ARRAY_SIZE(supported_modes))\n\t\treturn -EINVAL;\n\n\tif (fsize->code != MEDIA_BUS_FMT_Y10_1X10 &&\n\t    fsize->code != MEDIA_BUS_FMT_Y8_1X8)\n\t\treturn -EINVAL;\n\n\tfsize->min_width = supported_modes[fsize->index].width;\n\tfsize->max_width = fsize->min_width;\n\tfsize->min_height = supported_modes[fsize->index].height;\n\tfsize->max_height = fsize->min_height;\n\n\treturn 0;\n}\n\n \nstatic void ov9282_fill_pad_format(struct ov9282 *ov9282,\n\t\t\t\t   const struct ov9282_mode *mode,\n\t\t\t\t   u32 code,\n\t\t\t\t   struct v4l2_subdev_format *fmt)\n{\n\tfmt->format.width = mode->width;\n\tfmt->format.height = mode->height;\n\tfmt->format.code = code;\n\tfmt->format.field = V4L2_FIELD_NONE;\n\tfmt->format.colorspace = V4L2_COLORSPACE_RAW;\n\tfmt->format.ycbcr_enc = V4L2_YCBCR_ENC_DEFAULT;\n\tfmt->format.quantization = V4L2_QUANTIZATION_DEFAULT;\n\tfmt->format.xfer_func = V4L2_XFER_FUNC_NONE;\n}\n\n \nstatic int ov9282_get_pad_format(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_format *fmt)\n{\n\tstruct ov9282 *ov9282 = to_ov9282(sd);\n\n\tmutex_lock(&ov9282->mutex);\n\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\tstruct v4l2_mbus_framefmt *framefmt;\n\n\t\tframefmt = v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);\n\t\tfmt->format = *framefmt;\n\t} else {\n\t\tov9282_fill_pad_format(ov9282, ov9282->cur_mode, ov9282->code,\n\t\t\t\t       fmt);\n\t}\n\n\tmutex_unlock(&ov9282->mutex);\n\n\treturn 0;\n}\n\n \nstatic int ov9282_set_pad_format(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_format *fmt)\n{\n\tstruct ov9282 *ov9282 = to_ov9282(sd);\n\tconst struct ov9282_mode *mode;\n\tu32 code;\n\tint ret = 0;\n\n\tmutex_lock(&ov9282->mutex);\n\n\tmode = v4l2_find_nearest_size(supported_modes,\n\t\t\t\t      ARRAY_SIZE(supported_modes),\n\t\t\t\t      width, height,\n\t\t\t\t      fmt->format.width,\n\t\t\t\t      fmt->format.height);\n\tif (fmt->format.code == MEDIA_BUS_FMT_Y8_1X8)\n\t\tcode = MEDIA_BUS_FMT_Y8_1X8;\n\telse\n\t\tcode = MEDIA_BUS_FMT_Y10_1X10;\n\n\tov9282_fill_pad_format(ov9282, mode, code, fmt);\n\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\tstruct v4l2_mbus_framefmt *framefmt;\n\n\t\tframefmt = v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);\n\t\t*framefmt = fmt->format;\n\t} else {\n\t\tret = ov9282_update_controls(ov9282, mode, fmt);\n\t\tif (!ret) {\n\t\t\tov9282->cur_mode = mode;\n\t\t\tov9282->code = code;\n\t\t}\n\t}\n\n\tmutex_unlock(&ov9282->mutex);\n\n\treturn ret;\n}\n\n \nstatic int ov9282_init_pad_cfg(struct v4l2_subdev *sd,\n\t\t\t       struct v4l2_subdev_state *sd_state)\n{\n\tstruct ov9282 *ov9282 = to_ov9282(sd);\n\tstruct v4l2_subdev_format fmt = { 0 };\n\n\tfmt.which = sd_state ? V4L2_SUBDEV_FORMAT_TRY : V4L2_SUBDEV_FORMAT_ACTIVE;\n\tov9282_fill_pad_format(ov9282, &supported_modes[DEFAULT_MODE],\n\t\t\t       ov9282->code, &fmt);\n\n\treturn ov9282_set_pad_format(sd, sd_state, &fmt);\n}\n\nstatic const struct v4l2_rect *\n__ov9282_get_pad_crop(struct ov9282 *ov9282,\n\t\t      struct v4l2_subdev_state *sd_state,\n\t\t      unsigned int pad, enum v4l2_subdev_format_whence which)\n{\n\tswitch (which) {\n\tcase V4L2_SUBDEV_FORMAT_TRY:\n\t\treturn v4l2_subdev_get_try_crop(&ov9282->sd, sd_state, pad);\n\tcase V4L2_SUBDEV_FORMAT_ACTIVE:\n\t\treturn &ov9282->cur_mode->crop;\n\t}\n\n\treturn NULL;\n}\n\nstatic int ov9282_get_selection(struct v4l2_subdev *sd,\n\t\t\t\tstruct v4l2_subdev_state *sd_state,\n\t\t\t\tstruct v4l2_subdev_selection *sel)\n{\n\tswitch (sel->target) {\n\tcase V4L2_SEL_TGT_CROP: {\n\t\tstruct ov9282 *ov9282 = to_ov9282(sd);\n\n\t\tmutex_lock(&ov9282->mutex);\n\t\tsel->r = *__ov9282_get_pad_crop(ov9282, sd_state, sel->pad,\n\t\t\t\t\t\tsel->which);\n\t\tmutex_unlock(&ov9282->mutex);\n\n\t\treturn 0;\n\t}\n\n\tcase V4L2_SEL_TGT_NATIVE_SIZE:\n\t\tsel->r.top = 0;\n\t\tsel->r.left = 0;\n\t\tsel->r.width = OV9282_NATIVE_WIDTH;\n\t\tsel->r.height = OV9282_NATIVE_HEIGHT;\n\n\t\treturn 0;\n\n\tcase V4L2_SEL_TGT_CROP_DEFAULT:\n\tcase V4L2_SEL_TGT_CROP_BOUNDS:\n\t\tsel->r.top = OV9282_PIXEL_ARRAY_TOP;\n\t\tsel->r.left = OV9282_PIXEL_ARRAY_LEFT;\n\t\tsel->r.width = OV9282_PIXEL_ARRAY_WIDTH;\n\t\tsel->r.height = OV9282_PIXEL_ARRAY_HEIGHT;\n\n\t\treturn 0;\n\t}\n\n\treturn -EINVAL;\n}\n\n \nstatic int ov9282_start_streaming(struct ov9282 *ov9282)\n{\n\tconst struct ov9282_reg bitdepth_regs[2][2] = {\n\t\t{\n\t\t\t{OV9282_REG_PLL_CTRL_0D, OV9282_PLL_CTRL_0D_RAW10},\n\t\t\t{OV9282_REG_ANA_CORE_2, OV9282_ANA_CORE2_RAW10},\n\t\t}, {\n\t\t\t{OV9282_REG_PLL_CTRL_0D, OV9282_PLL_CTRL_0D_RAW8},\n\t\t\t{OV9282_REG_ANA_CORE_2, OV9282_ANA_CORE2_RAW8},\n\t\t}\n\t};\n\tconst struct ov9282_reg_list *reg_list;\n\tint bitdepth_index;\n\tint ret;\n\n\t \n\tret = ov9282_write_regs(ov9282, common_regs_list.regs,\n\t\t\t\tcommon_regs_list.num_of_regs);\n\tif (ret) {\n\t\tdev_err(ov9282->dev, \"fail to write common registers\");\n\t\treturn ret;\n\t}\n\n\tbitdepth_index = ov9282->code == MEDIA_BUS_FMT_Y10_1X10 ? 0 : 1;\n\tret = ov9282_write_regs(ov9282, bitdepth_regs[bitdepth_index], 2);\n\tif (ret) {\n\t\tdev_err(ov9282->dev, \"fail to write bitdepth regs\");\n\t\treturn ret;\n\t}\n\n\t \n\treg_list = &ov9282->cur_mode->reg_list;\n\tret = ov9282_write_regs(ov9282, reg_list->regs, reg_list->num_of_regs);\n\tif (ret) {\n\t\tdev_err(ov9282->dev, \"fail to write initial registers\");\n\t\treturn ret;\n\t}\n\n\t \n\tret =  __v4l2_ctrl_handler_setup(ov9282->sd.ctrl_handler);\n\tif (ret) {\n\t\tdev_err(ov9282->dev, \"fail to setup handler\");\n\t\treturn ret;\n\t}\n\n\t \n\tret = ov9282_write_reg(ov9282, OV9282_REG_MODE_SELECT,\n\t\t\t       1, OV9282_MODE_STREAMING);\n\tif (ret) {\n\t\tdev_err(ov9282->dev, \"fail to start streaming\");\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\n \nstatic int ov9282_stop_streaming(struct ov9282 *ov9282)\n{\n\treturn ov9282_write_reg(ov9282, OV9282_REG_MODE_SELECT,\n\t\t\t\t1, OV9282_MODE_STANDBY);\n}\n\n \nstatic int ov9282_set_stream(struct v4l2_subdev *sd, int enable)\n{\n\tstruct ov9282 *ov9282 = to_ov9282(sd);\n\tint ret;\n\n\tmutex_lock(&ov9282->mutex);\n\n\tif (ov9282->streaming == enable) {\n\t\tmutex_unlock(&ov9282->mutex);\n\t\treturn 0;\n\t}\n\n\tif (enable) {\n\t\tret = pm_runtime_resume_and_get(ov9282->dev);\n\t\tif (ret)\n\t\t\tgoto error_unlock;\n\n\t\tret = ov9282_start_streaming(ov9282);\n\t\tif (ret)\n\t\t\tgoto error_power_off;\n\t} else {\n\t\tov9282_stop_streaming(ov9282);\n\t\tpm_runtime_put(ov9282->dev);\n\t}\n\n\tov9282->streaming = enable;\n\n\tmutex_unlock(&ov9282->mutex);\n\n\treturn 0;\n\nerror_power_off:\n\tpm_runtime_put(ov9282->dev);\nerror_unlock:\n\tmutex_unlock(&ov9282->mutex);\n\n\treturn ret;\n}\n\n \nstatic int ov9282_detect(struct ov9282 *ov9282)\n{\n\tint ret;\n\tu32 val;\n\n\tret = ov9282_read_reg(ov9282, OV9282_REG_ID, 2, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (val != OV9282_ID) {\n\t\tdev_err(ov9282->dev, \"chip id mismatch: %x!=%x\",\n\t\t\tOV9282_ID, val);\n\t\treturn -ENXIO;\n\t}\n\n\treturn 0;\n}\n\nstatic int ov9282_configure_regulators(struct ov9282 *ov9282)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < OV9282_NUM_SUPPLIES; i++)\n\t\tov9282->supplies[i].supply = ov9282_supply_names[i];\n\n\treturn devm_regulator_bulk_get(ov9282->dev,\n\t\t\t\t       OV9282_NUM_SUPPLIES,\n\t\t\t\t       ov9282->supplies);\n}\n\n \nstatic int ov9282_parse_hw_config(struct ov9282 *ov9282)\n{\n\tstruct fwnode_handle *fwnode = dev_fwnode(ov9282->dev);\n\tstruct v4l2_fwnode_endpoint bus_cfg = {\n\t\t.bus_type = V4L2_MBUS_CSI2_DPHY\n\t};\n\tstruct fwnode_handle *ep;\n\tunsigned long rate;\n\tunsigned int i;\n\tint ret;\n\n\tif (!fwnode)\n\t\treturn -ENXIO;\n\n\t \n\tov9282->reset_gpio = devm_gpiod_get_optional(ov9282->dev, \"reset\",\n\t\t\t\t\t\t     GPIOD_OUT_LOW);\n\tif (IS_ERR(ov9282->reset_gpio)) {\n\t\tdev_err(ov9282->dev, \"failed to get reset gpio %ld\",\n\t\t\tPTR_ERR(ov9282->reset_gpio));\n\t\treturn PTR_ERR(ov9282->reset_gpio);\n\t}\n\n\t \n\tov9282->inclk = devm_clk_get(ov9282->dev, NULL);\n\tif (IS_ERR(ov9282->inclk)) {\n\t\tdev_err(ov9282->dev, \"could not get inclk\");\n\t\treturn PTR_ERR(ov9282->inclk);\n\t}\n\n\tret = ov9282_configure_regulators(ov9282);\n\tif (ret)\n\t\treturn dev_err_probe(ov9282->dev, ret,\n\t\t\t\t     \"Failed to get power regulators\\n\");\n\n\trate = clk_get_rate(ov9282->inclk);\n\tif (rate != OV9282_INCLK_RATE) {\n\t\tdev_err(ov9282->dev, \"inclk frequency mismatch\");\n\t\treturn -EINVAL;\n\t}\n\n\tep = fwnode_graph_get_next_endpoint(fwnode, NULL);\n\tif (!ep)\n\t\treturn -ENXIO;\n\n\tret = v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg);\n\tfwnode_handle_put(ep);\n\tif (ret)\n\t\treturn ret;\n\n\tov9282->noncontinuous_clock =\n\t\tbus_cfg.bus.mipi_csi2.flags & V4L2_MBUS_CSI2_NONCONTINUOUS_CLOCK;\n\n\tif (bus_cfg.bus.mipi_csi2.num_data_lanes != OV9282_NUM_DATA_LANES) {\n\t\tdev_err(ov9282->dev,\n\t\t\t\"number of CSI2 data lanes %d is not supported\",\n\t\t\tbus_cfg.bus.mipi_csi2.num_data_lanes);\n\t\tret = -EINVAL;\n\t\tgoto done_endpoint_free;\n\t}\n\n\tif (!bus_cfg.nr_of_link_frequencies) {\n\t\tdev_err(ov9282->dev, \"no link frequencies defined\");\n\t\tret = -EINVAL;\n\t\tgoto done_endpoint_free;\n\t}\n\n\tfor (i = 0; i < bus_cfg.nr_of_link_frequencies; i++)\n\t\tif (bus_cfg.link_frequencies[i] == OV9282_LINK_FREQ)\n\t\t\tgoto done_endpoint_free;\n\n\tret = -EINVAL;\n\ndone_endpoint_free:\n\tv4l2_fwnode_endpoint_free(&bus_cfg);\n\n\treturn ret;\n}\n\n \nstatic const struct v4l2_subdev_core_ops ov9282_core_ops = {\n\t.subscribe_event = v4l2_ctrl_subdev_subscribe_event,\n\t.unsubscribe_event = v4l2_event_subdev_unsubscribe,\n};\n\nstatic const struct v4l2_subdev_video_ops ov9282_video_ops = {\n\t.s_stream = ov9282_set_stream,\n};\n\nstatic const struct v4l2_subdev_pad_ops ov9282_pad_ops = {\n\t.init_cfg = ov9282_init_pad_cfg,\n\t.enum_mbus_code = ov9282_enum_mbus_code,\n\t.enum_frame_size = ov9282_enum_frame_size,\n\t.get_fmt = ov9282_get_pad_format,\n\t.set_fmt = ov9282_set_pad_format,\n\t.get_selection = ov9282_get_selection,\n};\n\nstatic const struct v4l2_subdev_ops ov9282_subdev_ops = {\n\t.core = &ov9282_core_ops,\n\t.video = &ov9282_video_ops,\n\t.pad = &ov9282_pad_ops,\n};\n\n \nstatic int ov9282_power_on(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov9282 *ov9282 = to_ov9282(sd);\n\tint ret;\n\n\tret = regulator_bulk_enable(OV9282_NUM_SUPPLIES, ov9282->supplies);\n\tif (ret < 0) {\n\t\tdev_err(dev, \"Failed to enable regulators\\n\");\n\t\treturn ret;\n\t}\n\n\tusleep_range(400, 600);\n\n\tgpiod_set_value_cansleep(ov9282->reset_gpio, 1);\n\n\tret = clk_prepare_enable(ov9282->inclk);\n\tif (ret) {\n\t\tdev_err(ov9282->dev, \"fail to enable inclk\");\n\t\tgoto error_reset;\n\t}\n\n\tusleep_range(400, 600);\n\n\tret = ov9282_write_reg(ov9282, OV9282_REG_MIPI_CTRL00, 1,\n\t\t\t       ov9282->noncontinuous_clock ?\n\t\t\t\t\tOV9282_GATED_CLOCK : 0);\n\tif (ret) {\n\t\tdev_err(ov9282->dev, \"fail to write MIPI_CTRL00\");\n\t\tgoto error_clk;\n\t}\n\n\treturn 0;\n\nerror_clk:\n\tclk_disable_unprepare(ov9282->inclk);\nerror_reset:\n\tgpiod_set_value_cansleep(ov9282->reset_gpio, 0);\n\n\tregulator_bulk_disable(OV9282_NUM_SUPPLIES, ov9282->supplies);\n\n\treturn ret;\n}\n\n \nstatic int ov9282_power_off(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct ov9282 *ov9282 = to_ov9282(sd);\n\n\tgpiod_set_value_cansleep(ov9282->reset_gpio, 0);\n\n\tclk_disable_unprepare(ov9282->inclk);\n\n\tregulator_bulk_disable(OV9282_NUM_SUPPLIES, ov9282->supplies);\n\n\treturn 0;\n}\n\n \nstatic int ov9282_init_controls(struct ov9282 *ov9282)\n{\n\tstruct v4l2_ctrl_handler *ctrl_hdlr = &ov9282->ctrl_handler;\n\tconst struct ov9282_mode *mode = ov9282->cur_mode;\n\tstruct v4l2_fwnode_device_properties props;\n\tu32 hblank_min;\n\tu32 lpfr;\n\tint ret;\n\n\tret = v4l2_ctrl_handler_init(ctrl_hdlr, 10);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tctrl_hdlr->lock = &ov9282->mutex;\n\n\t \n\tlpfr = mode->vblank + mode->height;\n\tov9282->exp_ctrl = v4l2_ctrl_new_std(ctrl_hdlr,\n\t\t\t\t\t     &ov9282_ctrl_ops,\n\t\t\t\t\t     V4L2_CID_EXPOSURE,\n\t\t\t\t\t     OV9282_EXPOSURE_MIN,\n\t\t\t\t\t     lpfr - OV9282_EXPOSURE_OFFSET,\n\t\t\t\t\t     OV9282_EXPOSURE_STEP,\n\t\t\t\t\t     OV9282_EXPOSURE_DEFAULT);\n\n\tov9282->again_ctrl = v4l2_ctrl_new_std(ctrl_hdlr,\n\t\t\t\t\t       &ov9282_ctrl_ops,\n\t\t\t\t\t       V4L2_CID_ANALOGUE_GAIN,\n\t\t\t\t\t       OV9282_AGAIN_MIN,\n\t\t\t\t\t       OV9282_AGAIN_MAX,\n\t\t\t\t\t       OV9282_AGAIN_STEP,\n\t\t\t\t\t       OV9282_AGAIN_DEFAULT);\n\n\tv4l2_ctrl_cluster(2, &ov9282->exp_ctrl);\n\n\tov9282->vblank_ctrl = v4l2_ctrl_new_std(ctrl_hdlr,\n\t\t\t\t\t\t&ov9282_ctrl_ops,\n\t\t\t\t\t\tV4L2_CID_VBLANK,\n\t\t\t\t\t\tmode->vblank_min,\n\t\t\t\t\t\tmode->vblank_max,\n\t\t\t\t\t\t1, mode->vblank);\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov9282_ctrl_ops, V4L2_CID_VFLIP,\n\t\t\t  0, 1, 1, 1);\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov9282_ctrl_ops, V4L2_CID_HFLIP,\n\t\t\t  0, 1, 1, 1);\n\n\t \n\tov9282->pixel_rate = v4l2_ctrl_new_std(ctrl_hdlr, &ov9282_ctrl_ops,\n\t\t\t\t\t       V4L2_CID_PIXEL_RATE,\n\t\t\t\t\t       OV9282_PIXEL_RATE_10BIT,\n\t\t\t\t\t       OV9282_PIXEL_RATE_10BIT, 1,\n\t\t\t\t\t       OV9282_PIXEL_RATE_10BIT);\n\n\tov9282->link_freq_ctrl = v4l2_ctrl_new_int_menu(ctrl_hdlr,\n\t\t\t\t\t\t\t&ov9282_ctrl_ops,\n\t\t\t\t\t\t\tV4L2_CID_LINK_FREQ,\n\t\t\t\t\t\t\tARRAY_SIZE(link_freq) -\n\t\t\t\t\t\t\t1,\n\t\t\t\t\t\t\tmode->link_freq_idx,\n\t\t\t\t\t\t\tlink_freq);\n\tif (ov9282->link_freq_ctrl)\n\t\tov9282->link_freq_ctrl->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\thblank_min = mode->hblank_min[ov9282->noncontinuous_clock ? 0 : 1];\n\tov9282->hblank_ctrl = v4l2_ctrl_new_std(ctrl_hdlr,\n\t\t\t\t\t\t&ov9282_ctrl_ops,\n\t\t\t\t\t\tV4L2_CID_HBLANK,\n\t\t\t\t\t\thblank_min,\n\t\t\t\t\t\tOV9282_TIMING_HTS_MAX - mode->width,\n\t\t\t\t\t\t1, hblank_min);\n\n\tret = v4l2_fwnode_device_parse(ov9282->dev, &props);\n\tif (!ret) {\n\t\t \n\t\tv4l2_ctrl_new_fwnode_properties(ctrl_hdlr, &ov9282_ctrl_ops,\n\t\t\t\t\t\t&props);\n\t}\n\n\tif (ctrl_hdlr->error || ret) {\n\t\tdev_err(ov9282->dev, \"control init failed: %d\",\n\t\t\tctrl_hdlr->error);\n\t\tv4l2_ctrl_handler_free(ctrl_hdlr);\n\t\treturn ctrl_hdlr->error;\n\t}\n\n\tov9282->sd.ctrl_handler = ctrl_hdlr;\n\n\treturn 0;\n}\n\n \nstatic int ov9282_probe(struct i2c_client *client)\n{\n\tstruct ov9282 *ov9282;\n\tint ret;\n\n\tov9282 = devm_kzalloc(&client->dev, sizeof(*ov9282), GFP_KERNEL);\n\tif (!ov9282)\n\t\treturn -ENOMEM;\n\n\tov9282->dev = &client->dev;\n\n\t \n\tv4l2_i2c_subdev_init(&ov9282->sd, client, &ov9282_subdev_ops);\n\tv4l2_i2c_subdev_set_name(&ov9282->sd, client,\n\t\t\t\t device_get_match_data(ov9282->dev), NULL);\n\n\tret = ov9282_parse_hw_config(ov9282);\n\tif (ret) {\n\t\tdev_err(ov9282->dev, \"HW configuration is not supported\");\n\t\treturn ret;\n\t}\n\n\tmutex_init(&ov9282->mutex);\n\n\tret = ov9282_power_on(ov9282->dev);\n\tif (ret) {\n\t\tdev_err(ov9282->dev, \"failed to power-on the sensor\");\n\t\tgoto error_mutex_destroy;\n\t}\n\n\t \n\tret = ov9282_detect(ov9282);\n\tif (ret) {\n\t\tdev_err(ov9282->dev, \"failed to find sensor: %d\", ret);\n\t\tgoto error_power_off;\n\t}\n\n\t \n\tov9282->cur_mode = &supported_modes[DEFAULT_MODE];\n\tov9282->code = MEDIA_BUS_FMT_Y10_1X10;\n\tov9282->vblank = ov9282->cur_mode->vblank;\n\n\tret = ov9282_init_controls(ov9282);\n\tif (ret) {\n\t\tdev_err(ov9282->dev, \"failed to init controls: %d\", ret);\n\t\tgoto error_power_off;\n\t}\n\n\t \n\tov9282->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE |\n\t\t\t    V4L2_SUBDEV_FL_HAS_EVENTS;\n\tov9282->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;\n\n\t \n\tov9282->pad.flags = MEDIA_PAD_FL_SOURCE;\n\tret = media_entity_pads_init(&ov9282->sd.entity, 1, &ov9282->pad);\n\tif (ret) {\n\t\tdev_err(ov9282->dev, \"failed to init entity pads: %d\", ret);\n\t\tgoto error_handler_free;\n\t}\n\n\tret = v4l2_async_register_subdev_sensor(&ov9282->sd);\n\tif (ret < 0) {\n\t\tdev_err(ov9282->dev,\n\t\t\t\"failed to register async subdev: %d\", ret);\n\t\tgoto error_media_entity;\n\t}\n\n\tpm_runtime_set_active(ov9282->dev);\n\tpm_runtime_enable(ov9282->dev);\n\tpm_runtime_idle(ov9282->dev);\n\n\treturn 0;\n\nerror_media_entity:\n\tmedia_entity_cleanup(&ov9282->sd.entity);\nerror_handler_free:\n\tv4l2_ctrl_handler_free(ov9282->sd.ctrl_handler);\nerror_power_off:\n\tov9282_power_off(ov9282->dev);\nerror_mutex_destroy:\n\tmutex_destroy(&ov9282->mutex);\n\n\treturn ret;\n}\n\n \nstatic void ov9282_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct ov9282 *ov9282 = to_ov9282(sd);\n\n\tv4l2_async_unregister_subdev(sd);\n\tmedia_entity_cleanup(&sd->entity);\n\tv4l2_ctrl_handler_free(sd->ctrl_handler);\n\n\tpm_runtime_disable(&client->dev);\n\tif (!pm_runtime_status_suspended(&client->dev))\n\t\tov9282_power_off(&client->dev);\n\tpm_runtime_set_suspended(&client->dev);\n\n\tmutex_destroy(&ov9282->mutex);\n}\n\nstatic const struct dev_pm_ops ov9282_pm_ops = {\n\tSET_RUNTIME_PM_OPS(ov9282_power_off, ov9282_power_on, NULL)\n};\n\nstatic const struct of_device_id ov9282_of_match[] = {\n\t{ .compatible = \"ovti,ov9281\", .data = \"ov9281\" },\n\t{ .compatible = \"ovti,ov9282\", .data = \"ov9282\" },\n\t{ }\n};\n\nMODULE_DEVICE_TABLE(of, ov9282_of_match);\n\nstatic struct i2c_driver ov9282_driver = {\n\t.probe = ov9282_probe,\n\t.remove = ov9282_remove,\n\t.driver = {\n\t\t.name = \"ov9282\",\n\t\t.pm = &ov9282_pm_ops,\n\t\t.of_match_table = ov9282_of_match,\n\t},\n};\n\nmodule_i2c_driver(ov9282_driver);\n\nMODULE_DESCRIPTION(\"OmniVision ov9282 sensor driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}