entity fdm_b is
   port (
      ck      : in      bit;
      vdd     : in      bit;
      vss     : in      bit;
      word_in : in      bit_vector(7 downto 0);
      reset   : in      bit;
      error_f : out     bit;
      data    : out     bit_vector(7 downto 0);
      address : out     bit_vector(7 downto 0)
 );
end fdm_b;

architecture structural of fdm_b is
Component nmx2_x1
   port (
      cmd : in      bit;
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nxr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa2a2a23_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao2o22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component an12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na4_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component sff1_x4
   port (
      ck  : in      bit;
      i   : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component xr2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component on12_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component nao22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component noa22_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no3_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2ao222_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa2a2a23_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o4_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component no2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component o3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component ao22_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component inv_x2
   port (
      i   : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a2_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component na2_x1
   port (
      i0  : in      bit;
      i1  : in      bit;
      nq  : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component oa3ao322_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      i3  : in      bit;
      i4  : in      bit;
      i5  : in      bit;
      i6  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

Component a3_x2
   port (
      i0  : in      bit;
      i1  : in      bit;
      i2  : in      bit;
      q   : out     bit;
      vdd : in      bit;
      vss : in      bit
 );
end component;

signal fsm_a_a_cs         : bit_vector( 4 downto 0);
signal fsm_b_b_cs         : bit_vector( 4 downto 0);
signal fsm_c_c_cs         : bit_vector( 4 downto 0);
signal fsm_d_d_cs         : bit_vector( 4 downto 0);
signal fsm_e_e_cs         : bit_vector( 4 downto 0);
signal fsm_f_f_cs         : bit_vector( 4 downto 0);
signal fsm_g_g_cs         : bit_vector( 4 downto 0);
signal fsm_h_h_cs         : bit_vector( 4 downto 0);
signal not_fsm_a_a_cs     : bit_vector( 4 downto 0);
signal not_fsm_b_b_cs     : bit_vector( 4 downto 0);
signal not_fsm_c_c_cs     : bit_vector( 4 downto 0);
signal not_fsm_d_d_cs     : bit_vector( 4 downto 0);
signal not_fsm_e_e_cs     : bit_vector( 4 downto 0);
signal not_fsm_f_f_cs     : bit_vector( 4 downto 0);
signal not_fsm_g_g_cs     : bit_vector( 4 downto 0);
signal not_fsm_h_h_cs     : bit_vector( 4 downto 0);
signal not_word_in        : bit_vector( 7 downto 0);
signal xr2_x1_sig         : bit;
signal xr2_x1_4_sig       : bit;
signal xr2_x1_3_sig       : bit;
signal xr2_x1_2_sig       : bit;
signal on12_x1_sig        : bit;
signal on12_x1_9_sig      : bit;
signal on12_x1_8_sig      : bit;
signal on12_x1_7_sig      : bit;
signal on12_x1_6_sig      : bit;
signal on12_x1_5_sig      : bit;
signal on12_x1_4_sig      : bit;
signal on12_x1_3_sig      : bit;
signal on12_x1_2_sig      : bit;
signal on12_x1_15_sig     : bit;
signal on12_x1_14_sig     : bit;
signal on12_x1_13_sig     : bit;
signal on12_x1_12_sig     : bit;
signal on12_x1_11_sig     : bit;
signal on12_x1_10_sig     : bit;
signal oa2ao222_x2_sig    : bit;
signal oa2ao222_x2_9_sig  : bit;
signal oa2ao222_x2_8_sig  : bit;
signal oa2ao222_x2_7_sig  : bit;
signal oa2ao222_x2_6_sig  : bit;
signal oa2ao222_x2_5_sig  : bit;
signal oa2ao222_x2_4_sig  : bit;
signal oa2ao222_x2_3_sig  : bit;
signal oa2ao222_x2_2_sig  : bit;
signal oa2ao222_x2_22_sig : bit;
signal oa2ao222_x2_21_sig : bit;
signal oa2ao222_x2_20_sig : bit;
signal oa2ao222_x2_19_sig : bit;
signal oa2ao222_x2_18_sig : bit;
signal oa2ao222_x2_17_sig : bit;
signal oa2ao222_x2_16_sig : bit;
signal oa2ao222_x2_15_sig : bit;
signal oa2ao222_x2_14_sig : bit;
signal oa2ao222_x2_13_sig : bit;
signal oa2ao222_x2_12_sig : bit;
signal oa2ao222_x2_11_sig : bit;
signal oa2ao222_x2_10_sig : bit;
signal oa2a2a23_x2_sig    : bit;
signal oa2a2a23_x2_4_sig  : bit;
signal oa2a2a23_x2_3_sig  : bit;
signal oa2a2a23_x2_2_sig  : bit;
signal oa2a22_x2_sig      : bit;
signal oa22_x2_sig        : bit;
signal oa22_x2_9_sig      : bit;
signal oa22_x2_8_sig      : bit;
signal oa22_x2_7_sig      : bit;
signal oa22_x2_6_sig      : bit;
signal oa22_x2_5_sig      : bit;
signal oa22_x2_4_sig      : bit;
signal oa22_x2_3_sig      : bit;
signal oa22_x2_2_sig      : bit;
signal oa22_x2_22_sig     : bit;
signal oa22_x2_21_sig     : bit;
signal oa22_x2_20_sig     : bit;
signal oa22_x2_19_sig     : bit;
signal oa22_x2_18_sig     : bit;
signal oa22_x2_17_sig     : bit;
signal oa22_x2_16_sig     : bit;
signal oa22_x2_15_sig     : bit;
signal oa22_x2_14_sig     : bit;
signal oa22_x2_13_sig     : bit;
signal oa22_x2_12_sig     : bit;
signal oa22_x2_11_sig     : bit;
signal oa22_x2_10_sig     : bit;
signal o4_x2_sig          : bit;
signal o4_x2_8_sig        : bit;
signal o4_x2_7_sig        : bit;
signal o4_x2_6_sig        : bit;
signal o4_x2_5_sig        : bit;
signal o4_x2_4_sig        : bit;
signal o4_x2_3_sig        : bit;
signal o4_x2_2_sig        : bit;
signal o3_x2_sig          : bit;
signal o3_x2_9_sig        : bit;
signal o3_x2_8_sig        : bit;
signal o3_x2_7_sig        : bit;
signal o3_x2_6_sig        : bit;
signal o3_x2_5_sig        : bit;
signal o3_x2_4_sig        : bit;
signal o3_x2_3_sig        : bit;
signal o3_x2_2_sig        : bit;
signal o3_x2_24_sig       : bit;
signal o3_x2_23_sig       : bit;
signal o3_x2_22_sig       : bit;
signal o3_x2_21_sig       : bit;
signal o3_x2_20_sig       : bit;
signal o3_x2_19_sig       : bit;
signal o3_x2_18_sig       : bit;
signal o3_x2_17_sig       : bit;
signal o3_x2_16_sig       : bit;
signal o3_x2_15_sig       : bit;
signal o3_x2_14_sig       : bit;
signal o3_x2_13_sig       : bit;
signal o3_x2_12_sig       : bit;
signal o3_x2_11_sig       : bit;
signal o3_x2_10_sig       : bit;
signal o2_x2_sig          : bit;
signal o2_x2_9_sig        : bit;
signal o2_x2_8_sig        : bit;
signal o2_x2_7_sig        : bit;
signal o2_x2_6_sig        : bit;
signal o2_x2_5_sig        : bit;
signal o2_x2_4_sig        : bit;
signal o2_x2_3_sig        : bit;
signal o2_x2_35_sig       : bit;
signal o2_x2_34_sig       : bit;
signal o2_x2_33_sig       : bit;
signal o2_x2_32_sig       : bit;
signal o2_x2_31_sig       : bit;
signal o2_x2_30_sig       : bit;
signal o2_x2_2_sig        : bit;
signal o2_x2_29_sig       : bit;
signal o2_x2_28_sig       : bit;
signal o2_x2_27_sig       : bit;
signal o2_x2_26_sig       : bit;
signal o2_x2_25_sig       : bit;
signal o2_x2_24_sig       : bit;
signal o2_x2_23_sig       : bit;
signal o2_x2_22_sig       : bit;
signal o2_x2_21_sig       : bit;
signal o2_x2_20_sig       : bit;
signal o2_x2_19_sig       : bit;
signal o2_x2_18_sig       : bit;
signal o2_x2_17_sig       : bit;
signal o2_x2_16_sig       : bit;
signal o2_x2_15_sig       : bit;
signal o2_x2_14_sig       : bit;
signal o2_x2_13_sig       : bit;
signal o2_x2_12_sig       : bit;
signal o2_x2_11_sig       : bit;
signal o2_x2_10_sig       : bit;
signal nxr2_x1_sig        : bit;
signal not_reset          : bit;
signal not_aux99          : bit;
signal not_aux98          : bit;
signal not_aux97          : bit;
signal not_aux96          : bit;
signal not_aux95          : bit;
signal not_aux94          : bit;
signal not_aux93          : bit;
signal not_aux92          : bit;
signal not_aux90          : bit;
signal not_aux9           : bit;
signal not_aux88          : bit;
signal not_aux86          : bit;
signal not_aux85          : bit;
signal not_aux82          : bit;
signal not_aux8           : bit;
signal not_aux79          : bit;
signal not_aux78          : bit;
signal not_aux77          : bit;
signal not_aux76          : bit;
signal not_aux75          : bit;
signal not_aux73          : bit;
signal not_aux71          : bit;
signal not_aux69          : bit;
signal not_aux68          : bit;
signal not_aux67          : bit;
signal not_aux66          : bit;
signal not_aux65          : bit;
signal not_aux64          : bit;
signal not_aux62          : bit;
signal not_aux61          : bit;
signal not_aux60          : bit;
signal not_aux6           : bit;
signal not_aux59          : bit;
signal not_aux58          : bit;
signal not_aux57          : bit;
signal not_aux55          : bit;
signal not_aux53          : bit;
signal not_aux52          : bit;
signal not_aux51          : bit;
signal not_aux49          : bit;
signal not_aux45          : bit;
signal not_aux44          : bit;
signal not_aux43          : bit;
signal not_aux42          : bit;
signal not_aux41          : bit;
signal not_aux40          : bit;
signal not_aux39          : bit;
signal not_aux38          : bit;
signal not_aux37          : bit;
signal not_aux36          : bit;
signal not_aux35          : bit;
signal not_aux34          : bit;
signal not_aux33          : bit;
signal not_aux32          : bit;
signal not_aux31          : bit;
signal not_aux3           : bit;
signal not_aux29          : bit;
signal not_aux28          : bit;
signal not_aux27          : bit;
signal not_aux26          : bit;
signal not_aux25          : bit;
signal not_aux24          : bit;
signal not_aux23          : bit;
signal not_aux221         : bit;
signal not_aux220         : bit;
signal not_aux22          : bit;
signal not_aux219         : bit;
signal not_aux216         : bit;
signal not_aux212         : bit;
signal not_aux21          : bit;
signal not_aux208         : bit;
signal not_aux206         : bit;
signal not_aux205         : bit;
signal not_aux204         : bit;
signal not_aux203         : bit;
signal not_aux202         : bit;
signal not_aux201         : bit;
signal not_aux200         : bit;
signal not_aux20          : bit;
signal not_aux2           : bit;
signal not_aux198         : bit;
signal not_aux197         : bit;
signal not_aux194         : bit;
signal not_aux190         : bit;
signal not_aux19          : bit;
signal not_aux187         : bit;
signal not_aux186         : bit;
signal not_aux183         : bit;
signal not_aux181         : bit;
signal not_aux180         : bit;
signal not_aux18          : bit;
signal not_aux179         : bit;
signal not_aux178         : bit;
signal not_aux176         : bit;
signal not_aux175         : bit;
signal not_aux170         : bit;
signal not_aux17          : bit;
signal not_aux169         : bit;
signal not_aux167         : bit;
signal not_aux166         : bit;
signal not_aux165         : bit;
signal not_aux164         : bit;
signal not_aux163         : bit;
signal not_aux162         : bit;
signal not_aux16          : bit;
signal not_aux158         : bit;
signal not_aux157         : bit;
signal not_aux156         : bit;
signal not_aux154         : bit;
signal not_aux150         : bit;
signal not_aux15          : bit;
signal not_aux148         : bit;
signal not_aux147         : bit;
signal not_aux146         : bit;
signal not_aux144         : bit;
signal not_aux143         : bit;
signal not_aux140         : bit;
signal not_aux14          : bit;
signal not_aux139         : bit;
signal not_aux138         : bit;
signal not_aux137         : bit;
signal not_aux136         : bit;
signal not_aux134         : bit;
signal not_aux133         : bit;
signal not_aux131         : bit;
signal not_aux130         : bit;
signal not_aux13          : bit;
signal not_aux129         : bit;
signal not_aux128         : bit;
signal not_aux125         : bit;
signal not_aux122         : bit;
signal not_aux121         : bit;
signal not_aux12          : bit;
signal not_aux118         : bit;
signal not_aux117         : bit;
signal not_aux116         : bit;
signal not_aux114         : bit;
signal not_aux113         : bit;
signal not_aux112         : bit;
signal not_aux111         : bit;
signal not_aux110         : bit;
signal not_aux11          : bit;
signal not_aux108         : bit;
signal not_aux107         : bit;
signal not_aux106         : bit;
signal not_aux101         : bit;
signal not_aux10          : bit;
signal not_aux1           : bit;
signal not_aux0           : bit;
signal noa2a2a23_x1_sig   : bit;
signal noa22_x1_sig       : bit;
signal noa22_x1_9_sig     : bit;
signal noa22_x1_8_sig     : bit;
signal noa22_x1_7_sig     : bit;
signal noa22_x1_6_sig     : bit;
signal noa22_x1_5_sig     : bit;
signal noa22_x1_4_sig     : bit;
signal noa22_x1_43_sig    : bit;
signal noa22_x1_42_sig    : bit;
signal noa22_x1_41_sig    : bit;
signal noa22_x1_40_sig    : bit;
signal noa22_x1_3_sig     : bit;
signal noa22_x1_39_sig    : bit;
signal noa22_x1_38_sig    : bit;
signal noa22_x1_37_sig    : bit;
signal noa22_x1_36_sig    : bit;
signal noa22_x1_35_sig    : bit;
signal noa22_x1_34_sig    : bit;
signal noa22_x1_33_sig    : bit;
signal noa22_x1_32_sig    : bit;
signal noa22_x1_31_sig    : bit;
signal noa22_x1_30_sig    : bit;
signal noa22_x1_2_sig     : bit;
signal noa22_x1_29_sig    : bit;
signal noa22_x1_28_sig    : bit;
signal noa22_x1_27_sig    : bit;
signal noa22_x1_26_sig    : bit;
signal noa22_x1_25_sig    : bit;
signal noa22_x1_24_sig    : bit;
signal noa22_x1_23_sig    : bit;
signal noa22_x1_22_sig    : bit;
signal noa22_x1_21_sig    : bit;
signal noa22_x1_20_sig    : bit;
signal noa22_x1_19_sig    : bit;
signal noa22_x1_18_sig    : bit;
signal noa22_x1_17_sig    : bit;
signal noa22_x1_16_sig    : bit;
signal noa22_x1_15_sig    : bit;
signal noa22_x1_14_sig    : bit;
signal noa22_x1_13_sig    : bit;
signal noa22_x1_12_sig    : bit;
signal noa22_x1_11_sig    : bit;
signal noa22_x1_10_sig    : bit;
signal no4_x1_sig         : bit;
signal no4_x1_9_sig       : bit;
signal no4_x1_8_sig       : bit;
signal no4_x1_7_sig       : bit;
signal no4_x1_6_sig       : bit;
signal no4_x1_5_sig       : bit;
signal no4_x1_4_sig       : bit;
signal no4_x1_3_sig       : bit;
signal no4_x1_2_sig       : bit;
signal no4_x1_16_sig      : bit;
signal no4_x1_15_sig      : bit;
signal no4_x1_14_sig      : bit;
signal no4_x1_13_sig      : bit;
signal no4_x1_12_sig      : bit;
signal no4_x1_11_sig      : bit;
signal no4_x1_10_sig      : bit;
signal no3_x1_sig         : bit;
signal no3_x1_9_sig       : bit;
signal no3_x1_8_sig       : bit;
signal no3_x1_7_sig       : bit;
signal no3_x1_6_sig       : bit;
signal no3_x1_5_sig       : bit;
signal no3_x1_4_sig       : bit;
signal no3_x1_3_sig       : bit;
signal no3_x1_2_sig       : bit;
signal no3_x1_20_sig      : bit;
signal no3_x1_19_sig      : bit;
signal no3_x1_18_sig      : bit;
signal no3_x1_17_sig      : bit;
signal no3_x1_16_sig      : bit;
signal no3_x1_15_sig      : bit;
signal no3_x1_14_sig      : bit;
signal no3_x1_13_sig      : bit;
signal no3_x1_12_sig      : bit;
signal no3_x1_11_sig      : bit;
signal no3_x1_10_sig      : bit;
signal no2_x1_sig         : bit;
signal no2_x1_9_sig       : bit;
signal no2_x1_8_sig       : bit;
signal no2_x1_7_sig       : bit;
signal no2_x1_6_sig       : bit;
signal no2_x1_5_sig       : bit;
signal no2_x1_58_sig      : bit;
signal no2_x1_57_sig      : bit;
signal no2_x1_56_sig      : bit;
signal no2_x1_55_sig      : bit;
signal no2_x1_54_sig      : bit;
signal no2_x1_53_sig      : bit;
signal no2_x1_52_sig      : bit;
signal no2_x1_51_sig      : bit;
signal no2_x1_50_sig      : bit;
signal no2_x1_4_sig       : bit;
signal no2_x1_49_sig      : bit;
signal no2_x1_48_sig      : bit;
signal no2_x1_47_sig      : bit;
signal no2_x1_46_sig      : bit;
signal no2_x1_45_sig      : bit;
signal no2_x1_44_sig      : bit;
signal no2_x1_43_sig      : bit;
signal no2_x1_42_sig      : bit;
signal no2_x1_41_sig      : bit;
signal no2_x1_40_sig      : bit;
signal no2_x1_3_sig       : bit;
signal no2_x1_39_sig      : bit;
signal no2_x1_38_sig      : bit;
signal no2_x1_37_sig      : bit;
signal no2_x1_36_sig      : bit;
signal no2_x1_35_sig      : bit;
signal no2_x1_34_sig      : bit;
signal no2_x1_33_sig      : bit;
signal no2_x1_32_sig      : bit;
signal no2_x1_31_sig      : bit;
signal no2_x1_30_sig      : bit;
signal no2_x1_2_sig       : bit;
signal no2_x1_29_sig      : bit;
signal no2_x1_28_sig      : bit;
signal no2_x1_27_sig      : bit;
signal no2_x1_26_sig      : bit;
signal no2_x1_25_sig      : bit;
signal no2_x1_24_sig      : bit;
signal no2_x1_23_sig      : bit;
signal no2_x1_22_sig      : bit;
signal no2_x1_21_sig      : bit;
signal no2_x1_20_sig      : bit;
signal no2_x1_19_sig      : bit;
signal no2_x1_18_sig      : bit;
signal no2_x1_17_sig      : bit;
signal no2_x1_16_sig      : bit;
signal no2_x1_15_sig      : bit;
signal no2_x1_14_sig      : bit;
signal no2_x1_13_sig      : bit;
signal no2_x1_12_sig      : bit;
signal no2_x1_11_sig      : bit;
signal no2_x1_10_sig      : bit;
signal nao2o22_x1_sig     : bit;
signal nao2o22_x1_4_sig   : bit;
signal nao2o22_x1_3_sig   : bit;
signal nao2o22_x1_2_sig   : bit;
signal nao22_x1_sig       : bit;
signal nao22_x1_9_sig     : bit;
signal nao22_x1_8_sig     : bit;
signal nao22_x1_7_sig     : bit;
signal nao22_x1_6_sig     : bit;
signal nao22_x1_5_sig     : bit;
signal nao22_x1_4_sig     : bit;
signal nao22_x1_3_sig     : bit;
signal nao22_x1_35_sig    : bit;
signal nao22_x1_34_sig    : bit;
signal nao22_x1_33_sig    : bit;
signal nao22_x1_32_sig    : bit;
signal nao22_x1_31_sig    : bit;
signal nao22_x1_30_sig    : bit;
signal nao22_x1_2_sig     : bit;
signal nao22_x1_29_sig    : bit;
signal nao22_x1_28_sig    : bit;
signal nao22_x1_27_sig    : bit;
signal nao22_x1_26_sig    : bit;
signal nao22_x1_25_sig    : bit;
signal nao22_x1_24_sig    : bit;
signal nao22_x1_23_sig    : bit;
signal nao22_x1_22_sig    : bit;
signal nao22_x1_21_sig    : bit;
signal nao22_x1_20_sig    : bit;
signal nao22_x1_19_sig    : bit;
signal nao22_x1_18_sig    : bit;
signal nao22_x1_17_sig    : bit;
signal nao22_x1_16_sig    : bit;
signal nao22_x1_15_sig    : bit;
signal nao22_x1_14_sig    : bit;
signal nao22_x1_13_sig    : bit;
signal nao22_x1_12_sig    : bit;
signal nao22_x1_11_sig    : bit;
signal nao22_x1_10_sig    : bit;
signal na4_x1_sig         : bit;
signal na4_x1_9_sig       : bit;
signal na4_x1_8_sig       : bit;
signal na4_x1_7_sig       : bit;
signal na4_x1_6_sig       : bit;
signal na4_x1_5_sig       : bit;
signal na4_x1_4_sig       : bit;
signal na4_x1_3_sig       : bit;
signal na4_x1_2_sig       : bit;
signal na3_x1_sig         : bit;
signal na3_x1_9_sig       : bit;
signal na3_x1_8_sig       : bit;
signal na3_x1_7_sig       : bit;
signal na3_x1_6_sig       : bit;
signal na3_x1_5_sig       : bit;
signal na3_x1_4_sig       : bit;
signal na3_x1_3_sig       : bit;
signal na3_x1_2_sig       : bit;
signal na3_x1_23_sig      : bit;
signal na3_x1_22_sig      : bit;
signal na3_x1_21_sig      : bit;
signal na3_x1_20_sig      : bit;
signal na3_x1_19_sig      : bit;
signal na3_x1_18_sig      : bit;
signal na3_x1_17_sig      : bit;
signal na3_x1_16_sig      : bit;
signal na3_x1_15_sig      : bit;
signal na3_x1_14_sig      : bit;
signal na3_x1_13_sig      : bit;
signal na3_x1_12_sig      : bit;
signal na3_x1_11_sig      : bit;
signal na3_x1_10_sig      : bit;
signal na2_x1_sig         : bit;
signal na2_x1_9_sig       : bit;
signal na2_x1_8_sig       : bit;
signal na2_x1_7_sig       : bit;
signal na2_x1_6_sig       : bit;
signal na2_x1_5_sig       : bit;
signal na2_x1_4_sig       : bit;
signal na2_x1_44_sig      : bit;
signal na2_x1_43_sig      : bit;
signal na2_x1_42_sig      : bit;
signal na2_x1_41_sig      : bit;
signal na2_x1_40_sig      : bit;
signal na2_x1_3_sig       : bit;
signal na2_x1_39_sig      : bit;
signal na2_x1_38_sig      : bit;
signal na2_x1_37_sig      : bit;
signal na2_x1_36_sig      : bit;
signal na2_x1_35_sig      : bit;
signal na2_x1_34_sig      : bit;
signal na2_x1_33_sig      : bit;
signal na2_x1_32_sig      : bit;
signal na2_x1_31_sig      : bit;
signal na2_x1_30_sig      : bit;
signal na2_x1_2_sig       : bit;
signal na2_x1_29_sig      : bit;
signal na2_x1_28_sig      : bit;
signal na2_x1_27_sig      : bit;
signal na2_x1_26_sig      : bit;
signal na2_x1_25_sig      : bit;
signal na2_x1_24_sig      : bit;
signal na2_x1_23_sig      : bit;
signal na2_x1_22_sig      : bit;
signal na2_x1_21_sig      : bit;
signal na2_x1_20_sig      : bit;
signal na2_x1_19_sig      : bit;
signal na2_x1_18_sig      : bit;
signal na2_x1_17_sig      : bit;
signal na2_x1_16_sig      : bit;
signal na2_x1_15_sig      : bit;
signal na2_x1_14_sig      : bit;
signal na2_x1_13_sig      : bit;
signal na2_x1_12_sig      : bit;
signal na2_x1_11_sig      : bit;
signal na2_x1_10_sig      : bit;
signal inv_x2_sig         : bit;
signal inv_x2_9_sig       : bit;
signal inv_x2_8_sig       : bit;
signal inv_x2_7_sig       : bit;
signal inv_x2_6_sig       : bit;
signal inv_x2_5_sig       : bit;
signal inv_x2_4_sig       : bit;
signal inv_x2_3_sig       : bit;
signal inv_x2_30_sig      : bit;
signal inv_x2_2_sig       : bit;
signal inv_x2_29_sig      : bit;
signal inv_x2_28_sig      : bit;
signal inv_x2_27_sig      : bit;
signal inv_x2_26_sig      : bit;
signal inv_x2_25_sig      : bit;
signal inv_x2_24_sig      : bit;
signal inv_x2_23_sig      : bit;
signal inv_x2_22_sig      : bit;
signal inv_x2_21_sig      : bit;
signal inv_x2_20_sig      : bit;
signal inv_x2_19_sig      : bit;
signal inv_x2_18_sig      : bit;
signal inv_x2_17_sig      : bit;
signal inv_x2_16_sig      : bit;
signal inv_x2_15_sig      : bit;
signal inv_x2_14_sig      : bit;
signal inv_x2_13_sig      : bit;
signal inv_x2_12_sig      : bit;
signal inv_x2_11_sig      : bit;
signal inv_x2_10_sig      : bit;
signal aux96              : bit;
signal aux83              : bit;
signal aux73              : bit;
signal aux70              : bit;
signal aux64              : bit;
signal aux59              : bit;
signal aux55              : bit;
signal aux52              : bit;
signal aux49              : bit;
signal aux4               : bit;
signal aux38              : bit;
signal aux30              : bit;
signal aux29              : bit;
signal aux28              : bit;
signal aux218             : bit;
signal aux217             : bit;
signal aux209             : bit;
signal aux207             : bit;
signal aux204             : bit;
signal aux203             : bit;
signal aux199             : bit;
signal aux196             : bit;
signal aux195             : bit;
signal aux194             : bit;
signal aux193             : bit;
signal aux192             : bit;
signal aux188             : bit;
signal aux185             : bit;
signal aux184             : bit;
signal aux181             : bit;
signal aux180             : bit;
signal aux179             : bit;
signal aux178             : bit;
signal aux171             : bit;
signal aux170             : bit;
signal aux168             : bit;
signal aux166             : bit;
signal aux165             : bit;
signal aux161             : bit;
signal aux160             : bit;
signal aux159             : bit;
signal aux153             : bit;
signal aux149             : bit;
signal aux145             : bit;
signal aux142             : bit;
signal aux138             : bit;
signal aux136             : bit;
signal aux135             : bit;
signal aux131             : bit;
signal aux123             : bit;
signal aux120             : bit;
signal aux12              : bit;
signal aux119             : bit;
signal aux115             : bit;
signal aux108             : bit;
signal aux102             : bit;
signal aux100             : bit;
signal ao22_x2_sig        : bit;
signal ao22_x2_9_sig      : bit;
signal ao22_x2_8_sig      : bit;
signal ao22_x2_7_sig      : bit;
signal ao22_x2_6_sig      : bit;
signal ao22_x2_5_sig      : bit;
signal ao22_x2_4_sig      : bit;
signal ao22_x2_3_sig      : bit;
signal ao22_x2_2_sig      : bit;
signal ao22_x2_25_sig     : bit;
signal ao22_x2_24_sig     : bit;
signal ao22_x2_23_sig     : bit;
signal ao22_x2_22_sig     : bit;
signal ao22_x2_21_sig     : bit;
signal ao22_x2_20_sig     : bit;
signal ao22_x2_19_sig     : bit;
signal ao22_x2_18_sig     : bit;
signal ao22_x2_17_sig     : bit;
signal ao22_x2_16_sig     : bit;
signal ao22_x2_15_sig     : bit;
signal ao22_x2_14_sig     : bit;
signal ao22_x2_13_sig     : bit;
signal ao22_x2_12_sig     : bit;
signal ao22_x2_11_sig     : bit;
signal ao22_x2_10_sig     : bit;
signal an12_x1_sig        : bit;
signal an12_x1_9_sig      : bit;
signal an12_x1_8_sig      : bit;
signal an12_x1_7_sig      : bit;
signal an12_x1_6_sig      : bit;
signal an12_x1_5_sig      : bit;
signal an12_x1_4_sig      : bit;
signal an12_x1_3_sig      : bit;
signal an12_x1_2_sig      : bit;
signal a4_x2_sig          : bit;
signal a4_x2_9_sig        : bit;
signal a4_x2_8_sig        : bit;
signal a4_x2_7_sig        : bit;
signal a4_x2_6_sig        : bit;
signal a4_x2_5_sig        : bit;
signal a4_x2_4_sig        : bit;
signal a4_x2_3_sig        : bit;
signal a4_x2_2_sig        : bit;
signal a3_x2_sig          : bit;
signal a3_x2_9_sig        : bit;
signal a3_x2_8_sig        : bit;
signal a3_x2_7_sig        : bit;
signal a3_x2_6_sig        : bit;
signal a3_x2_5_sig        : bit;
signal a3_x2_4_sig        : bit;
signal a3_x2_3_sig        : bit;
signal a3_x2_2_sig        : bit;
signal a3_x2_19_sig       : bit;
signal a3_x2_18_sig       : bit;
signal a3_x2_17_sig       : bit;
signal a3_x2_16_sig       : bit;
signal a3_x2_15_sig       : bit;
signal a3_x2_14_sig       : bit;
signal a3_x2_13_sig       : bit;
signal a3_x2_12_sig       : bit;
signal a3_x2_11_sig       : bit;
signal a3_x2_10_sig       : bit;
signal a2_x2_sig          : bit;
signal a2_x2_9_sig        : bit;
signal a2_x2_8_sig        : bit;
signal a2_x2_7_sig        : bit;
signal a2_x2_6_sig        : bit;
signal a2_x2_5_sig        : bit;
signal a2_x2_51_sig       : bit;
signal a2_x2_50_sig       : bit;
signal a2_x2_4_sig        : bit;
signal a2_x2_49_sig       : bit;
signal a2_x2_48_sig       : bit;
signal a2_x2_47_sig       : bit;
signal a2_x2_46_sig       : bit;
signal a2_x2_45_sig       : bit;
signal a2_x2_44_sig       : bit;
signal a2_x2_43_sig       : bit;
signal a2_x2_42_sig       : bit;
signal a2_x2_41_sig       : bit;
signal a2_x2_40_sig       : bit;
signal a2_x2_3_sig        : bit;
signal a2_x2_39_sig       : bit;
signal a2_x2_38_sig       : bit;
signal a2_x2_37_sig       : bit;
signal a2_x2_36_sig       : bit;
signal a2_x2_35_sig       : bit;
signal a2_x2_34_sig       : bit;
signal a2_x2_33_sig       : bit;
signal a2_x2_32_sig       : bit;
signal a2_x2_31_sig       : bit;
signal a2_x2_30_sig       : bit;
signal a2_x2_2_sig        : bit;
signal a2_x2_29_sig       : bit;
signal a2_x2_28_sig       : bit;
signal a2_x2_27_sig       : bit;
signal a2_x2_26_sig       : bit;
signal a2_x2_25_sig       : bit;
signal a2_x2_24_sig       : bit;
signal a2_x2_23_sig       : bit;
signal a2_x2_22_sig       : bit;
signal a2_x2_21_sig       : bit;
signal a2_x2_20_sig       : bit;
signal a2_x2_19_sig       : bit;
signal a2_x2_18_sig       : bit;
signal a2_x2_17_sig       : bit;
signal a2_x2_16_sig       : bit;
signal a2_x2_15_sig       : bit;
signal a2_x2_14_sig       : bit;
signal a2_x2_13_sig       : bit;
signal a2_x2_12_sig       : bit;
signal a2_x2_11_sig       : bit;
signal a2_x2_10_sig       : bit;

begin

not_aux18_ins : o2_x2
   port map (
      i0  => not_fsm_h_h_cs(0),
      i1  => not_fsm_h_h_cs(4),
      q   => not_aux18,
      vdd => vdd,
      vss => vss
   );

not_aux10_ins : a2_x2
   port map (
      i0  => fsm_e_e_cs(3),
      i1  => not_fsm_e_e_cs(0),
      q   => not_aux10,
      vdd => vdd,
      vss => vss
   );

not_aux9_ins : a2_x2
   port map (
      i0  => not_fsm_d_d_cs(0),
      i1  => not_fsm_d_d_cs(2),
      q   => not_aux9,
      vdd => vdd,
      vss => vss
   );

not_aux220_ins : nao22_x1
   port map (
      i0  => fsm_c_c_cs(1),
      i1  => fsm_c_c_cs(0),
      i2  => fsm_c_c_cs(4),
      nq  => not_aux220,
      vdd => vdd,
      vss => vss
   );

not_aux0_ins : a2_x2
   port map (
      i0  => fsm_a_a_cs(3),
      i1  => not_fsm_a_a_cs(0),
      q   => not_aux0,
      vdd => vdd,
      vss => vss
   );

not_aux219_ins : o2_x2
   port map (
      i0  => fsm_h_h_cs(4),
      i1  => not_fsm_h_h_cs(1),
      q   => not_aux219,
      vdd => vdd,
      vss => vss
   );

not_aux163_ins : a2_x2
   port map (
      i0  => not_aux162,
      i1  => not_fsm_h_h_cs(4),
      q   => not_aux163,
      vdd => vdd,
      vss => vss
   );

not_aux162_ins : o2_x2
   port map (
      i0  => fsm_h_h_cs(2),
      i1  => fsm_h_h_cs(1),
      q   => not_aux162,
      vdd => vdd,
      vss => vss
   );

not_aux158_ins : a2_x2
   port map (
      i0  => fsm_h_h_cs(1),
      i1  => not_fsm_h_h_cs(0),
      q   => not_aux158,
      vdd => vdd,
      vss => vss
   );

not_aux19_ins : o2_x2
   port map (
      i0  => fsm_h_h_cs(4),
      i1  => not_fsm_h_h_cs(2),
      q   => not_aux19,
      vdd => vdd,
      vss => vss
   );

not_aux42_ins : a2_x2
   port map (
      i0  => fsm_h_h_cs(2),
      i1  => not_fsm_h_h_cs(1),
      q   => not_aux42,
      vdd => vdd,
      vss => vss
   );

not_aux154_ins : no2_x1
   port map (
      i0  => not_aux41,
      i1  => not_fsm_h_h_cs(0),
      nq  => not_aux154,
      vdd => vdd,
      vss => vss
   );

not_aux41_ins : na2_x1
   port map (
      i0  => fsm_h_h_cs(1),
      i1  => fsm_h_h_cs(4),
      nq  => not_aux41,
      vdd => vdd,
      vss => vss
   );

not_aux17_ins : a2_x2
   port map (
      i0  => not_fsm_h_h_cs(2),
      i1  => not_fsm_h_h_cs(4),
      q   => not_aux17,
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_3_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(3),
      nq  => not_fsm_h_h_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_1_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(1),
      nq  => not_fsm_h_h_cs(1),
      vdd => vdd,
      vss => vss
   );

not_aux156_ins : a2_x2
   port map (
      i0  => fsm_h_h_cs(0),
      i1  => not_fsm_h_h_cs(4),
      q   => not_aux156,
      vdd => vdd,
      vss => vss
   );

not_aux157_ins : o2_x2
   port map (
      i0  => not_aux40,
      i1  => fsm_h_h_cs(0),
      q   => not_aux157,
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_0_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(0),
      nq  => not_fsm_h_h_cs(0),
      vdd => vdd,
      vss => vss
   );

not_aux40_ins : a2_x2
   port map (
      i0  => fsm_h_h_cs(2),
      i1  => fsm_h_h_cs(4),
      q   => not_aux40,
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_4_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(4),
      nq  => not_fsm_h_h_cs(4),
      vdd => vdd,
      vss => vss
   );

not_fsm_h_h_cs_2_ins : inv_x2
   port map (
      i   => fsm_h_h_cs(2),
      nq  => not_fsm_h_h_cs(2),
      vdd => vdd,
      vss => vss
   );

not_aux36_ins : a2_x2
   port map (
      i0  => fsm_g_g_cs(0),
      i1  => not_fsm_g_g_cs(1),
      q   => not_aux36,
      vdd => vdd,
      vss => vss
   );

not_aux150_ins : o2_x2
   port map (
      i0  => not_word_in(6),
      i1  => fsm_g_g_cs(0),
      q   => not_aux150,
      vdd => vdd,
      vss => vss
   );

not_aux148_ins : a2_x2
   port map (
      i0  => not_fsm_g_g_cs(1),
      i1  => not_fsm_g_g_cs(3),
      q   => not_aux148,
      vdd => vdd,
      vss => vss
   );

not_aux15_ins : o2_x2
   port map (
      i0  => fsm_g_g_cs(0),
      i1  => not_fsm_g_g_cs(3),
      q   => not_aux15,
      vdd => vdd,
      vss => vss
   );

na3_x1_ins : na3_x1
   port map (
      i0  => not_word_in(6),
      i1  => word_in(7),
      i2  => not_word_in(2),
      nq  => na3_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux216_ins : o3_x2
   port map (
      i0  => na3_x1_sig,
      i1  => fsm_g_g_cs(4),
      i2  => fsm_g_g_cs(2),
      q   => not_aux216,
      vdd => vdd,
      vss => vss
   );

not_aux147_ins : a2_x2
   port map (
      i0  => fsm_g_g_cs(1),
      i1  => fsm_g_g_cs(0),
      q   => not_aux147,
      vdd => vdd,
      vss => vss
   );

not_aux35_ins : a2_x2
   port map (
      i0  => fsm_g_g_cs(1),
      i1  => not_fsm_g_g_cs(0),
      q   => not_aux35,
      vdd => vdd,
      vss => vss
   );

not_aux39_ins : a2_x2
   port map (
      i0  => not_aux38,
      i1  => not_fsm_g_g_cs(2),
      q   => not_aux39,
      vdd => vdd,
      vss => vss
   );

not_aux38_ins : inv_x2
   port map (
      i   => aux38,
      nq  => not_aux38,
      vdd => vdd,
      vss => vss
   );

not_aux37_ins : xr2_x1
   port map (
      i0  => fsm_g_g_cs(3),
      i1  => fsm_g_g_cs(1),
      q   => not_aux37,
      vdd => vdd,
      vss => vss
   );

not_aux144_ins : o2_x2
   port map (
      i0  => fsm_g_g_cs(3),
      i1  => fsm_g_g_cs(0),
      q   => not_aux144,
      vdd => vdd,
      vss => vss
   );

not_aux143_ins : a2_x2
   port map (
      i0  => fsm_g_g_cs(3),
      i1  => fsm_g_g_cs(0),
      q   => not_aux143,
      vdd => vdd,
      vss => vss
   );

not_aux146_ins : a2_x2
   port map (
      i0  => not_aux16,
      i1  => fsm_g_g_cs(2),
      q   => not_aux146,
      vdd => vdd,
      vss => vss
   );

not_aux16_ins : o2_x2
   port map (
      i0  => fsm_g_g_cs(3),
      i1  => not_fsm_g_g_cs(1),
      q   => not_aux16,
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_1_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(1),
      nq  => not_fsm_g_g_cs(1),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_4_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(4),
      nq  => not_fsm_g_g_cs(4),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_3_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(3),
      nq  => not_fsm_g_g_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_2_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(2),
      nq  => not_fsm_g_g_cs(2),
      vdd => vdd,
      vss => vss
   );

not_fsm_g_g_cs_0_ins : inv_x2
   port map (
      i   => fsm_g_g_cs(0),
      nq  => not_fsm_g_g_cs(0),
      vdd => vdd,
      vss => vss
   );

not_aux33_ins : a2_x2
   port map (
      i0  => fsm_f_f_cs(0),
      i1  => not_fsm_f_f_cs(1),
      q   => not_aux33,
      vdd => vdd,
      vss => vss
   );

no3_x1_ins : no3_x1
   port map (
      i0  => word_in(6),
      i1  => not_aux206,
      i2  => word_in(2),
      nq  => no3_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux212_ins : na2_x1
   port map (
      i0  => no3_x1_sig,
      i1  => fsm_f_f_cs(1),
      nq  => not_aux212,
      vdd => vdd,
      vss => vss
   );

not_aux208_ins : o2_x2
   port map (
      i0  => fsm_f_f_cs(4),
      i1  => not_fsm_f_f_cs(2),
      q   => not_aux208,
      vdd => vdd,
      vss => vss
   );

not_aux138_ins : inv_x2
   port map (
      i   => aux138,
      nq  => not_aux138,
      vdd => vdd,
      vss => vss
   );

not_aux139_ins : o2_x2
   port map (
      i0  => not_aux134,
      i1  => fsm_f_f_cs(1),
      q   => not_aux139,
      vdd => vdd,
      vss => vss
   );

not_aux140_ins : a2_x2
   port map (
      i0  => not_word_in(5),
      i1  => not_fsm_f_f_cs(0),
      q   => not_aux140,
      vdd => vdd,
      vss => vss
   );

not_aux130_ins : o2_x2
   port map (
      i0  => not_aux13,
      i1  => fsm_f_f_cs(4),
      q   => not_aux130,
      vdd => vdd,
      vss => vss
   );

not_aux13_ins : na2_x1
   port map (
      i0  => fsm_f_f_cs(2),
      i1  => fsm_f_f_cs(1),
      nq  => not_aux13,
      vdd => vdd,
      vss => vss
   );

not_aux133_ins : oa22_x2
   port map (
      i0  => not_aux34,
      i1  => not_aux131,
      i2  => not_fsm_f_f_cs(4),
      q   => not_aux133,
      vdd => vdd,
      vss => vss
   );

not_aux131_ins : inv_x2
   port map (
      i   => aux131,
      nq  => not_aux131,
      vdd => vdd,
      vss => vss
   );

not_aux34_ins : o2_x2
   port map (
      i0  => fsm_f_f_cs(0),
      i1  => not_fsm_f_f_cs(1),
      q   => not_aux34,
      vdd => vdd,
      vss => vss
   );

not_aux164_ins : na2_x1
   port map (
      i0  => fsm_f_f_cs(1),
      i1  => fsm_f_f_cs(4),
      nq  => not_aux164,
      vdd => vdd,
      vss => vss
   );

not_aux134_ins : o2_x2
   port map (
      i0  => not_word_in(5),
      i1  => fsm_f_f_cs(2),
      q   => not_aux134,
      vdd => vdd,
      vss => vss
   );

not_aux206_ins : o2_x2
   port map (
      i0  => not_word_in(7),
      i1  => fsm_f_f_cs(4),
      q   => not_aux206,
      vdd => vdd,
      vss => vss
   );

not_aux12_ins : inv_x2
   port map (
      i   => aux12,
      nq  => not_aux12,
      vdd => vdd,
      vss => vss
   );

not_aux205_ins : o3_x2
   port map (
      i0  => not_word_in(6),
      i1  => not_word_in(2),
      i2  => not_word_in(7),
      q   => not_aux205,
      vdd => vdd,
      vss => vss
   );

not_aux136_ins : inv_x2
   port map (
      i   => aux136,
      nq  => not_aux136,
      vdd => vdd,
      vss => vss
   );

not_aux14_ins : o2_x2
   port map (
      i0  => fsm_f_f_cs(0),
      i1  => fsm_f_f_cs(2),
      q   => not_aux14,
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_4_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(4),
      nq  => not_fsm_f_f_cs(4),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_1_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(1),
      nq  => not_fsm_f_f_cs(1),
      vdd => vdd,
      vss => vss
   );

not_aux137_ins : a2_x2
   port map (
      i0  => fsm_f_f_cs(0),
      i1  => fsm_f_f_cs(2),
      q   => not_aux137,
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_2_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(2),
      nq  => not_fsm_f_f_cs(2),
      vdd => vdd,
      vss => vss
   );

not_fsm_f_f_cs_0_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(0),
      nq  => not_fsm_f_f_cs(0),
      vdd => vdd,
      vss => vss
   );

not_aux204_ins : inv_x2
   port map (
      i   => aux204,
      nq  => not_aux204,
      vdd => vdd,
      vss => vss
   );

not_aux122_ins : o2_x2
   port map (
      i0  => fsm_e_e_cs(4),
      i1  => not_fsm_e_e_cs(3),
      q   => not_aux122,
      vdd => vdd,
      vss => vss
   );

o2_x2_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_aux32,
      q   => o2_x2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux125_ins : on12_x1
   port map (
      i0  => fsm_e_e_cs(0),
      i1  => o2_x2_sig,
      q   => not_aux125,
      vdd => vdd,
      vss => vss
   );

not_aux128_ins : o4_x2
   port map (
      i0  => word_in(3),
      i1  => word_in(4),
      i2  => word_in(5),
      i3  => not_aux116,
      q   => not_aux128,
      vdd => vdd,
      vss => vss
   );

not_aux129_ins : a2_x2
   port map (
      i0  => not_word_in(4),
      i1  => fsm_e_e_cs(3),
      q   => not_aux129,
      vdd => vdd,
      vss => vss
   );

not_aux203_ins : inv_x2
   port map (
      i   => aux203,
      nq  => not_aux203,
      vdd => vdd,
      vss => vss
   );

not_aux121_ins : no2_x1
   port map (
      i0  => word_in(4),
      i1  => fsm_e_e_cs(3),
      nq  => not_aux121,
      vdd => vdd,
      vss => vss
   );

not_aux202_ins : o2_x2
   port map (
      i0  => reset,
      i1  => fsm_e_e_cs(2),
      q   => not_aux202,
      vdd => vdd,
      vss => vss
   );

not_aux116_ins : o2_x2
   port map (
      i0  => word_in(1),
      i1  => fsm_e_e_cs(3),
      q   => not_aux116,
      vdd => vdd,
      vss => vss
   );

not_aux201_ins : o2_x2
   port map (
      i0  => not_word_in(6),
      i1  => not_aux187,
      q   => not_aux201,
      vdd => vdd,
      vss => vss
   );

not_aux117_ins : na2_x1
   port map (
      i0  => word_in(4),
      i1  => fsm_e_e_cs(3),
      nq  => not_aux117,
      vdd => vdd,
      vss => vss
   );

not_aux118_ins : no2_x1
   port map (
      i0  => not_aux32,
      i1  => not_fsm_e_e_cs(0),
      nq  => not_aux118,
      vdd => vdd,
      vss => vss
   );

not_aux200_ins : on12_x1
   port map (
      i0  => aux199,
      i1  => fsm_e_e_cs(4),
      q   => not_aux200,
      vdd => vdd,
      vss => vss
   );

not_aux31_ins : a2_x2
   port map (
      i0  => not_fsm_e_e_cs(4),
      i1  => not_fsm_e_e_cs(3),
      q   => not_aux31,
      vdd => vdd,
      vss => vss
   );

not_aux32_ins : na2_x1
   port map (
      i0  => fsm_e_e_cs(3),
      i1  => fsm_e_e_cs(4),
      nq  => not_aux32,
      vdd => vdd,
      vss => vss
   );

not_aux198_ins : o2_x2
   port map (
      i0  => fsm_e_e_cs(0),
      i1  => not_fsm_e_e_cs(2),
      q   => not_aux198,
      vdd => vdd,
      vss => vss
   );

not_aux197_ins : o2_x2
   port map (
      i0  => fsm_e_e_cs(1),
      i1  => fsm_e_e_cs(2),
      q   => not_aux197,
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_1_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(1),
      nq  => not_fsm_e_e_cs(1),
      vdd => vdd,
      vss => vss
   );

not_aux221_ins : no2_x1
   port map (
      i0  => not_aux114,
      i1  => aux30,
      nq  => not_aux221,
      vdd => vdd,
      vss => vss
   );

not_aux11_ins : a2_x2
   port map (
      i0  => fsm_e_e_cs(0),
      i1  => fsm_e_e_cs(4),
      q   => not_aux11,
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_2_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(2),
      nq  => not_fsm_e_e_cs(2),
      vdd => vdd,
      vss => vss
   );

not_aux114_ins : a2_x2
   port map (
      i0  => not_fsm_e_e_cs(0),
      i1  => not_fsm_e_e_cs(4),
      q   => not_aux114,
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_0_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(0),
      nq  => not_fsm_e_e_cs(0),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_4_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(4),
      nq  => not_fsm_e_e_cs(4),
      vdd => vdd,
      vss => vss
   );

not_fsm_e_e_cs_3_ins : inv_x2
   port map (
      i   => fsm_e_e_cs(3),
      nq  => not_fsm_e_e_cs(3),
      vdd => vdd,
      vss => vss
   );

not_aux26_ins : no2_x1
   port map (
      i0  => not_aux8,
      i1  => not_fsm_d_d_cs(2),
      nq  => not_aux26,
      vdd => vdd,
      vss => vss
   );

not_aux8_ins : a2_x2
   port map (
      i0  => not_fsm_d_d_cs(0),
      i1  => not_fsm_d_d_cs(1),
      q   => not_aux8,
      vdd => vdd,
      vss => vss
   );

not_aux113_ins : o2_x2
   port map (
      i0  => not_word_in(3),
      i1  => not_fsm_d_d_cs(1),
      q   => not_aux113,
      vdd => vdd,
      vss => vss
   );

not_aux111_ins : o2_x2
   port map (
      i0  => not_word_in(3),
      i1  => fsm_d_d_cs(0),
      q   => not_aux111,
      vdd => vdd,
      vss => vss
   );

not_aux108_ins : inv_x2
   port map (
      i   => aux108,
      nq  => not_aux108,
      vdd => vdd,
      vss => vss
   );

not_aux194_ins : inv_x2
   port map (
      i   => aux194,
      nq  => not_aux194,
      vdd => vdd,
      vss => vss
   );

not_aux112_ins : a2_x2
   port map (
      i0  => not_word_in(3),
      i1  => not_fsm_d_d_cs(0),
      q   => not_aux112,
      vdd => vdd,
      vss => vss
   );

not_aux29_ins : inv_x2
   port map (
      i   => aux29,
      nq  => not_aux29,
      vdd => vdd,
      vss => vss
   );

not_aux28_ins : inv_x2
   port map (
      i   => aux28,
      nq  => not_aux28,
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_3_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(3),
      nq  => not_fsm_d_d_cs(3),
      vdd => vdd,
      vss => vss
   );

not_aux27_ins : o2_x2
   port map (
      i0  => fsm_d_d_cs(0),
      i1  => not_fsm_d_d_cs(1),
      q   => not_aux27,
      vdd => vdd,
      vss => vss
   );

not_aux107_ins : o2_x2
   port map (
      i0  => not_aux51,
      i1  => not_fsm_d_d_cs(0),
      q   => not_aux107,
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_4_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(4),
      nq  => not_fsm_d_d_cs(4),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_2_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(2),
      nq  => not_fsm_d_d_cs(2),
      vdd => vdd,
      vss => vss
   );

not_aux110_ins : a2_x2
   port map (
      i0  => fsm_d_d_cs(0),
      i1  => not_fsm_d_d_cs(1),
      q   => not_aux110,
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_0_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(0),
      nq  => not_fsm_d_d_cs(0),
      vdd => vdd,
      vss => vss
   );

not_fsm_d_d_cs_1_ins : inv_x2
   port map (
      i   => fsm_d_d_cs(1),
      nq  => not_fsm_d_d_cs(1),
      vdd => vdd,
      vss => vss
   );

not_aux101_ins : o2_x2
   port map (
      i0  => word_in(6),
      i1  => not_aux67,
      q   => not_aux101,
      vdd => vdd,
      vss => vss
   );

o2_x2_2_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_aux25,
      q   => o2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux106_ins : o3_x2
   port map (
      i0  => o2_x2_2_sig,
      i1  => fsm_c_c_cs(2),
      i2  => not_fsm_c_c_cs(0),
      q   => not_aux106,
      vdd => vdd,
      vss => vss
   );

na2_x1_ins : na2_x1
   port map (
      i0  => word_in(7),
      i1  => not_word_in(2),
      nq  => na2_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux190_ins : o3_x2
   port map (
      i0  => na2_x1_sig,
      i1  => fsm_c_c_cs(4),
      i2  => not_fsm_c_c_cs(1),
      q   => not_aux190,
      vdd => vdd,
      vss => vss
   );

not_aux187_ins : o2_x2
   port map (
      i0  => word_in(7),
      i1  => not_word_in(2),
      q   => not_aux187,
      vdd => vdd,
      vss => vss
   );

not_aux186_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_fsm_c_c_cs(2),
      q   => not_aux186,
      vdd => vdd,
      vss => vss
   );

not_aux98_ins : o2_x2
   port map (
      i0  => not_word_in(2),
      i1  => fsm_c_c_cs(4),
      q   => not_aux98,
      vdd => vdd,
      vss => vss
   );

not_aux99_ins : na2_x1
   port map (
      i0  => fsm_c_c_cs(1),
      i1  => fsm_c_c_cs(4),
      nq  => not_aux99,
      vdd => vdd,
      vss => vss
   );

not_aux25_ins : xr2_x1
   port map (
      i0  => fsm_c_c_cs(4),
      i1  => fsm_c_c_cs(1),
      q   => not_aux25,
      vdd => vdd,
      vss => vss
   );

not_aux92_ins : noa22_x1
   port map (
      i0  => not_fsm_c_c_cs(4),
      i1  => word_in(7),
      i2  => not_fsm_c_c_cs(1),
      nq  => not_aux92,
      vdd => vdd,
      vss => vss
   );

not_aux93_ins : o2_x2
   port map (
      i0  => fsm_c_c_cs(1),
      i1  => not_fsm_c_c_cs(4),
      q   => not_aux93,
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_3_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(3),
      nq  => not_fsm_c_c_cs(3),
      vdd => vdd,
      vss => vss
   );

not_aux6_ins : o3_x2
   port map (
      i0  => fsm_c_c_cs(0),
      i1  => fsm_c_c_cs(2),
      i2  => not_fsm_c_c_cs(1),
      q   => not_aux6,
      vdd => vdd,
      vss => vss
   );

not_aux96_ins : inv_x2
   port map (
      i   => aux96,
      nq  => not_aux96,
      vdd => vdd,
      vss => vss
   );

not_aux95_ins : o2_x2
   port map (
      i0  => not_aux94,
      i1  => not_fsm_c_c_cs(2),
      q   => not_aux95,
      vdd => vdd,
      vss => vss
   );

not_aux94_ins : o2_x2
   port map (
      i0  => fsm_c_c_cs(4),
      i1  => not_fsm_c_c_cs(1),
      q   => not_aux94,
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_1_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(1),
      nq  => not_fsm_c_c_cs(1),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_0_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(0),
      nq  => not_fsm_c_c_cs(0),
      vdd => vdd,
      vss => vss
   );

not_aux97_ins : a2_x2
   port map (
      i0  => not_fsm_c_c_cs(2),
      i1  => not_fsm_c_c_cs(4),
      q   => not_aux97,
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_2_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(2),
      nq  => not_fsm_c_c_cs(2),
      vdd => vdd,
      vss => vss
   );

not_fsm_c_c_cs_4_ins : inv_x2
   port map (
      i   => fsm_c_c_cs(4),
      nq  => not_fsm_c_c_cs(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux79,
      nq  => no2_x1_sig,
      vdd => vdd,
      vss => vss
   );

not_aux88_ins : on12_x1
   port map (
      i0  => no2_x1_sig,
      i1  => fsm_b_b_cs(2),
      q   => not_aux88,
      vdd => vdd,
      vss => vss
   );

o2_x2_3_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_aux2,
      q   => o2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

not_aux90_ins : on12_x1
   port map (
      i0  => fsm_b_b_cs(2),
      i1  => o2_x2_3_sig,
      q   => not_aux90,
      vdd => vdd,
      vss => vss
   );

not_aux183_ins : o3_x2
   port map (
      i0  => reset,
      i1  => fsm_b_b_cs(4),
      i2  => not_fsm_b_b_cs(3),
      q   => not_aux183,
      vdd => vdd,
      vss => vss
   );

not_aux79_ins : o2_x2
   port map (
      i0  => fsm_b_b_cs(1),
      i1  => not_fsm_b_b_cs(3),
      q   => not_aux79,
      vdd => vdd,
      vss => vss
   );

o2_x2_4_ins : o2_x2
   port map (
      i0  => reset,
      i1  => not_aux24,
      q   => o2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

not_aux82_ins : o3_x2
   port map (
      i0  => o2_x2_4_sig,
      i1  => fsm_b_b_cs(2),
      i2  => not_fsm_b_b_cs(4),
      q   => not_aux82,
      vdd => vdd,
      vss => vss
   );

not_aux24_ins : na2_x1
   port map (
      i0  => fsm_b_b_cs(1),
      i1  => fsm_b_b_cs(3),
      nq  => not_aux24,
      vdd => vdd,
      vss => vss
   );

no2_x1_2_ins : no2_x1
   port map (
      i0  => word_in(5),
      i1  => not_aux64,
      nq  => no2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux85_ins : na2_x1
   port map (
      i0  => no2_x1_2_sig,
      i1  => fsm_b_b_cs(1),
      nq  => not_aux85,
      vdd => vdd,
      vss => vss
   );

not_aux86_ins : a2_x2
   port map (
      i0  => not_word_in(1),
      i1  => fsm_b_b_cs(1),
      q   => not_aux86,
      vdd => vdd,
      vss => vss
   );

not_aux181_ins : inv_x2
   port map (
      i   => aux181,
      nq  => not_aux181,
      vdd => vdd,
      vss => vss
   );

not_aux180_ins : inv_x2
   port map (
      i   => aux180,
      nq  => not_aux180,
      vdd => vdd,
      vss => vss
   );

not_aux76_ins : o2_x2
   port map (
      i0  => not_word_in(1),
      i1  => fsm_b_b_cs(3),
      q   => not_aux76,
      vdd => vdd,
      vss => vss
   );

not_aux179_ins : inv_x2
   port map (
      i   => aux179,
      nq  => not_aux179,
      vdd => vdd,
      vss => vss
   );

not_aux78_ins : o2_x2
   port map (
      i0  => not_aux77,
      i1  => not_fsm_b_b_cs(3),
      q   => not_aux78,
      vdd => vdd,
      vss => vss
   );

not_aux77_ins : o2_x2
   port map (
      i0  => not_word_in(1),
      i1  => fsm_b_b_cs(1),
      q   => not_aux77,
      vdd => vdd,
      vss => vss
   );

not_aux178_ins : inv_x2
   port map (
      i   => aux178,
      nq  => not_aux178,
      vdd => vdd,
      vss => vss
   );

not_aux23_ins : xr2_x1
   port map (
      i0  => fsm_b_b_cs(3),
      i1  => fsm_b_b_cs(1),
      q   => not_aux23,
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_0_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(0),
      nq  => not_fsm_b_b_cs(0),
      vdd => vdd,
      vss => vss
   );

not_aux69_ins : no2_x1
   port map (
      i0  => fsm_b_b_cs(2),
      i1  => fsm_b_b_cs(3),
      nq  => not_aux69,
      vdd => vdd,
      vss => vss
   );

not_aux71_ins : a2_x2
   port map (
      i0  => not_fsm_b_b_cs(1),
      i1  => not_fsm_b_b_cs(2),
      q   => not_aux71,
      vdd => vdd,
      vss => vss
   );

not_aux3_ins : o2_x2
   port map (
      i0  => not_aux2,
      i1  => not_fsm_b_b_cs(2),
      q   => not_aux3,
      vdd => vdd,
      vss => vss
   );

not_aux2_ins : o2_x2
   port map (
      i0  => fsm_b_b_cs(3),
      i1  => not_fsm_b_b_cs(1),
      q   => not_aux2,
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_4_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(4),
      nq  => not_fsm_b_b_cs(4),
      vdd => vdd,
      vss => vss
   );

not_aux75_ins : nmx2_x1
   port map (
      cmd => fsm_b_b_cs(3),
      i0  => not_fsm_b_b_cs(1),
      i1  => aux73,
      nq  => not_aux75,
      vdd => vdd,
      vss => vss
   );

not_aux73_ins : inv_x2
   port map (
      i   => aux73,
      nq  => not_aux73,
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_1_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(1),
      nq  => not_fsm_b_b_cs(1),
      vdd => vdd,
      vss => vss
   );

not_aux176_ins : o2_x2
   port map (
      i0  => not_word_in(7),
      i1  => fsm_b_b_cs(3),
      q   => not_aux176,
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_3_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(3),
      nq  => not_fsm_b_b_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_b_b_cs_2_ins : inv_x2
   port map (
      i   => fsm_b_b_cs(2),
      nq  => not_fsm_b_b_cs(2),
      vdd => vdd,
      vss => vss
   );

not_aux20_ins : o2_x2
   port map (
      i0  => not_aux1,
      i1  => fsm_a_a_cs(3),
      q   => not_aux20,
      vdd => vdd,
      vss => vss
   );

not_aux67_ins : o2_x2
   port map (
      i0  => not_aux65,
      i1  => not_word_in(0),
      q   => not_aux67,
      vdd => vdd,
      vss => vss
   );

not_aux68_ins : na2_x1
   port map (
      i0  => word_in(0),
      i1  => fsm_a_a_cs(3),
      nq  => not_aux68,
      vdd => vdd,
      vss => vss
   );

not_aux62_ins : o2_x2
   port map (
      i0  => not_aux22,
      i1  => not_fsm_a_a_cs(0),
      q   => not_aux62,
      vdd => vdd,
      vss => vss
   );

na3_x1_2_ins : na3_x1
   port map (
      i0  => not_word_in(6),
      i1  => word_in(7),
      i2  => not_word_in(2),
      nq  => na3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

not_aux175_ins : o3_x2
   port map (
      i0  => na3_x1_2_sig,
      i1  => fsm_a_a_cs(4),
      i2  => fsm_a_a_cs(3),
      q   => not_aux175,
      vdd => vdd,
      vss => vss
   );

not_aux66_ins : o2_x2
   port map (
      i0  => word_in(0),
      i1  => not_aux65,
      q   => not_aux66,
      vdd => vdd,
      vss => vss
   );

not_aux65_ins : o2_x2
   port map (
      i0  => word_in(5),
      i1  => not_aux64,
      q   => not_aux65,
      vdd => vdd,
      vss => vss
   );

not_aux64_ins : inv_x2
   port map (
      i   => aux64,
      nq  => not_aux64,
      vdd => vdd,
      vss => vss
   );

not_aux1_ins : a2_x2
   port map (
      i0  => fsm_a_a_cs(4),
      i1  => fsm_a_a_cs(0),
      q   => not_aux1,
      vdd => vdd,
      vss => vss
   );

not_aux61_ins : o2_x2
   port map (
      i0  => fsm_a_a_cs(4),
      i1  => not_fsm_a_a_cs(3),
      q   => not_aux61,
      vdd => vdd,
      vss => vss
   );

not_aux59_ins : inv_x2
   port map (
      i   => aux59,
      nq  => not_aux59,
      vdd => vdd,
      vss => vss
   );

not_aux58_ins : o2_x2
   port map (
      i0  => not_word_in(6),
      i1  => not_aux57,
      q   => not_aux58,
      vdd => vdd,
      vss => vss
   );

not_aux60_ins : na2_x1
   port map (
      i0  => not_word_in(0),
      i1  => fsm_a_a_cs(3),
      nq  => not_aux60,
      vdd => vdd,
      vss => vss
   );

not_aux170_ins : inv_x2
   port map (
      i   => aux170,
      nq  => not_aux170,
      vdd => vdd,
      vss => vss
   );

not_aux22_ins : na2_x1
   port map (
      i0  => fsm_a_a_cs(4),
      i1  => fsm_a_a_cs(3),
      nq  => not_aux22,
      vdd => vdd,
      vss => vss
   );

not_aux169_ins : o2_x2
   port map (
      i0  => word_in(7),
      i1  => fsm_a_a_cs(3),
      q   => not_aux169,
      vdd => vdd,
      vss => vss
   );

not_aux57_ins : o3_x2
   port map (
      i0  => word_in(0),
      i1  => not_aux55,
      i2  => not_word_in(5),
      q   => not_aux57,
      vdd => vdd,
      vss => vss
   );

not_aux55_ins : inv_x2
   port map (
      i   => aux55,
      nq  => not_aux55,
      vdd => vdd,
      vss => vss
   );

not_aux167_ins : o2_x2
   port map (
      i0  => not_aux166,
      i1  => fsm_a_a_cs(0),
      q   => not_aux167,
      vdd => vdd,
      vss => vss
   );

not_aux166_ins : inv_x2
   port map (
      i   => aux166,
      nq  => not_aux166,
      vdd => vdd,
      vss => vss
   );

not_aux165_ins : inv_x2
   port map (
      i   => aux165,
      nq  => not_aux165,
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_1_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(1),
      nq  => not_fsm_a_a_cs(1),
      vdd => vdd,
      vss => vss
   );

not_aux44_ins : na2_x1
   port map (
      i0  => word_in(0),
      i1  => fsm_a_a_cs(4),
      nq  => not_aux44,
      vdd => vdd,
      vss => vss
   );

not_aux45_ins : a2_x2
   port map (
      i0  => fsm_a_a_cs(0),
      i1  => fsm_a_a_cs(3),
      q   => not_aux45,
      vdd => vdd,
      vss => vss
   );

not_aux43_ins : o2_x2
   port map (
      i0  => fsm_a_a_cs(3),
      i1  => not_fsm_a_a_cs(4),
      q   => not_aux43,
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_2_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(2),
      nq  => not_fsm_a_a_cs(2),
      vdd => vdd,
      vss => vss
   );

not_aux52_ins : inv_x2
   port map (
      i   => aux52,
      nq  => not_aux52,
      vdd => vdd,
      vss => vss
   );

not_aux53_ins : o2_x2
   port map (
      i0  => fsm_a_a_cs(4),
      i1  => fsm_a_a_cs(0),
      q   => not_aux53,
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_0_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(0),
      nq  => not_fsm_a_a_cs(0),
      vdd => vdd,
      vss => vss
   );

not_aux51_ins : o3_x2
   port map (
      i0  => not_word_in(6),
      i1  => not_aux49,
      i2  => not_word_in(2),
      q   => not_aux51,
      vdd => vdd,
      vss => vss
   );

not_aux49_ins : inv_x2
   port map (
      i   => aux49,
      nq  => not_aux49,
      vdd => vdd,
      vss => vss
   );

not_aux21_ins : a2_x2
   port map (
      i0  => not_fsm_a_a_cs(4),
      i1  => not_fsm_a_a_cs(3),
      q   => not_aux21,
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_3_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(3),
      nq  => not_fsm_a_a_cs(3),
      vdd => vdd,
      vss => vss
   );

not_fsm_a_a_cs_4_ins : inv_x2
   port map (
      i   => fsm_a_a_cs(4),
      nq  => not_fsm_a_a_cs(4),
      vdd => vdd,
      vss => vss
   );

not_word_in_7_ins : inv_x2
   port map (
      i   => word_in(7),
      nq  => not_word_in(7),
      vdd => vdd,
      vss => vss
   );

not_word_in_6_ins : inv_x2
   port map (
      i   => word_in(6),
      nq  => not_word_in(6),
      vdd => vdd,
      vss => vss
   );

not_word_in_5_ins : inv_x2
   port map (
      i   => word_in(5),
      nq  => not_word_in(5),
      vdd => vdd,
      vss => vss
   );

not_word_in_4_ins : inv_x2
   port map (
      i   => word_in(4),
      nq  => not_word_in(4),
      vdd => vdd,
      vss => vss
   );

not_word_in_3_ins : inv_x2
   port map (
      i   => word_in(3),
      nq  => not_word_in(3),
      vdd => vdd,
      vss => vss
   );

not_word_in_2_ins : inv_x2
   port map (
      i   => word_in(2),
      nq  => not_word_in(2),
      vdd => vdd,
      vss => vss
   );

not_word_in_1_ins : inv_x2
   port map (
      i   => word_in(1),
      nq  => not_word_in(1),
      vdd => vdd,
      vss => vss
   );

not_word_in_0_ins : inv_x2
   port map (
      i   => word_in(0),
      nq  => not_word_in(0),
      vdd => vdd,
      vss => vss
   );

not_reset_ins : inv_x2
   port map (
      i   => reset,
      nq  => not_reset,
      vdd => vdd,
      vss => vss
   );

aux218_ins : na2_x1
   port map (
      i0  => word_in(7),
      i1  => not_fsm_h_h_cs(0),
      nq  => aux218,
      vdd => vdd,
      vss => vss
   );

aux217_ins : na2_x1
   port map (
      i0  => not_word_in(7),
      i1  => not_fsm_h_h_cs(0),
      nq  => aux217,
      vdd => vdd,
      vss => vss
   );

aux209_ins : no2_x1
   port map (
      i0  => reset,
      i1  => fsm_f_f_cs(3),
      nq  => aux209,
      vdd => vdd,
      vss => vss
   );

aux207_ins : a2_x2
   port map (
      i0  => not_reset,
      i1  => fsm_f_f_cs(3),
      q   => aux207,
      vdd => vdd,
      vss => vss
   );

aux204_ins : no2_x1
   port map (
      i0  => reset,
      i1  => fsm_e_e_cs(0),
      nq  => aux204,
      vdd => vdd,
      vss => vss
   );

aux203_ins : a2_x2
   port map (
      i0  => not_reset,
      i1  => fsm_e_e_cs(2),
      q   => aux203,
      vdd => vdd,
      vss => vss
   );

aux199_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux198,
      nq  => aux199,
      vdd => vdd,
      vss => vss
   );

aux196_ins : no2_x1
   port map (
      i0  => not_word_in(7),
      i1  => fsm_e_e_cs(4),
      nq  => aux196,
      vdd => vdd,
      vss => vss
   );

aux195_ins : na2_x1
   port map (
      i0  => not_word_in(7),
      i1  => not_fsm_d_d_cs(2),
      nq  => aux195,
      vdd => vdd,
      vss => vss
   );

aux194_ins : no2_x1
   port map (
      i0  => fsm_d_d_cs(2),
      i1  => not_fsm_d_d_cs(4),
      nq  => aux194,
      vdd => vdd,
      vss => vss
   );

aux193_ins : no2_x1
   port map (
      i0  => fsm_d_d_cs(4),
      i1  => not_fsm_d_d_cs(2),
      nq  => aux193,
      vdd => vdd,
      vss => vss
   );

a2_x2_ins : a2_x2
   port map (
      i0  => not_word_in(2),
      i1  => fsm_c_c_cs(1),
      q   => a2_x2_sig,
      vdd => vdd,
      vss => vss
   );

aux192_ins : no3_x1
   port map (
      i0  => reset,
      i1  => a2_x2_sig,
      i2  => fsm_c_c_cs(0),
      nq  => aux192,
      vdd => vdd,
      vss => vss
   );

aux188_ins : no2_x1
   port map (
      i0  => reset,
      i1  => fsm_c_c_cs(2),
      nq  => aux188,
      vdd => vdd,
      vss => vss
   );

aux185_ins : an12_x1
   port map (
      i0  => reset,
      i1  => aux184,
      q   => aux185,
      vdd => vdd,
      vss => vss
   );

aux184_ins : no2_x1
   port map (
      i0  => fsm_c_c_cs(2),
      i1  => not_fsm_c_c_cs(0),
      nq  => aux184,
      vdd => vdd,
      vss => vss
   );

aux181_ins : no2_x1
   port map (
      i0  => reset,
      i1  => fsm_b_b_cs(2),
      nq  => aux181,
      vdd => vdd,
      vss => vss
   );

aux180_ins : a2_x2
   port map (
      i0  => not_reset,
      i1  => fsm_b_b_cs(2),
      q   => aux180,
      vdd => vdd,
      vss => vss
   );

aux179_ins : a2_x2
   port map (
      i0  => not_reset,
      i1  => fsm_b_b_cs(4),
      q   => aux179,
      vdd => vdd,
      vss => vss
   );

aux178_ins : no3_x1
   port map (
      i0  => reset,
      i1  => not_fsm_b_b_cs(4),
      i2  => fsm_b_b_cs(2),
      nq  => aux178,
      vdd => vdd,
      vss => vss
   );

aux171_ins : no2_x1
   port map (
      i0  => reset,
      i1  => fsm_a_a_cs(0),
      nq  => aux171,
      vdd => vdd,
      vss => vss
   );

aux170_ins : no2_x1
   port map (
      i0  => reset,
      i1  => fsm_a_a_cs(2),
      nq  => aux170,
      vdd => vdd,
      vss => vss
   );

aux168_ins : no2_x1
   port map (
      i0  => not_aux167,
      i1  => fsm_a_a_cs(3),
      nq  => aux168,
      vdd => vdd,
      vss => vss
   );

aux166_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_fsm_a_a_cs(2),
      nq  => aux166,
      vdd => vdd,
      vss => vss
   );

aux165_ins : no2_x1
   port map (
      i0  => fsm_a_a_cs(1),
      i1  => fsm_a_a_cs(2),
      nq  => aux165,
      vdd => vdd,
      vss => vss
   );

aux161_ins : no2_x1
   port map (
      i0  => word_in(6),
      i1  => word_in(2),
      nq  => aux161,
      vdd => vdd,
      vss => vss
   );

aux160_ins : no2_x1
   port map (
      i0  => fsm_h_h_cs(2),
      i1  => not_fsm_h_h_cs(4),
      nq  => aux160,
      vdd => vdd,
      vss => vss
   );

aux159_ins : na2_x1
   port map (
      i0  => fsm_h_h_cs(1),
      i1  => fsm_h_h_cs(0),
      nq  => aux159,
      vdd => vdd,
      vss => vss
   );

a2_x2_2_ins : a2_x2
   port map (
      i0  => not_aux150,
      i1  => fsm_g_g_cs(1),
      q   => a2_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

aux153_ins : no3_x1
   port map (
      i0  => fsm_g_g_cs(2),
      i1  => a2_x2_2_sig,
      i2  => not_fsm_g_g_cs(3),
      nq  => aux153,
      vdd => vdd,
      vss => vss
   );

aux149_ins : o2_x2
   port map (
      i0  => word_in(6),
      i1  => not_aux15,
      q   => aux149,
      vdd => vdd,
      vss => vss
   );

aux145_ins : na2_x1
   port map (
      i0  => not_aux144,
      i1  => not_aux37,
      nq  => aux145,
      vdd => vdd,
      vss => vss
   );

aux142_ins : no3_x1
   port map (
      i0  => not_aux140,
      i1  => not_fsm_f_f_cs(1),
      i2  => fsm_f_f_cs(2),
      nq  => aux142,
      vdd => vdd,
      vss => vss
   );

aux138_ins : no2_x1
   port map (
      i0  => not_word_in(5),
      i1  => fsm_f_f_cs(0),
      nq  => aux138,
      vdd => vdd,
      vss => vss
   );

aux136_ins : no2_x1
   port map (
      i0  => not_aux14,
      i1  => fsm_f_f_cs(1),
      nq  => aux136,
      vdd => vdd,
      vss => vss
   );

aux135_ins : no2_x1
   port map (
      i0  => not_aux14,
      i1  => not_fsm_f_f_cs(1),
      nq  => aux135,
      vdd => vdd,
      vss => vss
   );

aux131_ins : no2_x1
   port map (
      i0  => fsm_f_f_cs(2),
      i1  => fsm_f_f_cs(1),
      nq  => aux131,
      vdd => vdd,
      vss => vss
   );

aux123_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux122,
      nq  => aux123,
      vdd => vdd,
      vss => vss
   );

aux120_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux31,
      nq  => aux120,
      vdd => vdd,
      vss => vss
   );

aux119_ins : no2_x1
   port map (
      i0  => not_word_in(4),
      i1  => fsm_e_e_cs(3),
      nq  => aux119,
      vdd => vdd,
      vss => vss
   );

aux115_ins : no2_x1
   port map (
      i0  => not_word_in(1),
      i1  => fsm_e_e_cs(3),
      nq  => aux115,
      vdd => vdd,
      vss => vss
   );

aux108_ins : na2_x1
   port map (
      i0  => fsm_d_d_cs(0),
      i1  => fsm_d_d_cs(1),
      nq  => aux108,
      vdd => vdd,
      vss => vss
   );

aux102_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux94,
      nq  => aux102,
      vdd => vdd,
      vss => vss
   );

aux100_ins : no2_x1
   port map (
      i0  => word_in(6),
      i1  => not_aux66,
      nq  => aux100,
      vdd => vdd,
      vss => vss
   );

aux96_ins : a2_x2
   port map (
      i0  => word_in(2),
      i1  => fsm_c_c_cs(1),
      q   => aux96,
      vdd => vdd,
      vss => vss
   );

aux83_ins : no2_x1
   port map (
      i0  => not_aux82,
      i1  => not_fsm_b_b_cs(0),
      nq  => aux83,
      vdd => vdd,
      vss => vss
   );

aux73_ins : a2_x2
   port map (
      i0  => word_in(1),
      i1  => fsm_b_b_cs(1),
      q   => aux73,
      vdd => vdd,
      vss => vss
   );

aux70_ins : na2_x1
   port map (
      i0  => fsm_b_b_cs(2),
      i1  => fsm_b_b_cs(3),
      nq  => aux70,
      vdd => vdd,
      vss => vss
   );

aux64_ins : no3_x1
   port map (
      i0  => word_in(3),
      i1  => word_in(4),
      i2  => word_in(1),
      nq  => aux64,
      vdd => vdd,
      vss => vss
   );

aux59_ins : no2_x1
   port map (
      i0  => not_aux58,
      i1  => not_word_in(2),
      nq  => aux59,
      vdd => vdd,
      vss => vss
   );

aux55_ins : a3_x2
   port map (
      i0  => word_in(3),
      i1  => word_in(4),
      i2  => word_in(1),
      q   => aux55,
      vdd => vdd,
      vss => vss
   );

aux52_ins : no2_x1
   port map (
      i0  => not_aux51,
      i1  => not_word_in(7),
      nq  => aux52,
      vdd => vdd,
      vss => vss
   );

na4_x1_ins : na4_x1
   port map (
      i0  => not_word_in(3),
      i1  => not_word_in(4),
      i2  => word_in(1),
      i3  => word_in(0),
      nq  => na4_x1_sig,
      vdd => vdd,
      vss => vss
   );

aux49_ins : no2_x1
   port map (
      i0  => not_word_in(5),
      i1  => na4_x1_sig,
      nq  => aux49,
      vdd => vdd,
      vss => vss
   );

aux38_ins : a2_x2
   port map (
      i0  => fsm_g_g_cs(1),
      i1  => fsm_g_g_cs(3),
      q   => aux38,
      vdd => vdd,
      vss => vss
   );

aux30_ins : no2_x1
   port map (
      i0  => not_aux11,
      i1  => fsm_e_e_cs(3),
      nq  => aux30,
      vdd => vdd,
      vss => vss
   );

aux29_ins : na2_x1
   port map (
      i0  => not_aux28,
      i1  => not_aux27,
      nq  => aux29,
      vdd => vdd,
      vss => vss
   );

aux28_ins : no2_x1
   port map (
      i0  => fsm_d_d_cs(2),
      i1  => fsm_d_d_cs(1),
      nq  => aux28,
      vdd => vdd,
      vss => vss
   );

aux12_ins : na2_x1
   port map (
      i0  => not_fsm_f_f_cs(0),
      i1  => not_fsm_f_f_cs(1),
      nq  => aux12,
      vdd => vdd,
      vss => vss
   );

aux4_ins : na2_x1
   port map (
      i0  => fsm_c_c_cs(1),
      i1  => fsm_c_c_cs(2),
      nq  => aux4,
      vdd => vdd,
      vss => vss
   );

na3_x1_3_ins : na3_x1
   port map (
      i0  => not_aux53,
      i1  => fsm_a_a_cs(2),
      i2  => aux52,
      nq  => na3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_2_ins : no3_x1
   port map (
      i0  => not_word_in(7),
      i1  => not_aux51,
      i2  => not_aux21,
      nq  => no3_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_2_ins : na2_x1
   port map (
      i0  => no3_x1_2_sig,
      i1  => fsm_a_a_cs(0),
      nq  => na2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_6_ins : o2_x2
   port map (
      i0  => not_aux43,
      i1  => not_aux165,
      q   => o2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_ins : on12_x1
   port map (
      i0  => fsm_a_a_cs(0),
      i1  => o2_x2_6_sig,
      q   => on12_x1_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_2_ins : na4_x1
   port map (
      i0  => on12_x1_sig,
      i1  => not_reset,
      i2  => na2_x1_2_sig,
      i3  => na3_x1_3_sig,
      nq  => na4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_3_ins : no3_x1
   port map (
      i0  => fsm_a_a_cs(2),
      i1  => fsm_a_a_cs(0),
      i2  => not_aux43,
      nq  => no3_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_5_ins : o2_x2
   port map (
      i0  => no3_x1_3_sig,
      i1  => na4_x1_2_sig,
      q   => o2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_3_ins : na2_x1
   port map (
      i0  => not_aux44,
      i1  => fsm_a_a_cs(0),
      nq  => na2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_ins : a3_x2
   port map (
      i0  => not_fsm_a_a_cs(2),
      i1  => fsm_a_a_cs(3),
      i2  => na2_x1_3_sig,
      q   => a3_x2_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_ins : nao2o22_x1
   port map (
      i0  => fsm_a_a_cs(0),
      i1  => fsm_a_a_cs(3),
      i2  => fsm_a_a_cs(4),
      i3  => not_aux45,
      nq  => nao2o22_x1_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_2_ins : oa22_x2
   port map (
      i0  => nao2o22_x1_sig,
      i1  => fsm_a_a_cs(2),
      i2  => a3_x2_sig,
      q   => oa22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_ins : oa22_x2
   port map (
      i0  => oa22_x2_2_sig,
      i1  => fsm_a_a_cs(1),
      i2  => o2_x2_5_sig,
      q   => oa22_x2_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_sig,
      q   => fsm_a_a_cs(0),
      vdd => vdd,
      vss => vss
   );

inv_x2_ins : inv_x2
   port map (
      i   => aux168,
      nq  => inv_x2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_ins : noa22_x1
   port map (
      i0  => not_fsm_a_a_cs(4),
      i1  => not_word_in(0),
      i2  => inv_x2_sig,
      nq  => noa22_x1_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_3_ins : no2_x1
   port map (
      i0  => not_aux21,
      i1  => fsm_a_a_cs(0),
      nq  => no2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_2_ins : o3_x2
   port map (
      i0  => not_word_in(6),
      i1  => not_aux57,
      i2  => not_word_in(2),
      q   => o3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_ins : o3_x2
   port map (
      i0  => o3_x2_2_sig,
      i1  => not_aux169,
      i2  => fsm_a_a_cs(4),
      q   => o3_x2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_2_ins : noa22_x1
   port map (
      i0  => o3_x2_sig,
      i1  => not_aux22,
      i2  => not_fsm_a_a_cs(0),
      nq  => noa22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_ins : ao22_x2
   port map (
      i0  => noa22_x1_2_sig,
      i1  => no2_x1_3_sig,
      i2  => aux170,
      q   => ao22_x2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_2_ins : ao22_x2
   port map (
      i0  => not_fsm_a_a_cs(0),
      i1  => not_aux60,
      i2  => aux170,
      q   => ao22_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_ins : xr2_x1
   port map (
      i0  => fsm_a_a_cs(4),
      i1  => word_in(0),
      q   => xr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_3_ins : a2_x2
   port map (
      i0  => xr2_x1_sig,
      i1  => fsm_a_a_cs(3),
      q   => a2_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_ins : nao22_x1
   port map (
      i0  => not_aux169,
      i1  => not_aux59,
      i2  => not_aux43,
      nq  => nao22_x1_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_ins : an12_x1
   port map (
      i0  => not_word_in(0),
      i1  => aux168,
      q   => an12_x1_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_2_ins : oa2ao222_x2
   port map (
      i0  => not_fsm_a_a_cs(4),
      i1  => an12_x1_sig,
      i2  => nao22_x1_sig,
      i3  => a2_x2_3_sig,
      i4  => ao22_x2_2_sig,
      q   => oa2ao222_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_2_sig,
      i1  => not_fsm_a_a_cs(1),
      i2  => ao22_x2_sig,
      i3  => noa22_x1_sig,
      i4  => fsm_a_a_cs(1),
      q   => oa2ao222_x2_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_sig,
      q   => fsm_a_a_cs(1),
      vdd => vdd,
      vss => vss
   );

no2_x1_4_ins : no2_x1
   port map (
      i0  => not_aux167,
      i1  => not_aux61,
      nq  => no2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_7_ins : o2_x2
   port map (
      i0  => not_aux45,
      i1  => not_aux170,
      q   => o2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_2_ins : on12_x1
   port map (
      i0  => fsm_a_a_cs(4),
      i1  => o2_x2_7_sig,
      q   => on12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_3_ins : noa22_x1
   port map (
      i0  => not_fsm_a_a_cs(3),
      i1  => not_word_in(0),
      i2  => on12_x1_2_sig,
      nq  => noa22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_3_ins : ao22_x2
   port map (
      i0  => not_aux175,
      i1  => not_aux66,
      i2  => not_aux62,
      q   => ao22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_2_ins : nao22_x1
   port map (
      i0  => not_aux60,
      i1  => fsm_a_a_cs(0),
      i2  => ao22_x2_3_sig,
      nq  => nao22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_3_ins : nao22_x1
   port map (
      i0  => not_aux44,
      i1  => fsm_a_a_cs(3),
      i2  => not_aux61,
      nq  => nao22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_4_ins : no3_x1
   port map (
      i0  => not_word_in(0),
      i1  => not_aux1,
      i2  => not_aux166,
      nq  => no3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_ins : oa2a2a23_x2
   port map (
      i0  => not_fsm_a_a_cs(3),
      i1  => no3_x1_4_sig,
      i2  => aux171,
      i3  => nao22_x1_3_sig,
      i4  => nao22_x1_2_sig,
      i5  => aux170,
      q   => oa2a2a23_x2_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_3_ins : oa2ao222_x2
   port map (
      i0  => oa2a2a23_x2_sig,
      i1  => fsm_a_a_cs(1),
      i2  => noa22_x1_3_sig,
      i3  => no2_x1_4_sig,
      i4  => not_fsm_a_a_cs(1),
      q   => oa2ao222_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_3_sig,
      q   => fsm_a_a_cs(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_5_ins : no2_x1
   port map (
      i0  => not_aux67,
      i1  => not_aux175,
      nq  => no2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_2_ins : inv_x2
   port map (
      i   => not_aux62,
      nq  => inv_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_4_ins : oa2ao222_x2
   port map (
      i0  => aux166,
      i1  => not_aux21,
      i2  => inv_x2_2_sig,
      i3  => no2_x1_5_sig,
      i4  => aux170,
      q   => oa2ao222_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_2_ins : xr2_x1
   port map (
      i0  => fsm_a_a_cs(3),
      i1  => fsm_a_a_cs(4),
      q   => xr2_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_3_ins : oa22_x2
   port map (
      i0  => fsm_a_a_cs(4),
      i1  => not_fsm_a_a_cs(0),
      i2  => xr2_x1_2_sig,
      q   => oa22_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_6_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux165,
      nq  => no2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_2_ins : an12_x1
   port map (
      i0  => not_aux68,
      i1  => aux171,
      q   => an12_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_4_ins : na2_x1
   port map (
      i0  => fsm_a_a_cs(2),
      i1  => fsm_a_a_cs(4),
      nq  => na2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_2_ins : oa2a2a23_x2
   port map (
      i0  => na2_x1_4_sig,
      i1  => an12_x1_2_sig,
      i2  => no2_x1_6_sig,
      i3  => oa22_x2_3_sig,
      i4  => oa2ao222_x2_4_sig,
      i5  => fsm_a_a_cs(1),
      q   => oa2a2a23_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2a2a23_x2_2_sig,
      q   => fsm_a_a_cs(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_7_ins : no2_x1
   port map (
      i0  => not_aux20,
      i1  => not_aux166,
      nq  => no2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_4_ins : oa22_x2
   port map (
      i0  => not_aux43,
      i1  => not_aux68,
      i2  => fsm_a_a_cs(0),
      q   => oa22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_4_ins : noa22_x1
   port map (
      i0  => oa22_x2_4_sig,
      i1  => not_aux62,
      i2  => not_aux170,
      nq  => noa22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_2_ins : nao2o22_x1
   port map (
      i0  => not_aux53,
      i1  => not_aux166,
      i2  => not_aux61,
      i3  => not_aux170,
      nq  => nao2o22_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_5_ins : oa2ao222_x2
   port map (
      i0  => not_fsm_a_a_cs(1),
      i1  => nao2o22_x1_2_sig,
      i2  => noa22_x1_4_sig,
      i3  => no2_x1_7_sig,
      i4  => fsm_a_a_cs(1),
      q   => oa2ao222_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

fsm_a_a_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_5_sig,
      q   => fsm_a_a_cs(4),
      vdd => vdd,
      vss => vss
   );

a3_x2_2_ins : a3_x2
   port map (
      i0  => fsm_b_b_cs(1),
      i1  => fsm_b_b_cs(4),
      i2  => aux70,
      q   => a3_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_5_ins : no3_x1
   port map (
      i0  => not_fsm_b_b_cs(1),
      i1  => fsm_b_b_cs(4),
      i2  => not_aux69,
      nq  => no3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_4_ins : nao22_x1
   port map (
      i0  => no3_x1_5_sig,
      i1  => a3_x2_2_sig,
      i2  => not_fsm_b_b_cs(0),
      nq  => nao22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_4_ins : a2_x2
   port map (
      i0  => aux52,
      i1  => fsm_b_b_cs(2),
      q   => a2_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_8_ins : o2_x2
   port map (
      i0  => not_aux51,
      i1  => not_aux176,
      q   => o2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_5_ins : noa22_x1
   port map (
      i0  => not_aux75,
      i1  => o2_x2_8_sig,
      i2  => fsm_b_b_cs(2),
      nq  => noa22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_5_ins : nao22_x1
   port map (
      i0  => noa22_x1_5_sig,
      i1  => a2_x2_4_sig,
      i2  => fsm_b_b_cs(4),
      nq  => nao22_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_4_ins : ao22_x2
   port map (
      i0  => fsm_b_b_cs(4),
      i1  => not_aux3,
      i2  => not_reset,
      q   => ao22_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_8_ins : no2_x1
   port map (
      i0  => not_aux52,
      i1  => not_aux69,
      nq  => no2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_5_ins : a2_x2
   port map (
      i0  => no2_x1_8_sig,
      i1  => fsm_b_b_cs(0),
      q   => a2_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_6_ins : nao22_x1
   port map (
      i0  => not_aux71,
      i1  => not_fsm_b_b_cs(4),
      i2  => a2_x2_5_sig,
      nq  => nao22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_3_ins : na4_x1
   port map (
      i0  => nao22_x1_6_sig,
      i1  => ao22_x2_4_sig,
      i2  => nao22_x1_5_sig,
      i3  => nao22_x1_4_sig,
      nq  => na4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na4_x1_3_sig,
      q   => fsm_b_b_cs(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_5_ins : na2_x1
   port map (
      i0  => not_aux2,
      i1  => fsm_b_b_cs(2),
      nq  => na2_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_3_ins : a3_x2
   port map (
      i0  => not_aux78,
      i1  => na2_x1_5_sig,
      i2  => aux179,
      q   => a3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_9_ins : no2_x1
   port map (
      i0  => not_aux76,
      i1  => not_aux180,
      nq  => no2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_6_ins : na2_x1
   port map (
      i0  => not_word_in(1),
      i1  => not_fsm_b_b_cs(1),
      nq  => na2_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_2_ins : a4_x2
   port map (
      i0  => word_in(2),
      i1  => word_in(4),
      i2  => word_in(6),
      i3  => word_in(3),
      q   => a4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_10_ins : no2_x1
   port map (
      i0  => word_in(0),
      i1  => not_word_in(5),
      nq  => no2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_4_ins : na3_x1
   port map (
      i0  => no2_x1_10_sig,
      i1  => a4_x2_2_sig,
      i2  => not_fsm_b_b_cs(1),
      nq  => na3_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_7_ins : na2_x1
   port map (
      i0  => not_fsm_b_b_cs(3),
      i1  => na3_x1_4_sig,
      nq  => na2_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_ins : a4_x2
   port map (
      i0  => na2_x1_7_sig,
      i1  => not_aux176,
      i2  => aux181,
      i3  => na2_x1_6_sig,
      q   => a4_x2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_5_ins : ao22_x2
   port map (
      i0  => a4_x2_sig,
      i1  => no2_x1_9_sig,
      i2  => not_fsm_b_b_cs(4),
      q   => ao22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_9_ins : o2_x2
   port map (
      i0  => word_in(7),
      i1  => not_aux59,
      q   => o2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_6_ins : ao22_x2
   port map (
      i0  => fsm_b_b_cs(3),
      i1  => o2_x2_9_sig,
      i2  => not_aux78,
      q   => ao22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_3_ins : o3_x2
   port map (
      i0  => reset,
      i1  => fsm_b_b_cs(4),
      i2  => fsm_b_b_cs(2),
      q   => o3_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_3_ins : nao2o22_x1
   port map (
      i0  => o3_x2_3_sig,
      i1  => ao22_x2_6_sig,
      i2  => not_aux178,
      i3  => not_aux23,
      nq  => nao2o22_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_6_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_3_sig,
      i1  => fsm_b_b_cs(0),
      i2  => ao22_x2_5_sig,
      i3  => a3_x2_3_sig,
      i4  => not_fsm_b_b_cs(0),
      q   => oa2ao222_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_6_sig,
      q   => fsm_b_b_cs(1),
      vdd => vdd,
      vss => vss
   );

a2_x2_6_ins : a2_x2
   port map (
      i0  => not_aux86,
      i1  => fsm_b_b_cs(3),
      q   => a2_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_11_ins : no2_x1
   port map (
      i0  => not_aux77,
      i1  => fsm_b_b_cs(3),
      nq  => no2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_7_ins : ao22_x2
   port map (
      i0  => no2_x1_11_sig,
      i1  => a2_x2_6_sig,
      i2  => aux178,
      q   => ao22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_12_ins : no2_x1
   port map (
      i0  => not_aux71,
      i1  => not_aux183,
      nq  => no2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_5_ins : oa22_x2
   port map (
      i0  => not_aux79,
      i1  => not_aux76,
      i2  => not_aux179,
      q   => oa22_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_6_ins : noa22_x1
   port map (
      i0  => fsm_b_b_cs(2),
      i1  => not_aux73,
      i2  => oa22_x2_5_sig,
      nq  => noa22_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_8_ins : ao22_x2
   port map (
      i0  => noa22_x1_6_sig,
      i1  => no2_x1_12_sig,
      i2  => not_fsm_b_b_cs(0),
      q   => ao22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_10_ins : o2_x2
   port map (
      i0  => not_aux73,
      i1  => not_aux180,
      q   => o2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_13_ins : no2_x1
   port map (
      i0  => o2_x2_10_sig,
      i1  => fsm_b_b_cs(3),
      nq  => no2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_4_ins : na4_x1
   port map (
      i0  => not_word_in(2),
      i1  => not_word_in(6),
      i2  => word_in(7),
      i3  => not_word_in(0),
      nq  => na4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_ins : no4_x1
   port map (
      i0  => not_aux181,
      i1  => na4_x1_4_sig,
      i2  => fsm_b_b_cs(3),
      i3  => not_aux85,
      nq  => no4_x1_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_9_ins : ao22_x2
   port map (
      i0  => no4_x1_sig,
      i1  => no2_x1_13_sig,
      i2  => not_fsm_b_b_cs(4),
      q   => ao22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_ins : o4_x2
   port map (
      i0  => ao22_x2_9_sig,
      i1  => aux83,
      i2  => ao22_x2_8_sig,
      i3  => ao22_x2_7_sig,
      q   => o4_x2_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => o4_x2_sig,
      q   => fsm_b_b_cs(2),
      vdd => vdd,
      vss => vss
   );

o2_x2_11_ins : o2_x2
   port map (
      i0  => not_aux183,
      i1  => not_word_in(1),
      q   => o2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_12_ins : o2_x2
   port map (
      i0  => not_aux88,
      i1  => not_fsm_b_b_cs(4),
      q   => o2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_7_ins : noa22_x1
   port map (
      i0  => o2_x2_12_sig,
      i1  => o2_x2_11_sig,
      i2  => fsm_b_b_cs(0),
      nq  => noa22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_14_ins : no2_x1
   port map (
      i0  => not_aux178,
      i1  => not_aux75,
      nq  => no2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_4_ins : o3_x2
   port map (
      i0  => no2_x1_14_sig,
      i1  => aux83,
      i2  => noa22_x1_7_sig,
      q   => o3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_2_ins : o4_x2
   port map (
      i0  => word_in(2),
      i1  => word_in(6),
      i2  => not_aux176,
      i3  => not_word_in(0),
      q   => o4_x2_2_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_10_ins : ao22_x2
   port map (
      i0  => o4_x2_2_sig,
      i1  => not_aux85,
      i2  => not_aux79,
      q   => ao22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_7_ins : nao22_x1
   port map (
      i0  => not_aux181,
      i1  => ao22_x2_10_sig,
      i2  => not_aux90,
      nq  => nao22_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_6_ins : oa22_x2
   port map (
      i0  => nao22_x1_7_sig,
      i1  => not_fsm_b_b_cs(4),
      i2  => o3_x2_4_sig,
      q   => oa22_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_6_sig,
      q   => fsm_b_b_cs(3),
      vdd => vdd,
      vss => vss
   );

an12_x1_3_ins : an12_x1
   port map (
      i0  => not_aux179,
      i1  => aux70,
      q   => an12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_8_ins : na2_x1
   port map (
      i0  => not_word_in(1),
      i1  => fsm_b_b_cs(3),
      nq  => na2_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_4_ins : a3_x2
   port map (
      i0  => fsm_b_b_cs(1),
      i1  => na2_x1_8_sig,
      i2  => an12_x1_3_sig,
      q   => a3_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_15_ins : no2_x1
   port map (
      i0  => not_aux86,
      i1  => not_aux181,
      nq  => no2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_7_ins : a2_x2
   port map (
      i0  => no2_x1_15_sig,
      i1  => fsm_b_b_cs(3),
      q   => a2_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_8_ins : a2_x2
   port map (
      i0  => not_aux24,
      i1  => aux180,
      q   => a2_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_11_ins : ao22_x2
   port map (
      i0  => a2_x2_8_sig,
      i1  => a2_x2_7_sig,
      i2  => not_fsm_b_b_cs(4),
      q   => ao22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_9_ins : a2_x2
   port map (
      i0  => not_aux88,
      i1  => not_aux90,
      q   => a2_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_8_ins : nao22_x1
   port map (
      i0  => a2_x2_9_sig,
      i1  => fsm_b_b_cs(4),
      i2  => not_aux82,
      nq  => nao22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_7_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_8_sig,
      i1  => fsm_b_b_cs(0),
      i2  => ao22_x2_11_sig,
      i3  => a3_x2_4_sig,
      i4  => not_fsm_b_b_cs(0),
      q   => oa2ao222_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

fsm_b_b_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_7_sig,
      q   => fsm_b_b_cs(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_16_ins : no2_x1
   port map (
      i0  => not_aux51,
      i1  => not_word_in(7),
      nq  => no2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_10_ins : a2_x2
   port map (
      i0  => no2_x1_16_sig,
      i1  => not_fsm_c_c_cs(4),
      q   => a2_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_11_ins : a2_x2
   port map (
      i0  => fsm_c_c_cs(4),
      i1  => aux96,
      q   => a2_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_12_ins : ao22_x2
   port map (
      i0  => a2_x2_11_sig,
      i1  => a2_x2_10_sig,
      i2  => aux184,
      q   => ao22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_3_ins : inv_x2
   port map (
      i   => not_aux6,
      nq  => inv_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_9_ins : nao22_x1
   port map (
      i0  => inv_x2_3_sig,
      i1  => ao22_x2_12_sig,
      i2  => fsm_c_c_cs(3),
      nq  => nao22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_12_ins : a2_x2
   port map (
      i0  => not_aux92,
      i1  => fsm_c_c_cs(2),
      q   => a2_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_13_ins : a2_x2
   port map (
      i0  => fsm_c_c_cs(4),
      i1  => not_fsm_c_c_cs(2),
      q   => a2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_13_ins : ao22_x2
   port map (
      i0  => a2_x2_13_sig,
      i1  => a2_x2_12_sig,
      i2  => not_fsm_c_c_cs(0),
      q   => ao22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_13_ins : o2_x2
   port map (
      i0  => not_aux93,
      i1  => fsm_c_c_cs(2),
      q   => o2_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_8_ins : noa22_x1
   port map (
      i0  => o2_x2_13_sig,
      i1  => not_aux95,
      i2  => not_fsm_c_c_cs(0),
      nq  => noa22_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_10_ins : nao22_x1
   port map (
      i0  => noa22_x1_8_sig,
      i1  => ao22_x2_13_sig,
      i2  => not_fsm_c_c_cs(3),
      nq  => nao22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_17_ins : no2_x1
   port map (
      i0  => not_aux95,
      i1  => fsm_c_c_cs(0),
      nq  => no2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_14_ins : o2_x2
   port map (
      i0  => not_aux51,
      i1  => not_word_in(7),
      q   => o2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_6_ins : no3_x1
   port map (
      i0  => not_fsm_c_c_cs(2),
      i1  => not_fsm_c_c_cs(4),
      i2  => o2_x2_14_sig,
      nq  => no3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_18_ins : no2_x1
   port map (
      i0  => not_aux52,
      i1  => not_aux97,
      nq  => no2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_14_ins : a2_x2
   port map (
      i0  => no2_x1_18_sig,
      i1  => fsm_c_c_cs(0),
      q   => a2_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_2_ins : no4_x1
   port map (
      i0  => a2_x2_14_sig,
      i1  => reset,
      i2  => no3_x1_6_sig,
      i3  => no2_x1_17_sig,
      nq  => no4_x1_2_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_5_ins : na3_x1
   port map (
      i0  => no4_x1_2_sig,
      i1  => nao22_x1_10_sig,
      i2  => nao22_x1_9_sig,
      nq  => na3_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na3_x1_5_sig,
      q   => fsm_c_c_cs(0),
      vdd => vdd,
      vss => vss
   );

inv_x2_4_ins : inv_x2
   port map (
      i   => aux185,
      nq  => inv_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_15_ins : o2_x2
   port map (
      i0  => word_in(7),
      i1  => not_aux59,
      q   => o2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_3_ins : on12_x1
   port map (
      i0  => not_fsm_c_c_cs(4),
      i1  => o2_x2_15_sig,
      q   => on12_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_9_ins : noa22_x1
   port map (
      i0  => on12_x1_3_sig,
      i1  => not_aux93,
      i2  => inv_x2_4_sig,
      nq  => noa22_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_10_ins : noa22_x1
   port map (
      i0  => not_aux99,
      i1  => not_aux98,
      i2  => not_aux186,
      nq  => noa22_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_5_ins : inv_x2
   port map (
      i   => aux188,
      nq  => inv_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_19_ins : no2_x1
   port map (
      i0  => not_aux187,
      i1  => not_aux58,
      nq  => no2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_4_ins : on12_x1
   port map (
      i0  => no2_x1_19_sig,
      i1  => fsm_c_c_cs(1),
      q   => on12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_11_ins : noa22_x1
   port map (
      i0  => on12_x1_4_sig,
      i1  => not_fsm_c_c_cs(4),
      i2  => inv_x2_5_sig,
      nq  => noa22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_14_ins : ao22_x2
   port map (
      i0  => noa22_x1_11_sig,
      i1  => noa22_x1_10_sig,
      i2  => not_fsm_c_c_cs(0),
      q   => ao22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_15_ins : a2_x2
   port map (
      i0  => not_aux25,
      i1  => fsm_c_c_cs(0),
      q   => a2_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_3_ins : no4_x1
   port map (
      i0  => not_fsm_c_c_cs(3),
      i1  => reset,
      i2  => a2_x2_15_sig,
      i3  => fsm_c_c_cs(2),
      nq  => no4_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

nxr2_x1_ins : nxr2_x1
   port map (
      i0  => fsm_c_c_cs(4),
      i1  => word_in(2),
      nq  => nxr2_x1_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_9_ins : na2_x1
   port map (
      i0  => not_fsm_c_c_cs(1),
      i1  => nxr2_x1_sig,
      nq  => na2_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_8_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_9_sig,
      i1  => no4_x1_3_sig,
      i2  => ao22_x2_14_sig,
      i3  => noa22_x1_9_sig,
      i4  => not_fsm_c_c_cs(3),
      q   => oa2ao222_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_8_sig,
      q   => fsm_c_c_cs(1),
      vdd => vdd,
      vss => vss
   );

an12_x1_4_ins : an12_x1
   port map (
      i0  => not_aux99,
      i1  => aux185,
      q   => an12_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_20_ins : no2_x1
   port map (
      i0  => not_aux186,
      i1  => fsm_c_c_cs(4),
      nq  => no2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_6_ins : inv_x2
   port map (
      i   => aux188,
      nq  => inv_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_10_ins : na2_x1
   port map (
      i0  => not_aux96,
      i1  => fsm_c_c_cs(4),
      nq  => na2_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_12_ins : noa22_x1
   port map (
      i0  => na2_x1_10_sig,
      i1  => not_aux94,
      i2  => inv_x2_6_sig,
      nq  => noa22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_15_ins : ao22_x2
   port map (
      i0  => noa22_x1_12_sig,
      i1  => no2_x1_20_sig,
      i2  => not_fsm_c_c_cs(0),
      q   => ao22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_22_ins : no2_x1
   port map (
      i0  => not_aux92,
      i1  => fsm_c_c_cs(2),
      nq  => no2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_23_ins : no2_x1
   port map (
      i0  => fsm_c_c_cs(4),
      i1  => not_fsm_c_c_cs(2),
      nq  => no2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_7_ins : no3_x1
   port map (
      i0  => not_fsm_c_c_cs(0),
      i1  => no2_x1_23_sig,
      i2  => no2_x1_22_sig,
      nq  => no3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_21_ins : no2_x1
   port map (
      i0  => fsm_c_c_cs(3),
      i1  => no3_x1_7_sig,
      nq  => no2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_5_ins : an12_x1
   port map (
      i0  => not_aux190,
      i1  => aux100,
      q   => an12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_16_ins : a2_x2
   port map (
      i0  => word_in(2),
      i1  => fsm_c_c_cs(4),
      q   => a2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_7_ins : inv_x2
   port map (
      i   => not_aux186,
      nq  => inv_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_10_ins : oa2ao222_x2
   port map (
      i0  => inv_x2_7_sig,
      i1  => aux96,
      i2  => a2_x2_16_sig,
      i3  => an12_x1_5_sig,
      i4  => aux188,
      q   => oa2ao222_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_9_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_10_sig,
      i1  => no2_x1_21_sig,
      i2  => ao22_x2_15_sig,
      i3  => an12_x1_4_sig,
      i4  => fsm_c_c_cs(3),
      q   => oa2ao222_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_9_sig,
      q   => fsm_c_c_cs(2),
      vdd => vdd,
      vss => vss
   );

a2_x2_17_ins : a2_x2
   port map (
      i0  => aux102,
      i1  => fsm_c_c_cs(2),
      q   => a2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_8_ins : inv_x2
   port map (
      i   => aux188,
      nq  => inv_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_16_ins : o2_x2
   port map (
      i0  => not_aux101,
      i1  => not_aux190,
      q   => o2_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_13_ins : noa22_x1
   port map (
      i0  => not_aux93,
      i1  => o2_x2_16_sig,
      i2  => inv_x2_8_sig,
      nq  => noa22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_9_ins : inv_x2
   port map (
      i   => aux192,
      nq  => inv_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_18_ins : a2_x2
   port map (
      i0  => not_aux98,
      i1  => fsm_c_c_cs(2),
      q   => a2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_11_ins : nao22_x1
   port map (
      i0  => a2_x2_18_sig,
      i1  => inv_x2_9_sig,
      i2  => not_aux106,
      nq  => nao22_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_11_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_11_sig,
      i1  => fsm_c_c_cs(3),
      i2  => noa22_x1_13_sig,
      i3  => a2_x2_17_sig,
      i4  => not_fsm_c_c_cs(3),
      q   => oa2ao222_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_11_sig,
      q   => fsm_c_c_cs(3),
      vdd => vdd,
      vss => vss
   );

on12_x1_5_ins : on12_x1
   port map (
      i0  => fsm_c_c_cs(0),
      i1  => aux102,
      q   => on12_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_24_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux97,
      nq  => no2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_19_ins : a2_x2
   port map (
      i0  => no2_x1_24_sig,
      i1  => not_aux93,
      q   => a2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_5_ins : a3_x2
   port map (
      i0  => a2_x2_19_sig,
      i1  => not_fsm_c_c_cs(3),
      i2  => on12_x1_5_sig,
      q   => a3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_6_ins : na3_x1
   port map (
      i0  => aux4,
      i1  => not_aux93,
      i2  => aux192,
      nq  => na3_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_11_ins : na2_x1
   port map (
      i0  => not_aux106,
      i1  => na3_x1_6_sig,
      nq  => na2_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_7_ins : oa22_x2
   port map (
      i0  => na2_x1_11_sig,
      i1  => fsm_c_c_cs(3),
      i2  => a3_x2_5_sig,
      q   => oa22_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

fsm_c_c_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_7_sig,
      q   => fsm_c_c_cs(4),
      vdd => vdd,
      vss => vss
   );

no2_x1_25_ins : no2_x1
   port map (
      i0  => not_aux51,
      i1  => not_word_in(7),
      nq  => no2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_17_ins : ao22_x2
   port map (
      i0  => fsm_d_d_cs(2),
      i1  => not_aux110,
      i2  => no2_x1_25_sig,
      q   => ao22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_12_ins : na2_x1
   port map (
      i0  => not_word_in(3),
      i1  => fsm_d_d_cs(0),
      nq  => na2_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_6_ins : a3_x2
   port map (
      i0  => not_fsm_d_d_cs(2),
      i1  => fsm_d_d_cs(1),
      i2  => na2_x1_12_sig,
      q   => a3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_16_ins : ao22_x2
   port map (
      i0  => a3_x2_6_sig,
      i1  => ao22_x2_17_sig,
      i2  => fsm_d_d_cs(4),
      q   => ao22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_17_ins : o2_x2
   port map (
      i0  => not_aux107,
      i1  => not_word_in(7),
      q   => o2_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_14_ins : noa22_x1
   port map (
      i0  => not_aux27,
      i1  => o2_x2_17_sig,
      i2  => fsm_d_d_cs(4),
      nq  => noa22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_12_ins : nao22_x1
   port map (
      i0  => noa22_x1_14_sig,
      i1  => ao22_x2_16_sig,
      i2  => fsm_d_d_cs(3),
      nq  => nao22_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_13_ins : na2_x1
   port map (
      i0  => not_aux107,
      i1  => not_fsm_d_d_cs(1),
      nq  => na2_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_14_ins : na2_x1
   port map (
      i0  => not_word_in(7),
      i1  => not_fsm_d_d_cs(1),
      nq  => na2_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_7_ins : a3_x2
   port map (
      i0  => na2_x1_14_sig,
      i1  => na2_x1_13_sig,
      i2  => aux193,
      q   => a3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_15_ins : noa22_x1
   port map (
      i0  => not_aux52,
      i1  => not_aux29,
      i2  => not_fsm_d_d_cs(4),
      nq  => noa22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_13_ins : nao22_x1
   port map (
      i0  => noa22_x1_15_sig,
      i1  => a3_x2_7_sig,
      i2  => not_fsm_d_d_cs(3),
      nq  => nao22_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_7_ins : na3_x1
   port map (
      i0  => not_reset,
      i1  => nao22_x1_13_sig,
      i2  => nao22_x1_12_sig,
      nq  => na3_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na3_x1_7_sig,
      q   => fsm_d_d_cs(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_26_ins : no2_x1
   port map (
      i0  => word_in(3),
      i1  => fsm_d_d_cs(1),
      nq  => no2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_3_ins : o4_x2
   port map (
      i0  => fsm_d_d_cs(2),
      i1  => not_aux108,
      i2  => fsm_d_d_cs(4),
      i3  => no2_x1_26_sig,
      q   => o4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_14_ins : nao22_x1
   port map (
      i0  => fsm_d_d_cs(1),
      i1  => not_aux112,
      i2  => aux194,
      nq  => nao22_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_8_ins : oa22_x2
   port map (
      i0  => nao22_x1_14_sig,
      i1  => o4_x2_3_sig,
      i2  => not_fsm_d_d_cs(3),
      q   => oa22_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_15_ins : na2_x1
   port map (
      i0  => aux29,
      i1  => fsm_d_d_cs(4),
      nq  => na2_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_18_ins : o2_x2
   port map (
      i0  => not_aux111,
      i1  => not_fsm_d_d_cs(2),
      q   => o2_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_10_ins : inv_x2
   port map (
      i   => aux195,
      nq  => inv_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_8_ins : na3_x1
   port map (
      i0  => aux59,
      i1  => not_aux27,
      i2  => inv_x2_10_sig,
      nq  => na3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_10_ins : oa22_x2
   port map (
      i0  => na3_x1_8_sig,
      i1  => o2_x2_18_sig,
      i2  => fsm_d_d_cs(4),
      q   => oa22_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_9_ins : oa22_x2
   port map (
      i0  => oa22_x2_10_sig,
      i1  => na2_x1_15_sig,
      i2  => fsm_d_d_cs(3),
      q   => oa22_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_16_ins : noa22_x1
   port map (
      i0  => oa22_x2_9_sig,
      i1  => oa22_x2_8_sig,
      i2  => reset,
      nq  => noa22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_16_sig,
      q   => fsm_d_d_cs(1),
      vdd => vdd,
      vss => vss
   );

a3_x2_8_ins : a3_x2
   port map (
      i0  => not_aux28,
      i1  => not_fsm_d_d_cs(0),
      i2  => not_fsm_d_d_cs(4),
      q   => a3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_16_ins : na2_x1
   port map (
      i0  => not_aux113,
      i1  => not_fsm_d_d_cs(0),
      nq  => na2_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_18_ins : noa22_x1
   port map (
      i0  => na2_x1_16_sig,
      i1  => aux108,
      i2  => not_aux194,
      nq  => noa22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_15_ins : nao22_x1
   port map (
      i0  => noa22_x1_18_sig,
      i1  => a3_x2_8_sig,
      i2  => fsm_d_d_cs(3),
      nq  => nao22_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_20_ins : a2_x2
   port map (
      i0  => not_aux113,
      i1  => fsm_d_d_cs(2),
      q   => a2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_19_ins : o2_x2
   port map (
      i0  => not_word_in(3),
      i1  => not_aux108,
      q   => o2_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_5_ins : o3_x2
   port map (
      i0  => o2_x2_19_sig,
      i1  => not_fsm_d_d_cs(4),
      i2  => a2_x2_20_sig,
      q   => o3_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_20_ins : o2_x2
   port map (
      i0  => not_aux113,
      i1  => not_fsm_d_d_cs(2),
      q   => o2_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_9_ins : na3_x1
   port map (
      i0  => not_word_in(2),
      i1  => word_in(7),
      i2  => aux100,
      nq  => na3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_6_ins : o3_x2
   port map (
      i0  => na3_x1_9_sig,
      i1  => fsm_d_d_cs(2),
      i2  => not_fsm_d_d_cs(1),
      q   => o3_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_12_ins : oa22_x2
   port map (
      i0  => o3_x2_6_sig,
      i1  => o2_x2_20_sig,
      i2  => fsm_d_d_cs(4),
      q   => oa22_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_11_ins : oa22_x2
   port map (
      i0  => oa22_x2_12_sig,
      i1  => o3_x2_5_sig,
      i2  => fsm_d_d_cs(3),
      q   => oa22_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_17_ins : noa22_x1
   port map (
      i0  => oa22_x2_11_sig,
      i1  => nao22_x1_15_sig,
      i2  => reset,
      nq  => noa22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_17_sig,
      q   => fsm_d_d_cs(2),
      vdd => vdd,
      vss => vss
   );

noa22_x1_19_ins : noa22_x1
   port map (
      i0  => not_aux28,
      i1  => not_aux111,
      i2  => fsm_d_d_cs(4),
      nq  => noa22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_13_ins : oa22_x2
   port map (
      i0  => fsm_d_d_cs(1),
      i1  => not_word_in(3),
      i2  => fsm_d_d_cs(0),
      q   => oa22_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_20_ins : noa22_x1
   port map (
      i0  => oa22_x2_13_sig,
      i1  => aux108,
      i2  => not_aux194,
      nq  => noa22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_19_ins : ao22_x2
   port map (
      i0  => noa22_x1_20_sig,
      i1  => noa22_x1_19_sig,
      i2  => fsm_d_d_cs(3),
      q   => ao22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_21_ins : a2_x2
   port map (
      i0  => fsm_d_d_cs(4),
      i1  => aux28,
      q   => a2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_16_ins : nao22_x1
   port map (
      i0  => not_aux101,
      i1  => word_in(2),
      i2  => not_fsm_d_d_cs(2),
      nq  => nao22_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_3_ins : a4_x2
   port map (
      i0  => not_fsm_d_d_cs(4),
      i1  => fsm_d_d_cs(1),
      i2  => nao22_x1_16_sig,
      i3  => aux195,
      q   => a4_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_20_ins : ao22_x2
   port map (
      i0  => a4_x2_3_sig,
      i1  => a2_x2_21_sig,
      i2  => not_fsm_d_d_cs(3),
      q   => ao22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_18_ins : ao22_x2
   port map (
      i0  => ao22_x2_20_sig,
      i1  => ao22_x2_19_sig,
      i2  => not_reset,
      q   => ao22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => ao22_x2_18_sig,
      q   => fsm_d_d_cs(3),
      vdd => vdd,
      vss => vss
   );

on12_x1_6_ins : on12_x1
   port map (
      i0  => aux193,
      i1  => not_aux110,
      q   => on12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_21_ins : o2_x2
   port map (
      i0  => not_aux27,
      i1  => not_fsm_d_d_cs(4),
      q   => o2_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_14_ins : oa22_x2
   port map (
      i0  => o2_x2_21_sig,
      i1  => on12_x1_6_sig,
      i2  => fsm_d_d_cs(3),
      q   => oa22_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_27_ins : no2_x1
   port map (
      i0  => not_aux194,
      i1  => not_aux112,
      nq  => no2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_7_ins : on12_x1
   port map (
      i0  => no2_x1_27_sig,
      i1  => not_fsm_d_d_cs(1),
      q   => on12_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_22_ins : a2_x2
   port map (
      i0  => not_aux111,
      i1  => fsm_d_d_cs(1),
      q   => a2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_7_ins : o3_x2
   port map (
      i0  => not_aux26,
      i1  => fsm_d_d_cs(4),
      i2  => a2_x2_22_sig,
      q   => o3_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_15_ins : oa22_x2
   port map (
      i0  => o3_x2_7_sig,
      i1  => on12_x1_7_sig,
      i2  => not_fsm_d_d_cs(3),
      q   => oa22_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_21_ins : noa22_x1
   port map (
      i0  => oa22_x2_15_sig,
      i1  => oa22_x2_14_sig,
      i2  => reset,
      nq  => noa22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

fsm_d_d_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_21_sig,
      q   => fsm_d_d_cs(4),
      vdd => vdd,
      vss => vss
   );

no4_x1_5_ins : no4_x1
   port map (
      i0  => fsm_e_e_cs(2),
      i1  => fsm_e_e_cs(0),
      i2  => not_fsm_e_e_cs(4),
      i3  => fsm_e_e_cs(3),
      nq  => no4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_23_ins : a2_x2
   port map (
      i0  => not_aux52,
      i1  => fsm_e_e_cs(3),
      q   => a2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_6_ins : no4_x1
   port map (
      i0  => not_fsm_e_e_cs(0),
      i1  => not_aux197,
      i2  => a2_x2_23_sig,
      i3  => not_fsm_e_e_cs(4),
      nq  => no4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_28_ins : no2_x1
   port map (
      i0  => not_aux52,
      i1  => not_aux114,
      nq  => no2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_24_ins : a2_x2
   port map (
      i0  => no2_x1_28_sig,
      i1  => fsm_e_e_cs(2),
      q   => a2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_4_ins : no4_x1
   port map (
      i0  => a2_x2_24_sig,
      i1  => reset,
      i2  => no4_x1_6_sig,
      i3  => no4_x1_5_sig,
      nq  => no4_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_22_ins : o2_x2
   port map (
      i0  => fsm_e_e_cs(2),
      i1  => not_fsm_e_e_cs(3),
      q   => o2_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_17_ins : na2_x1
   port map (
      i0  => word_in(4),
      i1  => fsm_e_e_cs(4),
      nq  => na2_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_22_ins : noa22_x1
   port map (
      i0  => na2_x1_17_sig,
      i1  => fsm_e_e_cs(0),
      i2  => o2_x2_22_sig,
      nq  => noa22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_29_ins : no2_x1
   port map (
      i0  => not_aux221,
      i1  => not_fsm_e_e_cs(2),
      nq  => no2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_17_ins : nao22_x1
   port map (
      i0  => no2_x1_29_sig,
      i1  => noa22_x1_22_sig,
      i2  => fsm_e_e_cs(1),
      nq  => nao22_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_7_ins : no4_x1
   port map (
      i0  => word_in(4),
      i1  => not_word_in(2),
      i2  => word_in(3),
      i3  => not_word_in(6),
      nq  => no4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_9_ins : a3_x2
   port map (
      i0  => word_in(0),
      i1  => word_in(1),
      i2  => word_in(5),
      q   => a3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_4_ins : a4_x2
   port map (
      i0  => aux196,
      i1  => a3_x2_9_sig,
      i2  => fsm_e_e_cs(3),
      i3  => no4_x1_7_sig,
      q   => a4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_8_ins : no4_x1
   port map (
      i0  => word_in(4),
      i1  => not_word_in(2),
      i2  => word_in(3),
      i3  => not_word_in(6),
      nq  => no4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_10_ins : a3_x2
   port map (
      i0  => word_in(5),
      i1  => word_in(0),
      i2  => word_in(7),
      q   => a3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_5_ins : a4_x2
   port map (
      i0  => aux115,
      i1  => a3_x2_10_sig,
      i2  => fsm_e_e_cs(4),
      i3  => no4_x1_8_sig,
      q   => a4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_18_ins : nao22_x1
   port map (
      i0  => a4_x2_5_sig,
      i1  => a4_x2_4_sig,
      i2  => fsm_e_e_cs(0),
      nq  => nao22_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_10_ins : na3_x1
   port map (
      i0  => nao22_x1_18_sig,
      i1  => nao22_x1_17_sig,
      i2  => no4_x1_4_sig,
      nq  => na3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na3_x1_10_sig,
      q   => fsm_e_e_cs(0),
      vdd => vdd,
      vss => vss
   );

na2_x1_18_ins : na2_x1
   port map (
      i0  => not_word_in(4),
      i1  => not_fsm_e_e_cs(4),
      nq  => na2_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_11_ins : a3_x2
   port map (
      i0  => aux199,
      i1  => not_fsm_e_e_cs(3),
      i2  => na2_x1_18_sig,
      q   => a3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_25_ins : a2_x2
   port map (
      i0  => aux120,
      i1  => not_fsm_e_e_cs(0),
      q   => a2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_19_ins : na2_x1
   port map (
      i0  => not_reset,
      i1  => fsm_e_e_cs(0),
      nq  => na2_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_6_ins : a4_x2
   port map (
      i0  => word_in(2),
      i1  => word_in(4),
      i2  => word_in(6),
      i3  => word_in(3),
      q   => a4_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_8_ins : no3_x1
   port map (
      i0  => not_word_in(5),
      i1  => word_in(7),
      i2  => word_in(0),
      nq  => no3_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_5_ins : na4_x1
   port map (
      i0  => no3_x1_8_sig,
      i1  => a4_x2_6_sig,
      i2  => not_fsm_e_e_cs(4),
      i3  => aux115,
      nq  => na4_x1_5_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_23_ins : noa22_x1
   port map (
      i0  => na4_x1_5_sig,
      i1  => not_aux32,
      i2  => na2_x1_19_sig,
      nq  => noa22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_21_ins : ao22_x2
   port map (
      i0  => noa22_x1_23_sig,
      i1  => a2_x2_25_sig,
      i2  => not_fsm_e_e_cs(2),
      q   => ao22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_30_ins : no2_x1
   port map (
      i0  => not_aux202,
      i1  => not_aux118,
      nq  => no2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_26_ins : a2_x2
   port map (
      i0  => not_aux117,
      i1  => fsm_e_e_cs(4),
      q   => a2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_4_ins : o4_x2
   port map (
      i0  => word_in(0),
      i1  => not_word_in(3),
      i2  => not_aux201,
      i3  => not_word_in(5),
      q   => o4_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_8_ins : on12_x1
   port map (
      i0  => o4_x2_4_sig,
      i1  => fsm_e_e_cs(3),
      q   => on12_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_27_ins : a2_x2
   port map (
      i0  => word_in(4),
      i1  => not_aux116,
      q   => a2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_12_ins : a3_x2
   port map (
      i0  => a2_x2_27_sig,
      i1  => not_fsm_e_e_cs(4),
      i2  => on12_x1_8_sig,
      q   => a3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_11_ins : inv_x2
   port map (
      i   => not_aux200,
      nq  => inv_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_13_ins : oa2ao222_x2
   port map (
      i0  => inv_x2_11_sig,
      i1  => aux119,
      i2  => a3_x2_12_sig,
      i3  => a2_x2_26_sig,
      i4  => no2_x1_30_sig,
      q   => oa2ao222_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_12_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_13_sig,
      i1  => not_fsm_e_e_cs(1),
      i2  => ao22_x2_21_sig,
      i3  => a3_x2_11_sig,
      i4  => fsm_e_e_cs(1),
      q   => oa2ao222_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_12_sig,
      q   => fsm_e_e_cs(1),
      vdd => vdd,
      vss => vss
   );

no3_x1_9_ins : no3_x1
   port map (
      i0  => not_aux121,
      i1  => not_aux203,
      i2  => not_aux221,
      nq  => no3_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_9_ins : no4_x1
   port map (
      i0  => word_in(2),
      i1  => word_in(6),
      i2  => not_aux128,
      i3  => word_in(0),
      nq  => no4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_29_ins : a2_x2
   port map (
      i0  => no4_x1_9_sig,
      i1  => aux196,
      q   => a2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_30_ins : a2_x2
   port map (
      i0  => not_aux129,
      i1  => fsm_e_e_cs(4),
      q   => a2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_19_ins : nao22_x1
   port map (
      i0  => a2_x2_30_sig,
      i1  => a2_x2_29_sig,
      i2  => not_reset,
      nq  => nao22_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_31_ins : a2_x2
   port map (
      i0  => fsm_e_e_cs(4),
      i1  => aux119,
      q   => a2_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_12_ins : inv_x2
   port map (
      i   => not_aux122,
      nq  => inv_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_20_ins : nao22_x1
   port map (
      i0  => inv_x2_12_sig,
      i1  => a2_x2_31_sig,
      i2  => aux204,
      nq  => nao22_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_11_ins : na3_x1
   port map (
      i0  => not_aux125,
      i1  => nao22_x1_20_sig,
      i2  => nao22_x1_19_sig,
      nq  => na3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_28_ins : a2_x2
   port map (
      i0  => na3_x1_11_sig,
      i1  => not_fsm_e_e_cs(2),
      q   => a2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_20_ins : na2_x1
   port map (
      i0  => fsm_e_e_cs(0),
      i1  => fsm_e_e_cs(3),
      nq  => na2_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_31_ins : no2_x1
   port map (
      i0  => not_aux202,
      i1  => not_aux121,
      nq  => no2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_12_ins : na3_x1
   port map (
      i0  => no2_x1_31_sig,
      i1  => fsm_e_e_cs(4),
      i2  => na2_x1_20_sig,
      nq  => na3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_13_ins : inv_x2
   port map (
      i   => aux123,
      nq  => inv_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_21_ins : nao22_x1
   port map (
      i0  => not_aux198,
      i1  => inv_x2_13_sig,
      i2  => na3_x1_12_sig,
      nq  => nao22_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_14_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_21_sig,
      i1  => not_fsm_e_e_cs(1),
      i2  => a2_x2_28_sig,
      i3  => no3_x1_9_sig,
      i4  => fsm_e_e_cs(1),
      q   => oa2ao222_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_14_sig,
      q   => fsm_e_e_cs(2),
      vdd => vdd,
      vss => vss
   );

inv_x2_14_ins : inv_x2
   port map (
      i   => aux120,
      nq  => inv_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_8_ins : o3_x2
   port map (
      i0  => not_aux197,
      i1  => not_aux118,
      i2  => inv_x2_14_sig,
      q   => o3_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_32_ins : a2_x2
   port map (
      i0  => fsm_e_e_cs(2),
      i1  => fsm_e_e_cs(4),
      q   => a2_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_23_ins : o2_x2
   port map (
      i0  => not_aux204,
      i1  => not_aux117,
      q   => o2_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_22_ins : nao22_x1
   port map (
      i0  => o2_x2_23_sig,
      i1  => a2_x2_32_sig,
      i2  => o3_x2_8_sig,
      nq  => nao22_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_15_ins : inv_x2
   port map (
      i   => not_aux125,
      nq  => inv_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_10_ins : no4_x1
   port map (
      i0  => word_in(2),
      i1  => word_in(6),
      i2  => not_word_in(7),
      i3  => not_word_in(0),
      nq  => no4_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_32_ins : no2_x1
   port map (
      i0  => reset,
      i1  => not_aux128,
      nq  => no2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_13_ins : a3_x2
   port map (
      i0  => no2_x1_32_sig,
      i1  => no4_x1_10_sig,
      i2  => not_fsm_e_e_cs(4),
      q   => a3_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_15_ins : oa2ao222_x2
   port map (
      i0  => not_aux31,
      i1  => aux203,
      i2  => a3_x2_13_sig,
      i3  => inv_x2_15_sig,
      i4  => not_fsm_e_e_cs(2),
      q   => oa2ao222_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_16_ins : oa22_x2
   port map (
      i0  => oa2ao222_x2_15_sig,
      i1  => fsm_e_e_cs(1),
      i2  => nao22_x1_22_sig,
      q   => oa22_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa22_x2_16_sig,
      q   => fsm_e_e_cs(3),
      vdd => vdd,
      vss => vss
   );

o2_x2_24_ins : o2_x2
   port map (
      i0  => not_aux203,
      i1  => not_aux11,
      q   => o2_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_33_ins : no2_x1
   port map (
      i0  => o2_x2_24_sig,
      i1  => fsm_e_e_cs(3),
      nq  => no2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_9_ins : o3_x2
   port map (
      i0  => not_aux204,
      i1  => not_aux129,
      i2  => not_aux31,
      q   => o3_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_24_ins : noa22_x1
   port map (
      i0  => not_aux125,
      i1  => o3_x2_9_sig,
      i2  => fsm_e_e_cs(2),
      nq  => noa22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_16_ins : inv_x2
   port map (
      i   => not_aux200,
      nq  => inv_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_17_ins : oa22_x2
   port map (
      i0  => not_fsm_e_e_cs(2),
      i1  => aux123,
      i2  => inv_x2_16_sig,
      q   => oa22_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_16_ins : oa2ao222_x2
   port map (
      i0  => oa22_x2_17_sig,
      i1  => not_fsm_e_e_cs(1),
      i2  => noa22_x1_24_sig,
      i3  => no2_x1_33_sig,
      i4  => fsm_e_e_cs(1),
      q   => oa2ao222_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

fsm_e_e_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_16_sig,
      q   => fsm_e_e_cs(4),
      vdd => vdd,
      vss => vss
   );

no4_x1_11_ins : no4_x1
   port map (
      i0  => not_aux49,
      i1  => not_word_in(2),
      i2  => not_aux206,
      i3  => not_word_in(6),
      nq  => no4_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_17_ins : inv_x2
   port map (
      i   => not_aux34,
      nq  => inv_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_18_ins : inv_x2
   port map (
      i   => not_aux134,
      nq  => inv_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_19_ins : inv_x2
   port map (
      i   => not_aux164,
      nq  => inv_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

noa2a2a23_x1_ins : noa2a2a23_x1
   port map (
      i0  => inv_x2_19_sig,
      i1  => inv_x2_18_sig,
      i2  => inv_x2_17_sig,
      i3  => not_fsm_f_f_cs(4),
      i4  => aux12,
      i5  => no4_x1_11_sig,
      nq  => noa2a2a23_x1_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_9_ins : on12_x1
   port map (
      i0  => fsm_f_f_cs(3),
      i1  => noa2a2a23_x1_sig,
      q   => on12_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_10_ins : o3_x2
   port map (
      i0  => not_aux205,
      i1  => not_aux49,
      i2  => aux136,
      q   => o3_x2_10_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_21_ins : na2_x1
   port map (
      i0  => not_aux137,
      i1  => not_fsm_f_f_cs(1),
      nq  => na2_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_18_ins : oa22_x2
   port map (
      i0  => na2_x1_21_sig,
      i1  => not_fsm_f_f_cs(4),
      i2  => o3_x2_10_sig,
      q   => oa22_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_22_ins : na2_x1
   port map (
      i0  => not_aux130,
      i1  => not_aux133,
      nq  => na2_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_20_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(3),
      nq  => inv_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_25_ins : noa22_x1
   port map (
      i0  => inv_x2_20_sig,
      i1  => na2_x1_22_sig,
      i2  => reset,
      nq  => noa22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_23_ins : na2_x1
   port map (
      i0  => fsm_f_f_cs(4),
      i1  => aux135,
      nq  => na2_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_6_ins : na4_x1
   port map (
      i0  => na2_x1_23_sig,
      i1  => noa22_x1_25_sig,
      i2  => oa22_x2_18_sig,
      i3  => on12_x1_9_sig,
      nq  => na4_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na4_x1_6_sig,
      q   => fsm_f_f_cs(0),
      vdd => vdd,
      vss => vss
   );

nao22_x1_23_ins : nao22_x1
   port map (
      i0  => not_aux208,
      i1  => not_aux138,
      i2  => not_aux133,
      nq  => nao22_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_12_ins : no4_x1
   port map (
      i0  => word_in(7),
      i1  => not_word_in(2),
      i2  => not_aux57,
      i3  => not_word_in(6),
      nq  => no4_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_7_ins : a4_x2
   port map (
      i0  => not_fsm_f_f_cs(4),
      i1  => no4_x1_12_sig,
      i2  => not_aux34,
      i3  => not_fsm_f_f_cs(2),
      q   => a4_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_25_ins : o2_x2
   port map (
      i0  => not_aux140,
      i1  => fsm_f_f_cs(1),
      q   => o2_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_13_ins : na3_x1
   port map (
      i0  => not_fsm_f_f_cs(2),
      i1  => fsm_f_f_cs(4),
      i2  => o2_x2_25_sig,
      nq  => na3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_6_ins : an12_x1
   port map (
      i0  => aux135,
      i1  => not_aux139,
      q   => an12_x1_6_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_24_ins : nao22_x1
   port map (
      i0  => fsm_f_f_cs(4),
      i1  => an12_x1_6_sig,
      i2  => na3_x1_13_sig,
      nq  => nao22_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_17_ins : oa2ao222_x2
   port map (
      i0  => nao22_x1_24_sig,
      i1  => aux207,
      i2  => a4_x2_7_sig,
      i3  => nao22_x1_23_sig,
      i4  => aux209,
      q   => oa2ao222_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_17_sig,
      q   => fsm_f_f_cs(1),
      vdd => vdd,
      vss => vss
   );

a3_x2_14_ins : a3_x2
   port map (
      i0  => not_aux131,
      i1  => not_fsm_f_f_cs(0),
      i2  => not_fsm_f_f_cs(4),
      q   => a3_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_14_ins : na3_x1
   port map (
      i0  => not_aux138,
      i1  => fsm_f_f_cs(1),
      i2  => not_fsm_f_f_cs(2),
      nq  => na3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_26_ins : noa22_x1
   port map (
      i0  => na3_x1_14_sig,
      i1  => not_aux136,
      i2  => not_fsm_f_f_cs(4),
      nq  => noa22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_33_ins : a2_x2
   port map (
      i0  => fsm_f_f_cs(1),
      i1  => aux138,
      q   => a2_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_21_ins : inv_x2
   port map (
      i   => not_aux139,
      nq  => inv_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_25_ins : nao22_x1
   port map (
      i0  => inv_x2_21_sig,
      i1  => a2_x2_33_sig,
      i2  => fsm_f_f_cs(4),
      nq  => nao22_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_7_ins : na4_x1
   port map (
      i0  => fsm_f_f_cs(2),
      i1  => word_in(5),
      i2  => fsm_f_f_cs(1),
      i3  => not_fsm_f_f_cs(4),
      nq  => na4_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_26_ins : o2_x2
   port map (
      i0  => not_aux66,
      i1  => not_aux212,
      q   => o2_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_10_ins : on12_x1
   port map (
      i0  => not_fsm_f_f_cs(2),
      i1  => o2_x2_26_sig,
      q   => on12_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_15_ins : na3_x1
   port map (
      i0  => on12_x1_10_sig,
      i1  => na4_x1_7_sig,
      i2  => nao22_x1_25_sig,
      nq  => na3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_18_ins : oa2ao222_x2
   port map (
      i0  => na3_x1_15_sig,
      i1  => aux209,
      i2  => noa22_x1_26_sig,
      i3  => a3_x2_14_sig,
      i4  => aux207,
      q   => oa2ao222_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_18_sig,
      q   => fsm_f_f_cs(2),
      vdd => vdd,
      vss => vss
   );

nao22_x1_26_ins : nao22_x1
   port map (
      i0  => not_aux212,
      i1  => not_aux67,
      i2  => not_aux130,
      nq  => nao22_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_34_ins : a2_x2
   port map (
      i0  => fsm_f_f_cs(4),
      i1  => aux131,
      q   => a2_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_24_ins : na2_x1
   port map (
      i0  => not_aux131,
      i1  => not_aux138,
      nq  => na2_x1_24_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_20_ins : oa2ao222_x2
   port map (
      i0  => not_fsm_f_f_cs(4),
      i1  => na2_x1_24_sig,
      i2  => aux142,
      i3  => aux136,
      i4  => fsm_f_f_cs(4),
      q   => oa2ao222_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_19_ins : oa2ao222_x2
   port map (
      i0  => oa2ao222_x2_20_sig,
      i1  => aux207,
      i2  => a2_x2_34_sig,
      i3  => nao22_x1_26_sig,
      i4  => aux209,
      q   => oa2ao222_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_19_sig,
      q   => fsm_f_f_cs(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_34_ins : no2_x1
   port map (
      i0  => not_aux137,
      i1  => fsm_f_f_cs(4),
      nq  => no2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_35_ins : no2_x1
   port map (
      i0  => not_aux138,
      i1  => fsm_f_f_cs(2),
      nq  => no2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_22_ins : ao22_x2
   port map (
      i0  => no2_x1_35_sig,
      i1  => not_fsm_f_f_cs(1),
      i2  => no2_x1_34_sig,
      q   => ao22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_35_ins : a2_x2
   port map (
      i0  => fsm_f_f_cs(4),
      i1  => aux142,
      q   => a2_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

nao2o22_x1_4_ins : nao2o22_x1
   port map (
      i0  => not_aux34,
      i1  => not_fsm_f_f_cs(4),
      i2  => not_aux33,
      i3  => not_aux208,
      nq  => nao2o22_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_21_ins : oa2ao222_x2
   port map (
      i0  => nao2o22_x1_4_sig,
      i1  => aux209,
      i2  => a2_x2_35_sig,
      i3  => ao22_x2_22_sig,
      i4  => aux207,
      q   => oa2ao222_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

fsm_f_f_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => oa2ao222_x2_21_sig,
      q   => fsm_f_f_cs(4),
      vdd => vdd,
      vss => vss
   );

o2_x2_27_ins : o2_x2
   port map (
      i0  => not_aux143,
      i1  => not_aux39,
      q   => o2_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_11_ins : no3_x1
   port map (
      i0  => not_fsm_g_g_cs(1),
      i1  => fsm_g_g_cs(4),
      i2  => o2_x2_27_sig,
      nq  => no3_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_22_ins : inv_x2
   port map (
      i   => aux145,
      nq  => inv_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_36_ins : a2_x2
   port map (
      i0  => not_word_in(6),
      i1  => not_aux143,
      q   => a2_x2_36_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_13_ins : no4_x1
   port map (
      i0  => a2_x2_36_sig,
      i1  => inv_x2_22_sig,
      i2  => not_fsm_g_g_cs(4),
      i3  => not_aux146,
      nq  => no4_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_10_ins : no3_x1
   port map (
      i0  => reset,
      i1  => no4_x1_13_sig,
      i2  => no3_x1_11_sig,
      nq  => no3_x1_10_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_36_ins : no2_x1
   port map (
      i0  => fsm_g_g_cs(2),
      i1  => fsm_g_g_cs(0),
      nq  => no2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_11_ins : o3_x2
   port map (
      i0  => not_word_in(7),
      i1  => not_aux51,
      i2  => no2_x1_36_sig,
      q   => o3_x2_11_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_25_ins : na2_x1
   port map (
      i0  => fsm_g_g_cs(3),
      i1  => not_fsm_g_g_cs(2),
      nq  => na2_x1_25_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_26_ins : na2_x1
   port map (
      i0  => fsm_g_g_cs(2),
      i1  => fsm_g_g_cs(0),
      nq  => na2_x1_26_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_15_ins : a3_x2
   port map (
      i0  => not_fsm_g_g_cs(4),
      i1  => na2_x1_26_sig,
      i2  => na2_x1_25_sig,
      q   => a3_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_27_ins : nao22_x1
   port map (
      i0  => a3_x2_15_sig,
      i1  => o3_x2_11_sig,
      i2  => no3_x1_10_sig,
      nq  => nao22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => nao22_x1_27_sig,
      q   => fsm_g_g_cs(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_38_ins : no2_x1
   port map (
      i0  => not_word_in(6),
      i1  => not_aux144,
      nq  => no2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_11_ins : on12_x1
   port map (
      i0  => no2_x1_38_sig,
      i1  => not_fsm_g_g_cs(2),
      q   => on12_x1_11_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_37_ins : a2_x2
   port map (
      i0  => not_word_in(6),
      i1  => not_aux38,
      q   => a2_x2_37_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_5_ins : o4_x2
   port map (
      i0  => not_aux147,
      i1  => a2_x2_37_sig,
      i2  => fsm_g_g_cs(2),
      i3  => not_fsm_g_g_cs(3),
      q   => o4_x2_5_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_19_ins : oa22_x2
   port map (
      i0  => o4_x2_5_sig,
      i1  => on12_x1_11_sig,
      i2  => fsm_g_g_cs(4),
      q   => oa22_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_23_ins : inv_x2
   port map (
      i   => aux145,
      nq  => inv_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_23_ins : ao22_x2
   port map (
      i0  => fsm_g_g_cs(0),
      i1  => word_in(6),
      i2  => inv_x2_23_sig,
      q   => ao22_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_12_ins : o3_x2
   port map (
      i0  => not_aux146,
      i1  => not_fsm_g_g_cs(4),
      i2  => ao22_x2_23_sig,
      q   => o3_x2_12_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_28_ins : na2_x1
   port map (
      i0  => not_aux38,
      i1  => aux55,
      nq  => na2_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_38_ins : a2_x2
   port map (
      i0  => word_in(6),
      i1  => word_in(2),
      q   => a2_x2_38_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_8_ins : na4_x1
   port map (
      i0  => word_in(5),
      i1  => not_word_in(0),
      i2  => not_word_in(7),
      i3  => a2_x2_38_sig,
      nq  => na4_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_14_ins : no4_x1
   port map (
      i0  => fsm_g_g_cs(4),
      i1  => na4_x1_8_sig,
      i2  => na2_x1_28_sig,
      i3  => not_aux35,
      nq  => no4_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_27_ins : na2_x1
   port map (
      i0  => not_fsm_g_g_cs(2),
      i1  => no4_x1_14_sig,
      nq  => na2_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_16_ins : a3_x2
   port map (
      i0  => na2_x1_27_sig,
      i1  => o3_x2_12_sig,
      i2  => oa22_x2_19_sig,
      q   => a3_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_37_ins : no2_x1
   port map (
      i0  => reset,
      i1  => a3_x2_16_sig,
      nq  => no2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => no2_x1_37_sig,
      q   => fsm_g_g_cs(1),
      vdd => vdd,
      vss => vss
   );

o2_x2_28_ins : o2_x2
   port map (
      i0  => not_aux16,
      i1  => fsm_g_g_cs(0),
      q   => o2_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_28_ins : noa22_x1
   port map (
      i0  => o2_x2_28_sig,
      i1  => fsm_g_g_cs(2),
      i2  => not_fsm_g_g_cs(4),
      nq  => noa22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_29_ins : o2_x2
   port map (
      i0  => not_word_in(6),
      i1  => not_aux147,
      q   => o2_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_29_ins : nao22_x1
   port map (
      i0  => o2_x2_29_sig,
      i1  => fsm_g_g_cs(3),
      i2  => aux149,
      nq  => nao22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_3_ins : xr2_x1
   port map (
      i0  => fsm_g_g_cs(0),
      i1  => fsm_g_g_cs(1),
      q   => xr2_x1_3_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_39_ins : no2_x1
   port map (
      i0  => not_fsm_g_g_cs(3),
      i1  => xr2_x1_3_sig,
      nq  => no2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_28_ins : nao22_x1
   port map (
      i0  => no2_x1_39_sig,
      i1  => nao22_x1_29_sig,
      i2  => noa22_x1_28_sig,
      nq  => nao22_x1_28_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_6_ins : o4_x2
   port map (
      i0  => word_in(5),
      i1  => word_in(0),
      i2  => not_aux143,
      i3  => not_aux64,
      q   => o4_x2_6_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_13_ins : o3_x2
   port map (
      i0  => not_aux216,
      i1  => o4_x2_6_sig,
      i2  => not_fsm_g_g_cs(1),
      q   => o3_x2_13_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_29_ins : na2_x1
   port map (
      i0  => not_word_in(6),
      i1  => not_fsm_g_g_cs(3),
      nq  => na2_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_12_ins : no3_x1
   port map (
      i0  => not_aux148,
      i1  => not_aux143,
      i2  => not_aux39,
      nq  => no3_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_16_ins : na3_x1
   port map (
      i0  => no3_x1_12_sig,
      i1  => not_fsm_g_g_cs(4),
      i2  => na2_x1_29_sig,
      nq  => na3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_39_ins : a2_x2
   port map (
      i0  => na3_x1_16_sig,
      i1  => o3_x2_13_sig,
      q   => a2_x2_39_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_27_ins : noa22_x1
   port map (
      i0  => a2_x2_39_sig,
      i1  => nao22_x1_28_sig,
      i2  => reset,
      nq  => noa22_x1_27_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_27_sig,
      q   => fsm_g_g_cs(2),
      vdd => vdd,
      vss => vss
   );

o3_x2_14_ins : o3_x2
   port map (
      i0  => word_in(5),
      i1  => not_aux64,
      i2  => not_word_in(0),
      q   => o3_x2_14_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_15_ins : no4_x1
   port map (
      i0  => not_fsm_g_g_cs(1),
      i1  => o3_x2_14_sig,
      i2  => fsm_g_g_cs(3),
      i3  => not_aux216,
      nq  => no4_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

oa2a22_x2_ins : oa2a22_x2
   port map (
      i0  => not_aux15,
      i1  => not_aux37,
      i2  => not_word_in(6),
      i3  => not_aux35,
      q   => oa2a22_x2_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_13_ins : no3_x1
   port map (
      i0  => not_fsm_g_g_cs(4),
      i1  => fsm_g_g_cs(2),
      i2  => oa2a22_x2_sig,
      nq  => no3_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_40_ins : no2_x1
   port map (
      i0  => no3_x1_13_sig,
      i1  => no4_x1_15_sig,
      nq  => no2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_40_ins : a2_x2
   port map (
      i0  => not_aux150,
      i1  => fsm_g_g_cs(3),
      q   => a2_x2_40_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_14_ins : no3_x1
   port map (
      i0  => not_aux148,
      i1  => a2_x2_40_sig,
      i2  => not_fsm_g_g_cs(2),
      nq  => no3_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_30_ins : nao22_x1
   port map (
      i0  => aux153,
      i1  => no3_x1_14_sig,
      i2  => not_fsm_g_g_cs(4),
      nq  => nao22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_29_ins : noa22_x1
   port map (
      i0  => nao22_x1_30_sig,
      i1  => no2_x1_40_sig,
      i2  => reset,
      nq  => noa22_x1_29_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_29_sig,
      q   => fsm_g_g_cs(3),
      vdd => vdd,
      vss => vss
   );

an12_x1_7_ins : an12_x1
   port map (
      i0  => not_aux146,
      i1  => aux149,
      q   => an12_x1_7_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_30_ins : na2_x1
   port map (
      i0  => fsm_g_g_cs(1),
      i1  => an12_x1_7_sig,
      nq  => na2_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_41_ins : no2_x1
   port map (
      i0  => fsm_g_g_cs(3),
      i1  => not_fsm_g_g_cs(0),
      nq  => no2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_15_ins : o3_x2
   port map (
      i0  => not_fsm_g_g_cs(4),
      i1  => no2_x1_41_sig,
      i2  => na2_x1_30_sig,
      q   => o3_x2_15_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_15_ins : no3_x1
   port map (
      i0  => aux38,
      i1  => not_fsm_g_g_cs(2),
      i2  => not_aux36,
      nq  => no3_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_31_ins : nao22_x1
   port map (
      i0  => aux153,
      i1  => no3_x1_15_sig,
      i2  => not_fsm_g_g_cs(4),
      nq  => nao22_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_30_ins : noa22_x1
   port map (
      i0  => nao22_x1_31_sig,
      i1  => o3_x2_15_sig,
      i2  => reset,
      nq  => noa22_x1_30_sig,
      vdd => vdd,
      vss => vss
   );

fsm_g_g_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_30_sig,
      q   => fsm_g_g_cs(4),
      vdd => vdd,
      vss => vss
   );

noa22_x1_31_ins : noa22_x1
   port map (
      i0  => not_aux157,
      i1  => not_word_in(7),
      i2  => not_fsm_h_h_cs(3),
      nq  => noa22_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_8_ins : a4_x2
   port map (
      i0  => aux49,
      i1  => word_in(6),
      i2  => word_in(2),
      i3  => not_aux157,
      q   => a4_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_42_ins : no2_x1
   port map (
      i0  => not_aux40,
      i1  => not_aux156,
      nq  => no2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_41_ins : a2_x2
   port map (
      i0  => no2_x1_42_sig,
      i1  => fsm_h_h_cs(1),
      q   => a2_x2_41_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_32_ins : nao22_x1
   port map (
      i0  => a2_x2_41_sig,
      i1  => a4_x2_8_sig,
      i2  => noa22_x1_31_sig,
      nq  => nao22_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_16_ins : o3_x2
   port map (
      i0  => not_aux205,
      i1  => not_aux49,
      i2  => not_aux17,
      q   => o3_x2_16_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_32_ins : noa22_x1
   port map (
      i0  => not_fsm_h_h_cs(4),
      i1  => not_fsm_h_h_cs(0),
      i2  => o3_x2_16_sig,
      nq  => noa22_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_16_ins : no3_x1
   port map (
      i0  => not_aux42,
      i1  => not_aux17,
      i2  => not_aux154,
      nq  => no3_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_33_ins : nao22_x1
   port map (
      i0  => no3_x1_16_sig,
      i1  => noa22_x1_32_sig,
      i2  => not_fsm_h_h_cs(3),
      nq  => nao22_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_17_ins : na3_x1
   port map (
      i0  => not_reset,
      i1  => nao22_x1_33_sig,
      i2  => nao22_x1_32_sig,
      nq  => na3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_0_ins : sff1_x4
   port map (
      ck  => ck,
      i   => na3_x1_17_sig,
      q   => fsm_h_h_cs(0),
      vdd => vdd,
      vss => vss
   );

on12_x1_13_ins : on12_x1
   port map (
      i0  => aux160,
      i1  => aux217,
      q   => on12_x1_13_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_19_ins : na3_x1
   port map (
      i0  => word_in(7),
      i1  => not_aux17,
      i2  => aux159,
      nq  => na3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_17_ins : o3_x2
   port map (
      i0  => not_aux156,
      i1  => fsm_h_h_cs(2),
      i2  => not_fsm_h_h_cs(1),
      q   => o3_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_18_ins : na3_x1
   port map (
      i0  => o3_x2_17_sig,
      i1  => na3_x1_19_sig,
      i2  => on12_x1_13_sig,
      nq  => na3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_12_ins : on12_x1
   port map (
      i0  => na3_x1_18_sig,
      i1  => not_fsm_h_h_cs(3),
      q   => on12_x1_12_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_8_ins : an12_x1
   port map (
      i0  => not_aux42,
      i1  => aux159,
      q   => an12_x1_8_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_18_ins : o3_x2
   port map (
      i0  => word_in(0),
      i1  => not_aux201,
      i2  => not_word_in(5),
      q   => o3_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

no4_x1_16_ins : no4_x1
   port map (
      i0  => not_aux158,
      i1  => o3_x2_18_sig,
      i2  => fsm_h_h_cs(2),
      i3  => not_aux55,
      nq  => no4_x1_16_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_24_ins : inv_x2
   port map (
      i   => aux218,
      nq  => inv_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_25_ins : inv_x2
   port map (
      i   => not_aux19,
      nq  => inv_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_3_ins : oa2a2a23_x2
   port map (
      i0  => inv_x2_25_sig,
      i1  => inv_x2_24_sig,
      i2  => not_fsm_h_h_cs(4),
      i3  => no4_x1_16_sig,
      i4  => fsm_h_h_cs(4),
      i5  => an12_x1_8_sig,
      q   => oa2a2a23_x2_3_sig,
      vdd => vdd,
      vss => vss
   );

on12_x1_14_ins : on12_x1
   port map (
      i0  => oa2a2a23_x2_3_sig,
      i1  => fsm_h_h_cs(3),
      q   => on12_x1_14_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_33_ins : noa22_x1
   port map (
      i0  => on12_x1_14_sig,
      i1  => on12_x1_12_sig,
      i2  => reset,
      nq  => noa22_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_1_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_33_sig,
      q   => fsm_h_h_cs(1),
      vdd => vdd,
      vss => vss
   );

o2_x2_30_ins : o2_x2
   port map (
      i0  => not_aux163,
      i1  => aux160,
      q   => o2_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_31_ins : o2_x2
   port map (
      i0  => not_aux41,
      i1  => aux218,
      q   => o2_x2_31_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_35_ins : noa22_x1
   port map (
      i0  => fsm_h_h_cs(0),
      i1  => not_aux41,
      i2  => not_fsm_h_h_cs(3),
      nq  => noa22_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_20_ins : na3_x1
   port map (
      i0  => noa22_x1_35_sig,
      i1  => o2_x2_31_sig,
      i2  => o2_x2_30_sig,
      nq  => na3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_18_ins : no3_x1
   port map (
      i0  => word_in(0),
      i1  => not_aux64,
      i2  => word_in(5),
      nq  => no3_x1_18_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_42_ins : a2_x2
   port map (
      i0  => no3_x1_18_sig,
      i1  => fsm_h_h_cs(1),
      q   => a2_x2_42_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_17_ins : no3_x1
   port map (
      i0  => fsm_h_h_cs(2),
      i1  => a2_x2_42_sig,
      i2  => fsm_h_h_cs(4),
      nq  => no3_x1_17_sig,
      vdd => vdd,
      vss => vss
   );

an12_x1_9_ins : an12_x1
   port map (
      i0  => aux161,
      i1  => not_aux17,
      q   => an12_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_7_ins : o4_x2
   port map (
      i0  => not_aux42,
      i1  => not_word_in(7),
      i2  => not_aux154,
      i3  => an12_x1_9_sig,
      q   => o4_x2_7_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_19_ins : o3_x2
   port map (
      i0  => fsm_h_h_cs(3),
      i1  => o4_x2_7_sig,
      i2  => no3_x1_17_sig,
      q   => o3_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_34_ins : noa22_x1
   port map (
      i0  => o3_x2_19_sig,
      i1  => na3_x1_20_sig,
      i2  => reset,
      nq  => noa22_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_2_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_34_sig,
      q   => fsm_h_h_cs(2),
      vdd => vdd,
      vss => vss
   );

na2_x1_31_ins : na2_x1
   port map (
      i0  => word_in(7),
      i1  => aux161,
      nq  => na2_x1_31_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_37_ins : noa22_x1
   port map (
      i0  => not_aux17,
      i1  => na2_x1_31_sig,
      i2  => fsm_h_h_cs(3),
      nq  => noa22_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_43_ins : no2_x1
   port map (
      i0  => aux64,
      i1  => fsm_h_h_cs(2),
      nq  => no2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

ao22_x2_24_ins : ao22_x2
   port map (
      i0  => word_in(5),
      i1  => not_word_in(0),
      i2  => not_fsm_h_h_cs(2),
      q   => ao22_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_19_ins : no3_x1
   port map (
      i0  => not_aux219,
      i1  => ao22_x2_24_sig,
      i2  => no2_x1_43_sig,
      nq  => no3_x1_19_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_44_ins : no2_x1
   port map (
      i0  => not_aux162,
      i1  => not_fsm_h_h_cs(4),
      nq  => no2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_34_ins : nao22_x1
   port map (
      i0  => no2_x1_44_sig,
      i1  => no3_x1_19_sig,
      i2  => noa22_x1_37_sig,
      nq  => nao22_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_26_ins : inv_x2
   port map (
      i   => aux217,
      nq  => inv_x2_26_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_38_ins : noa22_x1
   port map (
      i0  => inv_x2_26_sig,
      i1  => not_aux162,
      i2  => not_aux40,
      nq  => noa22_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_43_ins : a2_x2
   port map (
      i0  => noa22_x1_38_sig,
      i1  => fsm_h_h_cs(3),
      q   => a2_x2_43_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_32_ins : na2_x1
   port map (
      i0  => not_aux41,
      i1  => fsm_h_h_cs(0),
      nq  => na2_x1_32_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_45_ins : no2_x1
   port map (
      i0  => not_aux162,
      i1  => fsm_h_h_cs(4),
      nq  => no2_x1_45_sig,
      vdd => vdd,
      vss => vss
   );

nao22_x1_35_ins : nao22_x1
   port map (
      i0  => no2_x1_45_sig,
      i1  => na2_x1_32_sig,
      i2  => a2_x2_43_sig,
      nq  => nao22_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_36_ins : noa22_x1
   port map (
      i0  => nao22_x1_35_sig,
      i1  => nao22_x1_34_sig,
      i2  => reset,
      nq  => noa22_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_3_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_36_sig,
      q   => fsm_h_h_cs(3),
      vdd => vdd,
      vss => vss
   );

o2_x2_32_ins : o2_x2
   port map (
      i0  => fsm_h_h_cs(1),
      i1  => not_fsm_h_h_cs(4),
      q   => o2_x2_32_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_33_ins : na2_x1
   port map (
      i0  => not_aux163,
      i1  => fsm_h_h_cs(0),
      nq  => na2_x1_33_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_34_ins : na2_x1
   port map (
      i0  => fsm_h_h_cs(2),
      i1  => fsm_h_h_cs(1),
      nq  => na2_x1_34_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_40_ins : noa22_x1
   port map (
      i0  => not_aux158,
      i1  => not_word_in(7),
      i2  => not_fsm_h_h_cs(3),
      nq  => noa22_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

na4_x1_9_ins : na4_x1
   port map (
      i0  => noa22_x1_40_sig,
      i1  => na2_x1_34_sig,
      i2  => na2_x1_33_sig,
      i3  => o2_x2_32_sig,
      nq  => na4_x1_9_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_21_ins : oa22_x2
   port map (
      i0  => not_aux41,
      i1  => not_aux19,
      i2  => fsm_h_h_cs(3),
      q   => oa22_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

oa22_x2_20_ins : oa22_x2
   port map (
      i0  => fsm_h_h_cs(0),
      i1  => not_aux219,
      i2  => oa22_x2_21_sig,
      q   => oa22_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_39_ins : noa22_x1
   port map (
      i0  => oa22_x2_20_sig,
      i1  => na4_x1_9_sig,
      i2  => reset,
      nq  => noa22_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

fsm_h_h_cs_4_ins : sff1_x4
   port map (
      ck  => ck,
      i   => noa22_x1_39_sig,
      q   => fsm_h_h_cs(4),
      vdd => vdd,
      vss => vss
   );

a2_x2_44_ins : a2_x2
   port map (
      i0  => not_aux0,
      i1  => not_fsm_a_a_cs(2),
      q   => a2_x2_44_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_46_ins : no2_x1
   port map (
      i0  => fsm_a_a_cs(3),
      i1  => not_fsm_a_a_cs(2),
      nq  => no2_x1_46_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_20_ins : o3_x2
   port map (
      i0  => fsm_a_a_cs(4),
      i1  => no2_x1_46_sig,
      i2  => a2_x2_44_sig,
      q   => o3_x2_20_sig,
      vdd => vdd,
      vss => vss
   );

address_0_ins : ao22_x2
   port map (
      i0  => fsm_a_a_cs(1),
      i1  => not_aux1,
      i2  => o3_x2_20_sig,
      q   => address(0),
      vdd => vdd,
      vss => vss
   );

no2_x1_47_ins : no2_x1
   port map (
      i0  => fsm_b_b_cs(0),
      i1  => not_fsm_b_b_cs(1),
      nq  => no2_x1_47_sig,
      vdd => vdd,
      vss => vss
   );

xr2_x1_4_ins : xr2_x1
   port map (
      i0  => fsm_b_b_cs(3),
      i1  => fsm_b_b_cs(2),
      q   => xr2_x1_4_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_35_ins : na2_x1
   port map (
      i0  => not_aux3,
      i1  => not_fsm_b_b_cs(4),
      nq  => na2_x1_35_sig,
      vdd => vdd,
      vss => vss
   );

address_1_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_35_sig,
      i1  => fsm_b_b_cs(0),
      i2  => xr2_x1_4_sig,
      i3  => fsm_b_b_cs(4),
      i4  => no2_x1_47_sig,
      q   => address(1),
      vdd => vdd,
      vss => vss
   );

on12_x1_15_ins : on12_x1
   port map (
      i0  => not_fsm_c_c_cs(3),
      i1  => aux4,
      q   => on12_x1_15_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_33_ins : o2_x2
   port map (
      i0  => not_aux6,
      i1  => not_fsm_c_c_cs(3),
      q   => o2_x2_33_sig,
      vdd => vdd,
      vss => vss
   );

address_2_ins : na3_x1
   port map (
      i0  => not_aux220,
      i1  => o2_x2_33_sig,
      i2  => on12_x1_15_sig,
      nq  => address(2),
      vdd => vdd,
      vss => vss
   );

no2_x1_48_ins : no2_x1
   port map (
      i0  => not_aux9,
      i1  => fsm_d_d_cs(4),
      nq  => no2_x1_48_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_21_ins : o3_x2
   port map (
      i0  => not_aux8,
      i1  => not_fsm_d_d_cs(3),
      i2  => no2_x1_48_sig,
      q   => o3_x2_21_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_34_ins : o2_x2
   port map (
      i0  => not_aux8,
      i1  => fsm_d_d_cs(3),
      q   => o2_x2_34_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_41_ins : noa22_x1
   port map (
      i0  => fsm_d_d_cs(1),
      i1  => fsm_d_d_cs(2),
      i2  => fsm_d_d_cs(4),
      nq  => noa22_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

address_3_ins : nao22_x1
   port map (
      i0  => noa22_x1_41_sig,
      i1  => o2_x2_34_sig,
      i2  => o3_x2_21_sig,
      nq  => address(3),
      vdd => vdd,
      vss => vss
   );

a2_x2_45_ins : a2_x2
   port map (
      i0  => not_aux10,
      i1  => not_fsm_e_e_cs(2),
      q   => a2_x2_45_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_49_ins : no2_x1
   port map (
      i0  => fsm_e_e_cs(3),
      i1  => not_fsm_e_e_cs(2),
      nq  => no2_x1_49_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_22_ins : o3_x2
   port map (
      i0  => fsm_e_e_cs(4),
      i1  => no2_x1_49_sig,
      i2  => a2_x2_45_sig,
      q   => o3_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

address_4_ins : ao22_x2
   port map (
      i0  => fsm_e_e_cs(1),
      i1  => not_aux11,
      i2  => o3_x2_22_sig,
      q   => address(4),
      vdd => vdd,
      vss => vss
   );

na2_x1_36_ins : na2_x1
   port map (
      i0  => not_aux14,
      i1  => not_fsm_f_f_cs(4),
      nq  => na2_x1_36_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_21_ins : na3_x1
   port map (
      i0  => aux12,
      i1  => fsm_f_f_cs(3),
      i2  => na2_x1_36_sig,
      nq  => na3_x1_21_sig,
      vdd => vdd,
      vss => vss
   );

o2_x2_35_ins : o2_x2
   port map (
      i0  => not_aux12,
      i1  => fsm_f_f_cs(3),
      q   => o2_x2_35_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_46_ins : a2_x2
   port map (
      i0  => not_aux13,
      i1  => not_fsm_f_f_cs(4),
      q   => a2_x2_46_sig,
      vdd => vdd,
      vss => vss
   );

address_5_ins : nao22_x1
   port map (
      i0  => a2_x2_46_sig,
      i1  => o2_x2_35_sig,
      i2  => na3_x1_21_sig,
      nq  => address(5),
      vdd => vdd,
      vss => vss
   );

no2_x1_50_ins : no2_x1
   port map (
      i0  => not_aux16,
      i1  => not_fsm_g_g_cs(2),
      nq  => no2_x1_50_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_51_ins : no2_x1
   port map (
      i0  => not_aux15,
      i1  => fsm_g_g_cs(2),
      nq  => no2_x1_51_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_23_ins : o3_x2
   port map (
      i0  => fsm_g_g_cs(4),
      i1  => no2_x1_51_sig,
      i2  => no2_x1_50_sig,
      q   => o3_x2_23_sig,
      vdd => vdd,
      vss => vss
   );

address_6_ins : ao22_x2
   port map (
      i0  => fsm_g_g_cs(0),
      i1  => fsm_g_g_cs(1),
      i2  => o3_x2_23_sig,
      q   => address(6),
      vdd => vdd,
      vss => vss
   );

inv_x2_27_ins : inv_x2
   port map (
      i   => not_aux18,
      nq  => inv_x2_27_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_52_ins : no2_x1
   port map (
      i0  => not_aux17,
      i1  => not_fsm_h_h_cs(1),
      nq  => no2_x1_52_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_22_ins : na3_x1
   port map (
      i0  => not_aux19,
      i1  => fsm_h_h_cs(1),
      i2  => not_fsm_h_h_cs(0),
      nq  => na3_x1_22_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_37_ins : na2_x1
   port map (
      i0  => not_aux18,
      i1  => na3_x1_22_sig,
      nq  => na2_x1_37_sig,
      vdd => vdd,
      vss => vss
   );

address_7_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_37_sig,
      i1  => fsm_h_h_cs(3),
      i2  => no2_x1_52_sig,
      i3  => inv_x2_27_sig,
      i4  => not_fsm_h_h_cs(3),
      q   => address(7),
      vdd => vdd,
      vss => vss
   );

na2_x1_38_ins : na2_x1
   port map (
      i0  => not_aux22,
      i1  => not_fsm_a_a_cs(2),
      nq  => na2_x1_38_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_53_ins : no2_x1
   port map (
      i0  => not_aux0,
      i1  => not_aux21,
      nq  => no2_x1_53_sig,
      vdd => vdd,
      vss => vss
   );

na3_x1_23_ins : na3_x1
   port map (
      i0  => no2_x1_53_sig,
      i1  => fsm_a_a_cs(1),
      i2  => na2_x1_38_sig,
      nq  => na3_x1_23_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_39_ins : na2_x1
   port map (
      i0  => not_aux20,
      i1  => not_fsm_a_a_cs(1),
      nq  => na2_x1_39_sig,
      vdd => vdd,
      vss => vss
   );

noa22_x1_42_ins : noa22_x1
   port map (
      i0  => not_fsm_a_a_cs(4),
      i1  => fsm_a_a_cs(0),
      i2  => fsm_a_a_cs(2),
      nq  => noa22_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

data_0_ins : nao22_x1
   port map (
      i0  => noa22_x1_42_sig,
      i1  => na2_x1_39_sig,
      i2  => na3_x1_23_sig,
      nq  => data(0),
      vdd => vdd,
      vss => vss
   );

noa22_x1_43_ins : noa22_x1
   port map (
      i0  => not_fsm_b_b_cs(2),
      i1  => not_aux24,
      i2  => not_fsm_b_b_cs(4),
      nq  => noa22_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_40_ins : na2_x1
   port map (
      i0  => fsm_b_b_cs(1),
      i1  => not_fsm_b_b_cs(2),
      nq  => na2_x1_40_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_17_ins : a3_x2
   port map (
      i0  => not_fsm_b_b_cs(4),
      i1  => fsm_b_b_cs(3),
      i2  => na2_x1_40_sig,
      q   => a3_x2_17_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_47_ins : a2_x2
   port map (
      i0  => not_aux23,
      i1  => fsm_b_b_cs(2),
      q   => a2_x2_47_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_41_ins : na2_x1
   port map (
      i0  => fsm_b_b_cs(1),
      i1  => not_fsm_b_b_cs(4),
      nq  => na2_x1_41_sig,
      vdd => vdd,
      vss => vss
   );

data_1_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_41_sig,
      i1  => a2_x2_47_sig,
      i2  => a3_x2_17_sig,
      i3  => noa22_x1_43_sig,
      i4  => fsm_b_b_cs(0),
      q   => data(1),
      vdd => vdd,
      vss => vss
   );

oa22_x2_22_ins : oa22_x2
   port map (
      i0  => not_fsm_c_c_cs(1),
      i1  => fsm_c_c_cs(2),
      i2  => fsm_c_c_cs(0),
      q   => oa22_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_42_ins : na2_x1
   port map (
      i0  => not_aux25,
      i1  => not_fsm_c_c_cs(2),
      nq  => na2_x1_42_sig,
      vdd => vdd,
      vss => vss
   );

a3_x2_18_ins : a3_x2
   port map (
      i0  => fsm_c_c_cs(3),
      i1  => na2_x1_42_sig,
      i2  => oa22_x2_22_sig,
      q   => a3_x2_18_sig,
      vdd => vdd,
      vss => vss
   );

no3_x1_20_ins : no3_x1
   port map (
      i0  => not_aux220,
      i1  => not_fsm_c_c_cs(2),
      i2  => fsm_c_c_cs(3),
      nq  => no3_x1_20_sig,
      vdd => vdd,
      vss => vss
   );

data_2_ins : o2_x2
   port map (
      i0  => no3_x1_20_sig,
      i1  => a3_x2_18_sig,
      q   => data(2),
      vdd => vdd,
      vss => vss
   );

a3_x2_19_ins : a3_x2
   port map (
      i0  => not_aux26,
      i1  => fsm_d_d_cs(4),
      i2  => not_fsm_d_d_cs(3),
      q   => a3_x2_19_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_54_ins : no2_x1
   port map (
      i0  => not_aux9,
      i1  => fsm_d_d_cs(1),
      nq  => no2_x1_54_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_48_ins : a2_x2
   port map (
      i0  => fsm_d_d_cs(0),
      i1  => fsm_d_d_cs(2),
      q   => a2_x2_48_sig,
      vdd => vdd,
      vss => vss
   );

oa2ao222_x2_22_ins : oa2ao222_x2
   port map (
      i0  => fsm_d_d_cs(4),
      i1  => not_aux29,
      i2  => a2_x2_48_sig,
      i3  => no2_x1_54_sig,
      i4  => not_fsm_d_d_cs(4),
      q   => oa2ao222_x2_22_sig,
      vdd => vdd,
      vss => vss
   );

data_3_ins : oa22_x2
   port map (
      i0  => oa2ao222_x2_22_sig,
      i1  => fsm_d_d_cs(3),
      i2  => a3_x2_19_sig,
      q   => data(3),
      vdd => vdd,
      vss => vss
   );

no2_x1_55_ins : no2_x1
   port map (
      i0  => fsm_e_e_cs(1),
      i1  => aux30,
      nq  => no2_x1_55_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_49_ins : a2_x2
   port map (
      i0  => fsm_e_e_cs(0),
      i1  => not_fsm_e_e_cs(4),
      q   => a2_x2_49_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_56_ins : no2_x1
   port map (
      i0  => not_aux10,
      i1  => not_aux31,
      nq  => no2_x1_56_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_50_ins : a2_x2
   port map (
      i0  => no2_x1_56_sig,
      i1  => fsm_e_e_cs(1),
      q   => a2_x2_50_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_43_ins : na2_x1
   port map (
      i0  => not_aux32,
      i1  => not_fsm_e_e_cs(2),
      nq  => na2_x1_43_sig,
      vdd => vdd,
      vss => vss
   );

data_4_ins : oa2ao222_x2
   port map (
      i0  => na2_x1_43_sig,
      i1  => a2_x2_50_sig,
      i2  => fsm_e_e_cs(2),
      i3  => a2_x2_49_sig,
      i4  => no2_x1_55_sig,
      q   => data(4),
      vdd => vdd,
      vss => vss
   );

inv_x2_28_ins : inv_x2
   port map (
      i   => fsm_f_f_cs(3),
      nq  => inv_x2_28_sig,
      vdd => vdd,
      vss => vss
   );

a4_x2_9_ins : a4_x2
   port map (
      i0  => fsm_f_f_cs(2),
      i1  => inv_x2_28_sig,
      i2  => fsm_f_f_cs(4),
      i3  => aux12,
      q   => a4_x2_9_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_29_ins : inv_x2
   port map (
      i   => not_aux164,
      nq  => inv_x2_29_sig,
      vdd => vdd,
      vss => vss
   );

oa2a2a23_x2_4_ins : oa2a2a23_x2
   port map (
      i0  => fsm_f_f_cs(2),
      i1  => not_aux34,
      i2  => inv_x2_29_sig,
      i3  => fsm_f_f_cs(0),
      i4  => not_fsm_f_f_cs(4),
      i5  => not_aux33,
      q   => oa2a2a23_x2_4_sig,
      vdd => vdd,
      vss => vss
   );

data_5_ins : oa22_x2
   port map (
      i0  => oa2a2a23_x2_4_sig,
      i1  => fsm_f_f_cs(3),
      i2  => a4_x2_9_sig,
      q   => data(5),
      vdd => vdd,
      vss => vss
   );

no2_x1_57_ins : no2_x1
   port map (
      i0  => not_aux36,
      i1  => fsm_g_g_cs(2),
      nq  => no2_x1_57_sig,
      vdd => vdd,
      vss => vss
   );

o4_x2_8_ins : o4_x2
   port map (
      i0  => fsm_g_g_cs(4),
      i1  => not_aux35,
      i2  => not_fsm_g_g_cs(3),
      i3  => no2_x1_57_sig,
      q   => o4_x2_8_sig,
      vdd => vdd,
      vss => vss
   );

no2_x1_58_ins : no2_x1
   port map (
      i0  => not_aux37,
      i1  => fsm_g_g_cs(0),
      nq  => no2_x1_58_sig,
      vdd => vdd,
      vss => vss
   );

o3_x2_24_ins : o3_x2
   port map (
      i0  => not_aux39,
      i1  => not_fsm_g_g_cs(4),
      i2  => no2_x1_58_sig,
      q   => o3_x2_24_sig,
      vdd => vdd,
      vss => vss
   );

data_6_ins : na2_x1
   port map (
      i0  => o3_x2_24_sig,
      i1  => o4_x2_8_sig,
      nq  => data(6),
      vdd => vdd,
      vss => vss
   );

ao22_x2_25_ins : ao22_x2
   port map (
      i0  => fsm_h_h_cs(0),
      i1  => not_aux42,
      i2  => fsm_h_h_cs(3),
      q   => ao22_x2_25_sig,
      vdd => vdd,
      vss => vss
   );

inv_x2_30_ins : inv_x2
   port map (
      i   => not_aux41,
      nq  => inv_x2_30_sig,
      vdd => vdd,
      vss => vss
   );

a2_x2_51_ins : a2_x2
   port map (
      i0  => not_fsm_h_h_cs(4),
      i1  => not_fsm_h_h_cs(1),
      q   => a2_x2_51_sig,
      vdd => vdd,
      vss => vss
   );

na2_x1_44_ins : na2_x1
   port map (
      i0  => not_fsm_h_h_cs(0),
      i1  => not_fsm_h_h_cs(1),
      nq  => na2_x1_44_sig,
      vdd => vdd,
      vss => vss
   );

data_7_ins : oa3ao322_x2
   port map (
      i0  => na2_x1_44_sig,
      i1  => not_fsm_h_h_cs(3),
      i2  => not_aux40,
      i3  => fsm_h_h_cs(2),
      i4  => a2_x2_51_sig,
      i5  => inv_x2_30_sig,
      i6  => ao22_x2_25_sig,
      q   => data(7),
      vdd => vdd,
      vss => vss
   );

error_f_ins : a3_x2
   port map (
      i0  => not_aux21,
      i1  => not_fsm_a_a_cs(0),
      i2  => aux165,
      q   => error_f,
      vdd => vdd,
      vss => vss
   );


end structural;
