#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Dec 15 16:38:33 2020
# Process ID: 18768
# Log file: D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap6Exp/work/planAhead_run_1/planAhead.log
# Journal file: D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap6Exp/work/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap6Exp/work/pa.fromNetlist.tcl
# create_project -name exp7 -dir "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap6Exp/work/planAhead_run_2" -part xc7k325tfbg676-2L
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap6Exp/work/mips_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap6Exp/work} }
# set_property target_constrs_file "mips_top.ucf" [current_fileset -constrset]
Adding file 'D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap6Exp/work/mips_top.ucf' to fileset 'constrs_1'
# add_files [list {mips_top.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7k325tfbg676-2L
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design mips_top.ngc ...
WARNING:NetListWriters:298 - No output is written to mips_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus row_addr[6 : 0] on block vga_debug is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   current_display_reg_addr[7]_GND_23_o_select_58_OUT[52 : 0] on block vga_debug
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus strdata[52 : 0] on block vga_debug is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_n0125[6:0]_cy[3 : 0] on block
   vga_debug is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_n0121[7:0]_cy[4 : 0] on block
   vga_debug is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus led[15]_inv_16_OUT<15 : 0> on block
   display is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus out<30 : 0> on block inst_rom is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus _n0011<30 : 0> on block inst_rom is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus inst_data_exe<30 : 0> on block datapath
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus inst_data_mem<30 : 0> on block datapath
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Mmux__n03041_rs_A<14 : 2> on block
   datapath is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus inst_data<31 : 0> on block mips is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus btn_x[4]_result[19]_select_18_OUT<19 :
   16> on block btn_scan is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus btn<19 : 16> on block mips_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus btn_step_inv_3_OUT<15 : 0> on block
   mips_top is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file mips_top.edif ...
ngc2edif: Total memory usage is 4327596 kilobytes

Parsing EDIF File [./planAhead_run_2/exp7.data/cache/mips_top_ngc_zx.edif]
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See D:/AAuniversityTasks/CSComputerArch/TRUECourse/chap6Exp/work\planAhead_pid18768.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Dec 15 16:39:05 2020...
INFO: [Common 17-83] Releasing license: PlanAhead
