#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Feb 11 22:03:53 2024
# Process ID: 24712
# Current directory: S:/Documents/ENSC452/Milestone0/audio_recorder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent35628 S:\Documents\ENSC452\Milestone0\audio_recorder\audio_recorder.xpr
# Log file: S:/Documents/ENSC452/Milestone0/audio_recorder/vivado.log
# Journal file: S:/Documents/ENSC452/Milestone0/audio_recorder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project S:/Documents/ENSC452/Milestone0/audio_recorder/audio_recorder.xpr
update_compile_order -fileset sources_1
open_bd_design {S:/Documents/ENSC452/Milestone0/audio_recorder/audio_recorder.srcs/sources_1/bd/audio_recorder/audio_recorder.bd}
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {200.000000}] [get_bd_cells processing_system7_0]
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
reset_run audio_recorder_rst_ps7_0_100M_0_synth_1
reset_run audio_recorder_processing_system7_0_0_synth_1
reset_run audio_recorder_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_run impl_1
open_bd_design {S:/Documents/ENSC452/Milestone0/audio_recorder/audio_recorder.srcs/sources_1/bd/audio_recorder/audio_recorder.bd}
set_property offset 0x4FFF0000 [get_bd_addr_segs {processing_system7_0/Data/SEG_zed_audio_ctrl_0_reg0}]
set_property offset 0x4FFE0000 [get_bd_addr_segs {processing_system7_0/Data/SEG_zed_audio_ctrl_0_reg0}]
set_property offset 0x4FFF0000 [get_bd_addr_segs {processing_system7_0/Data/SEG_zed_audio_ctrl_0_reg0}]
set_property offset 0x41220000 [get_bd_addr_segs {processing_system7_0/Data/SEG_zed_audio_ctrl_0_reg0}]
startgroup
set_property -dict [list CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
connect_bd_net [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins axi_gpio_1/ip2intc_irpt]
save_bd_design
reset_run synth_1
reset_run audio_recorder_processing_system7_0_0_synth_1
reset_run audio_recorder_axi_gpio_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file S:/Documents/ENSC452/Milestone0/audio_recorder/audio_recorder_wrapper.xsa
open_run synth_1 -name synth_1
current_design impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] S:/Documents/ENSC452/Milestone0/audio_recorder/audio_recorder.srcs/sources_1/bd/audio_recorder/audio_recorder.bd]
refresh_design
write_hw_platform -fixed -include_bit -force -file S:/Documents/ENSC452/Milestone0/audio_recorder/audio_recorder_wrapper.xsa
open_bd_design {S:/Documents/ENSC452/Milestone0/audio_recorder/audio_recorder.srcs/sources_1/bd/audio_recorder/audio_recorder.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
delete_bd_objs [get_bd_nets axi_gpio_1_ip2intc_irpt]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
connect_bd_net [get_bd_pins axi_gpio_1/ip2intc_irpt] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins axi_gpio_1/ip2intc_irpt] [get_bd_pins xlconcat_0/In0]
validate_bd_design
save_bd_design
reset_run synth_1
reset_run audio_recorder_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file S:/Documents/ENSC452/Milestone0/audio_recorder/audio_recorder_wrapper.xsa
delete_bd_objs [get_bd_nets axi_gpio_1_ip2intc_irpt] [get_bd_nets xlconcat_0_dout] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins axi_gpio_1/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_intf_nets processing_system7_0_IIC_0] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_nets axi_gpio_1_ip2intc_irpt] [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_gpio_1_GPIO] [get_bd_intf_nets axi_gpio_1_GPIO2] [get_bd_cells axi_gpio_1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_nets zed_audio_ctrl_0_BCLK] [get_bd_nets zed_audio_ctrl_0_LRCLK] [get_bd_nets SDATA_I_0_1] [get_bd_nets zed_audio_ctrl_0_SDATA_O] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_nets rst_ps7_0_100M_peripheral_aresetn] [get_bd_cells zed_audio_ctrl_0]
delete_bd_objs [get_bd_cells rst_ps7_0_100M]
delete_bd_objs [get_bd_ports SDATA_I]
delete_bd_objs [get_bd_ports SDATA_O]
delete_bd_objs [get_bd_ports BCLK]
delete_bd_objs [get_bd_ports LRCLK]
delete_bd_objs [get_bd_intf_ports sws_8bits]
delete_bd_objs [get_bd_intf_ports btns_5bits]
delete_bd_objs [get_bd_intf_ports GPIO]
delete_bd_objs [get_bd_ports FCLK_CLK1]
delete_bd_objs [get_bd_intf_ports IIC_0]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
delete_bd_objs [get_bd_intf_ports DDR]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_EN_CLK1_PORT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
undo
undo
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_controller:1.0 led_controller_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/led_controller_0/S00_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins led_controller_0/S00_AXI]
startgroup
make_bd_pins_external  [get_bd_pins led_controller_0/LEDs_out]
endgroup
set_property name LEDs_out [get_bd_ports LEDs_out_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:zed_audio_ctrl:1.0 zed_audio_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/zed_audio_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zed_audio_ctrl_0/S_AXI]
startgroup
make_bd_pins_external  [get_bd_pins zed_audio_ctrl_0/SDATA_I] [get_bd_pins zed_audio_ctrl_0/LRCLK] [get_bd_pins zed_audio_ctrl_0/BCLK] [get_bd_pins zed_audio_ctrl_0/SDATA_O]
endgroup
set_property name BCLK [get_bd_ports BCLK_0]
set_property name LRCLK [get_bd_ports LRCLK_0]
set_property name SDATA_O [get_bd_ports SDATA_O_0]
set_property name SDATA_I [get_bd_ports SDATA_I_0]
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {10.000000} CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_EN_CLK1_PORT {1} CONFIG.PCW_IRQ_F2P_INTR {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK1]
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/IIC_0]
endgroup
set_property name IIC_0 [get_bd_intf_ports IIC_0_0]
set_property name FCLK_CLK1 [get_bd_ports FCLK_CLK1_0]
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {2}] [get_bd_cells axi_gpio_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
set_property name GPIO [get_bd_intf_ports GPIO_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_5bits ( Push buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {sws_8bits ( DIP switches ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_1/GPIO2]
endgroup
connect_bd_net [get_bd_pins axi_gpio_1/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
