

================================================================
== Vivado HLS Report for 'poly_Sq_tobytes'
================================================================
* Date:           Mon Aug 24 20:10:19 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru09
* Solution:       Keypair
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.327|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1531|  1531|  1531|  1531|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1512|  1512|        24|          -|          -|    63|    no    |
        | + Loop 1.1  |    16|    16|         2|          -|          -|     8|    no    |
        |- Loop 2     |     8|     8|         2|          -|          -|     4|    no    |
        |- Loop 3     |     4|     4|         1|          -|          -|     4|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     381|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     422|
|Register         |        -|      -|     124|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     124|     803|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+---------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------+---------+---+----+------+-----+------+-------------+
    |t_U    |poly_Sq_tobytes_1_t  |        1|  0|   0|     8|   16|     1|          128|
    +-------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                     |        1|  0|   0|     8|   16|     1|          128|
    +-------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |j_3_fu_560_p2        |     +    |      0|  0|  13|           4|           1|
    |j_4_fu_970_p2        |     +    |      0|  0|  13|           4|           1|
    |next_mul_fu_524_p2   |     +    |      0|  0|  17|          10|           4|
    |tmp_101_fu_707_p2    |     +    |      0|  0|  17|           3|          10|
    |tmp_104_fu_737_p2    |     +    |      0|  0|  17|           3|          10|
    |tmp_107_fu_776_p2    |     +    |      0|  0|  17|           3|          10|
    |tmp_110_fu_798_p2    |     +    |      0|  0|  17|           3|          10|
    |tmp_113_fu_853_p2    |     +    |      0|  0|  17|           4|          10|
    |tmp_117_fu_893_p2    |     +    |      0|  0|  17|           4|          10|
    |tmp_120_fu_914_p2    |     +    |      0|  0|  17|           4|          10|
    |tmp_122_fu_566_p2    |     +    |      0|  0|  16|           9|           9|
    |tmp_88_fu_931_p2     |     +    |      0|  0|  12|           3|           1|
    |tmp_89_fu_536_p2     |     +    |      0|  0|  15|           6|           1|
    |tmp_92_fu_620_p2     |     +    |      0|  0|  17|           1|          10|
    |tmp_95_fu_659_p2     |     +    |      0|  0|  17|           2|          10|
    |tmp_98_fu_670_p2     |     +    |      0|  0|  17|           2|          10|
    |exitcond1_fu_925_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_554_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond3_fu_530_p2  |   icmp   |      0|  0|  11|           6|           2|
    |exitcond_fu_959_p2   |   icmp   |      0|  0|  11|           4|           5|
    |tmp_103_fu_730_p2    |    or    |      0|  0|   8|           8|           8|
    |tmp_106_fu_770_p2    |    or    |      0|  0|   8|           8|           8|
    |tmp_116_fu_886_p2    |    or    |      0|  0|   8|           8|           8|
    |tmp_127_fu_988_p2    |    or    |      0|  0|   8|           8|           8|
    |tmp_131_fu_1041_p2   |    or    |      0|  0|   8|           8|           8|
    |tmp_133_fu_1069_p2   |    or    |      0|  0|   8|           8|           8|
    |tmp_61_fu_693_p2     |    or    |      0|  0|   6|           6|           6|
    |tmp_68_fu_831_p2     |    or    |      0|  0|   7|           7|           7|
    |tmp_75_fu_1006_p2    |    or    |      0|  0|   6|           6|           6|
    |tmp_91_fu_613_p2     |    or    |      0|  0|   8|           8|           8|
    |tmp_94_fu_653_p2     |    or    |      0|  0|   8|           8|           8|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 381|         165|         216|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |a_coeffs_address0  |  15|          3|    9|         27|
    |ap_NS_fsm          |  89|         18|    1|         18|
    |i_reg_425          |   9|          2|    6|         12|
    |j_1_reg_460        |   9|          2|    3|          6|
    |j_2_reg_472        |   9|          2|    4|          8|
    |j_reg_448          |   9|          2|    4|          8|
    |phi_mul_reg_436    |   9|          2|   10|         20|
    |r_address0         |  47|         10|   10|        100|
    |r_address1         |  44|          9|   10|         90|
    |r_d0               |  47|         10|    8|         80|
    |r_d1               |  41|          8|    8|         64|
    |t_address0         |  41|          8|    3|         24|
    |t_address1         |  38|          7|    3|         21|
    |t_d0               |  15|          3|   16|         48|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 422|         86|   95|        526|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  17|   0|   17|          0|
    |i_reg_425          |   6|   0|    6|          0|
    |j_1_reg_460        |   3|   0|    3|          0|
    |j_2_reg_472        |   4|   0|    4|          0|
    |j_3_reg_1144       |   4|   0|    4|          0|
    |j_reg_448          |   4|   0|    4|          0|
    |next_mul_reg_1123  |  10|   0|   10|          0|
    |phi_mul_reg_436    |  10|   0|   10|          0|
    |tmp_119_reg_1174   |   8|   0|    8|          0|
    |tmp_145_reg_1200   |   5|   0|    5|          0|
    |tmp_146_reg_1210   |   2|   0|    2|          0|
    |tmp_147_reg_1215   |   5|   0|    5|          0|
    |tmp_44_reg_1154    |   8|   0|    8|          0|
    |tmp_53_reg_1164    |   8|   0|    8|          0|
    |tmp_57_reg_1159    |   6|   0|    6|          0|
    |tmp_65_reg_1169    |   7|   0|    7|          0|
    |tmp_76_reg_1205    |   2|   0|    2|          0|
    |tmp_88_reg_1182    |   3|   0|    3|          0|
    |tmp_89_reg_1131    |   6|   0|    6|          0|
    |tmp_reg_1136       |   6|   0|    9|          3|
    +-------------------+----+----+-----+-----------+
    |Total              | 124|   0|  127|          3|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_start           |  in |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_done            | out |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_idle            | out |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_ready           | out |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|r_address0         | out |   10|  ap_memory |        r        |     array    |
|r_ce0              | out |    1|  ap_memory |        r        |     array    |
|r_we0              | out |    1|  ap_memory |        r        |     array    |
|r_d0               | out |    8|  ap_memory |        r        |     array    |
|r_address1         | out |   10|  ap_memory |        r        |     array    |
|r_ce1              | out |    1|  ap_memory |        r        |     array    |
|r_we1              | out |    1|  ap_memory |        r        |     array    |
|r_d1               | out |    8|  ap_memory |        r        |     array    |
|a_coeffs_address0  | out |    9|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_ce0       | out |    1|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_q0        |  in |   16|  ap_memory |     a_coeffs    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	11  / (exitcond3)
3 --> 
	4  / (!exitcond2)
	5  / (exitcond2)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
	12  / (!exitcond1)
	13  / (exitcond1)
12 --> 
	11  / true
13 --> 
	14  / (exitcond)
	13  / (!exitcond)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 18 [1/1] (1.75ns)   --->   "%t = alloca [8 x i16], align 16" [packq.c:6]   --->   Operation 18 'alloca' 't' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%t_addr = getelementptr inbounds [8 x i16]* %t, i64 0, i64 0" [packq.c:13]   --->   Operation 19 'getelementptr' 't_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%t_addr_1 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 1" [packq.c:14]   --->   Operation 20 'getelementptr' 't_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%t_addr_2 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 2" [packq.c:15]   --->   Operation 21 'getelementptr' 't_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%t_addr_3 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 3" [packq.c:17]   --->   Operation 22 'getelementptr' 't_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%t_addr_4 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 4" [packq.c:18]   --->   Operation 23 'getelementptr' 't_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%t_addr_5 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 5" [packq.c:19]   --->   Operation 24 'getelementptr' 't_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%t_addr_6 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 6" [packq.c:21]   --->   Operation 25 'getelementptr' 't_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%t_addr_7 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 7" [packq.c:22]   --->   Operation 26 'getelementptr' 't_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "br label %1" [packq.c:8]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i6 [ 0, %0 ], [ %tmp_89, %3 ]" [packq.c:8]   --->   Operation 28 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %next_mul, %3 ]"   --->   Operation 29 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.74ns)   --->   "%next_mul = add i10 %phi_mul, 11"   --->   Operation 30 'add' 'next_mul' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.22ns)   --->   "%exitcond3 = icmp eq i6 %i, -1" [packq.c:8]   --->   Operation 31 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 63, i64 63, i64 63)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.60ns)   --->   "%tmp_89 = add i6 %i, 1" [packq.c:8]   --->   Operation 33 'add' 'tmp_89' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader4.preheader, label %.preheader5.preheader" [packq.c:8]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i, i3 0)" [packq.c:11]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.35ns)   --->   "br label %.preheader5" [packq.c:10]   --->   Operation 36 'br' <Predicate = (!exitcond3)> <Delay = 1.35>
ST_2 : Operation 37 [1/1] (1.35ns)   --->   "br label %.preheader4" [packq.c:26]   --->   Operation 37 'br' <Predicate = (exitcond3)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.50>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%j = phi i4 [ %j_3, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 38 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j_cast6 = zext i4 %j to i9" [packq.c:10]   --->   Operation 39 'zext' 'j_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.21ns)   --->   "%exitcond2 = icmp eq i4 %j, -8" [packq.c:10]   --->   Operation 40 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 41 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.49ns)   --->   "%j_3 = add i4 %j, 1" [packq.c:10]   --->   Operation 42 'add' 'j_3' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %3, label %2" [packq.c:10]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.73ns)   --->   "%tmp_122 = add i9 %tmp, %j_cast6" [packq.c:11]   --->   Operation 44 'add' 'tmp_122' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_124 = zext i9 %tmp_122 to i64" [packq.c:11]   --->   Operation 45 'zext' 'tmp_124' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%a_coeffs_addr_2 = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_124" [packq.c:11]   --->   Operation 46 'getelementptr' 'a_coeffs_addr_2' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 47 [2/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [packq.c:11]   --->   Operation 47 'load' 'a_coeffs_load_2' <Predicate = (!exitcond2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 48 [2/2] (1.75ns)   --->   "%t_load = load i16* %t_addr, align 16" [packq.c:13]   --->   Operation 48 'load' 't_load' <Predicate = (exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_3 : Operation 49 [2/2] (1.75ns)   --->   "%t_load_1 = load i16* %t_addr_1, align 2" [packq.c:14]   --->   Operation 49 'load' 't_load_1' <Predicate = (exitcond2)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 4.52>
ST_4 : Operation 50 [1/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [packq.c:11]   --->   Operation 50 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_125 = zext i4 %j to i64" [packq.c:11]   --->   Operation 51 'zext' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%t_addr_9 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 %tmp_125" [packq.c:11]   --->   Operation 52 'getelementptr' 't_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.75ns)   --->   "store i16 %a_coeffs_load_2, i16* %t_addr_9, align 2" [packq.c:11]   --->   Operation 53 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader5" [packq.c:10]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.32>
ST_5 : Operation 55 [1/2] (1.75ns)   --->   "%t_load = load i16* %t_addr, align 16" [packq.c:13]   --->   Operation 55 'load' 't_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_123 = trunc i16 %t_load to i8" [packq.c:13]   --->   Operation 56 'trunc' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_90 = zext i10 %phi_mul to i64" [packq.c:13]   --->   Operation 57 'zext' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%r_addr_23 = getelementptr [699 x i8]* %r, i64 0, i64 %tmp_90" [packq.c:13]   --->   Operation 58 'getelementptr' 'r_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.77ns)   --->   "store i8 %tmp_123, i8* %r_addr_23, align 1" [packq.c:13]   --->   Operation 59 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 60 [1/2] (1.75ns)   --->   "%t_load_1 = load i16* %t_addr_1, align 2" [packq.c:14]   --->   Operation 60 'load' 't_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load, i32 8, i32 15)" [packq.c:13]   --->   Operation 61 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_135 = trunc i16 %t_load_1 to i5" [packq.c:14]   --->   Operation 62 'trunc' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_135, i3 0)" [packq.c:14]   --->   Operation 63 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.80ns)   --->   "%tmp_91 = or i8 %tmp_42, %tmp_41" [packq.c:14]   --->   Operation 64 'or' 'tmp_91' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.74ns)   --->   "%tmp_92 = add i10 1, %phi_mul" [packq.c:14]   --->   Operation 65 'add' 'tmp_92' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_93 = zext i10 %tmp_92 to i64" [packq.c:14]   --->   Operation 66 'zext' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%r_addr_17 = getelementptr [699 x i8]* %r, i64 0, i64 %tmp_93" [packq.c:14]   --->   Operation 67 'getelementptr' 'r_addr_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (2.77ns)   --->   "store i8 %tmp_91, i8* %r_addr_17, align 1" [packq.c:14]   --->   Operation 68 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 69 [2/2] (1.75ns)   --->   "%t_load_2 = load i16* %t_addr_2, align 4" [packq.c:15]   --->   Operation 69 'load' 't_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_1, i32 5, i32 12)" [packq.c:14]   --->   Operation 70 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 5.32>
ST_6 : Operation 71 [1/2] (1.75ns)   --->   "%t_load_2 = load i16* %t_addr_2, align 4" [packq.c:15]   --->   Operation 71 'load' 't_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_137 = trunc i16 %t_load_2 to i2" [packq.c:15]   --->   Operation 72 'trunc' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_137, i6 0)" [packq.c:15]   --->   Operation 73 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.80ns)   --->   "%tmp_94 = or i8 %tmp_45, %tmp_44" [packq.c:15]   --->   Operation 74 'or' 'tmp_94' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (1.74ns)   --->   "%tmp_95 = add i10 2, %phi_mul" [packq.c:15]   --->   Operation 75 'add' 'tmp_95' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_96 = zext i10 %tmp_95 to i64" [packq.c:15]   --->   Operation 76 'zext' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%r_addr_24 = getelementptr [699 x i8]* %r, i64 0, i64 %tmp_96" [packq.c:15]   --->   Operation 77 'getelementptr' 'r_addr_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.77ns)   --->   "store i8 %tmp_94, i8* %r_addr_24, align 1" [packq.c:15]   --->   Operation 78 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_2, i32 2, i32 9)" [packq.c:16]   --->   Operation 79 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.74ns)   --->   "%tmp_98 = add i10 3, %phi_mul" [packq.c:16]   --->   Operation 80 'add' 'tmp_98' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_99 = zext i10 %tmp_98 to i64" [packq.c:16]   --->   Operation 81 'zext' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%r_addr_25 = getelementptr [699 x i8]* %r, i64 0, i64 %tmp_99" [packq.c:16]   --->   Operation 82 'getelementptr' 'r_addr_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (2.77ns)   --->   "store i8 %tmp_97, i8* %r_addr_25, align 1" [packq.c:16]   --->   Operation 83 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 84 [2/2] (1.75ns)   --->   "%t_load_3 = load i16* %t_addr_3, align 2" [packq.c:17]   --->   Operation 84 'load' 't_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_57 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %t_load_2, i32 10, i32 15)" [packq.c:15]   --->   Operation 85 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (1.75ns)   --->   "%t_load_4 = load i16* %t_addr_4, align 8" [packq.c:18]   --->   Operation 86 'load' 't_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 7 <SV = 5> <Delay = 5.32>
ST_7 : Operation 87 [1/2] (1.75ns)   --->   "%t_load_3 = load i16* %t_addr_3, align 2" [packq.c:17]   --->   Operation 87 'load' 't_load_3' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_138 = trunc i16 %t_load_3 to i5" [packq.c:17]   --->   Operation 88 'trunc' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_60 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_138, i1 false)" [packq.c:17]   --->   Operation 89 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.78ns)   --->   "%tmp_61 = or i6 %tmp_60, %tmp_57" [packq.c:17]   --->   Operation 90 'or' 'tmp_61' <Predicate = true> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_62 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %t_load_3, i32 5, i32 6)" [packq.c:17]   --->   Operation 91 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_62, i6 %tmp_61)" [packq.c:17]   --->   Operation 92 'bitconcatenate' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (1.74ns)   --->   "%tmp_101 = add i10 4, %phi_mul" [packq.c:17]   --->   Operation 93 'add' 'tmp_101' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_102 = zext i10 %tmp_101 to i64" [packq.c:17]   --->   Operation 94 'zext' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%r_addr_26 = getelementptr [699 x i8]* %r, i64 0, i64 %tmp_102" [packq.c:17]   --->   Operation 95 'getelementptr' 'r_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (2.77ns)   --->   "store i8 %tmp_100, i8* %r_addr_26, align 1" [packq.c:17]   --->   Operation 96 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 97 [1/2] (1.75ns)   --->   "%t_load_4 = load i16* %t_addr_4, align 8" [packq.c:18]   --->   Operation 97 'load' 't_load_4' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_3, i32 7, i32 14)" [packq.c:17]   --->   Operation 98 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_139 = trunc i16 %t_load_4 to i4" [packq.c:18]   --->   Operation 99 'trunc' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_139, i4 0)" [packq.c:18]   --->   Operation 100 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.80ns)   --->   "%tmp_103 = or i8 %tmp_51, %tmp_50" [packq.c:18]   --->   Operation 101 'or' 'tmp_103' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (1.74ns)   --->   "%tmp_104 = add i10 5, %phi_mul" [packq.c:18]   --->   Operation 102 'add' 'tmp_104' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_105 = zext i10 %tmp_104 to i64" [packq.c:18]   --->   Operation 103 'zext' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%r_addr_27 = getelementptr [699 x i8]* %r, i64 0, i64 %tmp_105" [packq.c:18]   --->   Operation 104 'getelementptr' 'r_addr_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (2.77ns)   --->   "store i8 %tmp_103, i8* %r_addr_27, align 1" [packq.c:18]   --->   Operation 105 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 106 [2/2] (1.75ns)   --->   "%t_load_5 = load i16* %t_addr_5, align 2" [packq.c:19]   --->   Operation 106 'load' 't_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_4, i32 4, i32 11)" [packq.c:18]   --->   Operation 107 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>

State 8 <SV = 6> <Delay = 5.32>
ST_8 : Operation 108 [1/2] (1.75ns)   --->   "%t_load_5 = load i16* %t_addr_5, align 2" [packq.c:19]   --->   Operation 108 'load' 't_load_5' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_140 = trunc i16 %t_load_5 to i1" [packq.c:19]   --->   Operation 109 'trunc' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_140, i7 0)" [packq.c:19]   --->   Operation 110 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.80ns)   --->   "%tmp_106 = or i8 %tmp_54, %tmp_53" [packq.c:19]   --->   Operation 111 'or' 'tmp_106' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (1.74ns)   --->   "%tmp_107 = add i10 6, %phi_mul" [packq.c:19]   --->   Operation 112 'add' 'tmp_107' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_108 = zext i10 %tmp_107 to i64" [packq.c:19]   --->   Operation 113 'zext' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%r_addr_28 = getelementptr [699 x i8]* %r, i64 0, i64 %tmp_108" [packq.c:19]   --->   Operation 114 'getelementptr' 'r_addr_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (2.77ns)   --->   "store i8 %tmp_106, i8* %r_addr_28, align 1" [packq.c:19]   --->   Operation 115 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_5, i32 1, i32 8)" [packq.c:20]   --->   Operation 116 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (1.74ns)   --->   "%tmp_110 = add i10 7, %phi_mul" [packq.c:20]   --->   Operation 117 'add' 'tmp_110' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_111 = zext i10 %tmp_110 to i64" [packq.c:20]   --->   Operation 118 'zext' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%r_addr_29 = getelementptr [699 x i8]* %r, i64 0, i64 %tmp_111" [packq.c:20]   --->   Operation 119 'getelementptr' 'r_addr_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (2.77ns)   --->   "store i8 %tmp_109, i8* %r_addr_29, align 1" [packq.c:20]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 121 [2/2] (1.75ns)   --->   "%t_load_6 = load i16* %t_addr_6, align 4" [packq.c:21]   --->   Operation 121 'load' 't_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_65 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %t_load_5, i32 9, i32 15)" [packq.c:19]   --->   Operation 122 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [2/2] (1.75ns)   --->   "%t_load_7 = load i16* %t_addr_7, align 2" [packq.c:22]   --->   Operation 123 'load' 't_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 9 <SV = 7> <Delay = 5.32>
ST_9 : Operation 124 [1/2] (1.75ns)   --->   "%t_load_6 = load i16* %t_addr_6, align 4" [packq.c:21]   --->   Operation 124 'load' 't_load_6' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_141 = trunc i16 %t_load_6 to i5" [packq.c:21]   --->   Operation 125 'trunc' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_67 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_141, i2 0)" [packq.c:21]   --->   Operation 126 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.80ns)   --->   "%tmp_68 = or i7 %tmp_67, %tmp_65" [packq.c:21]   --->   Operation 127 'or' 'tmp_68' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_142 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %t_load_6, i32 5)" [packq.c:21]   --->   Operation 128 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_112 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %tmp_142, i7 %tmp_68)" [packq.c:21]   --->   Operation 129 'bitconcatenate' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (1.74ns)   --->   "%tmp_113 = add i10 8, %phi_mul" [packq.c:21]   --->   Operation 130 'add' 'tmp_113' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_114 = zext i10 %tmp_113 to i64" [packq.c:21]   --->   Operation 131 'zext' 'tmp_114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%r_addr_30 = getelementptr [699 x i8]* %r, i64 0, i64 %tmp_114" [packq.c:21]   --->   Operation 132 'getelementptr' 'r_addr_30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (2.77ns)   --->   "store i8 %tmp_112, i8* %r_addr_30, align 1" [packq.c:21]   --->   Operation 133 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 134 [1/2] (1.75ns)   --->   "%t_load_7 = load i16* %t_addr_7, align 2" [packq.c:22]   --->   Operation 134 'load' 't_load_7' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_143 = trunc i16 %t_load_7 to i3" [packq.c:22]   --->   Operation 135 'trunc' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_115 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_143, i5 0)" [packq.c:22]   --->   Operation 136 'bitconcatenate' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_6, i32 6, i32 13)" [packq.c:21]   --->   Operation 137 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.80ns)   --->   "%tmp_116 = or i8 %tmp_115, %tmp_58" [packq.c:22]   --->   Operation 138 'or' 'tmp_116' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (1.74ns)   --->   "%tmp_117 = add i10 9, %phi_mul" [packq.c:22]   --->   Operation 139 'add' 'tmp_117' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_118 = zext i10 %tmp_117 to i64" [packq.c:22]   --->   Operation 140 'zext' 'tmp_118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%r_addr_31 = getelementptr [699 x i8]* %r, i64 0, i64 %tmp_118" [packq.c:22]   --->   Operation 141 'getelementptr' 'r_addr_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (2.77ns)   --->   "store i8 %tmp_116, i8* %r_addr_31, align 1" [packq.c:22]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_7, i32 3, i32 10)" [packq.c:23]   --->   Operation 143 'partselect' 'tmp_119' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 4.52>
ST_10 : Operation 144 [1/1] (1.74ns)   --->   "%tmp_120 = add i10 10, %phi_mul" [packq.c:23]   --->   Operation 144 'add' 'tmp_120' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_121 = zext i10 %tmp_120 to i64" [packq.c:23]   --->   Operation 145 'zext' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%r_addr_32 = getelementptr [699 x i8]* %r, i64 0, i64 %tmp_121" [packq.c:23]   --->   Operation 146 'getelementptr' 'r_addr_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (2.77ns)   --->   "store i8 %tmp_119, i8* %r_addr_32, align 1" [packq.c:23]   --->   Operation 147 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "br label %1" [packq.c:8]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 2> <Delay = 2.77>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%j_1 = phi i3 [ %tmp_88, %4 ], [ 0, %.preheader4.preheader ]" [packq.c:26]   --->   Operation 149 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (1.00ns)   --->   "%exitcond1 = icmp eq i3 %j_1, -4" [packq.c:26]   --->   Operation 150 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 151 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (1.34ns)   --->   "%tmp_88 = add i3 %j_1, 1" [packq.c:26]   --->   Operation 152 'add' 'tmp_88' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %4" [packq.c:26]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %j_1)" [packq.c:27]   --->   Operation 154 'bitconcatenate' 'tmp_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_cast9 = sext i4 %tmp_11 to i9" [packq.c:27]   --->   Operation 155 'sext' 'tmp_cast9' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_s = zext i9 %tmp_cast9 to i64" [packq.c:27]   --->   Operation 156 'zext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [509 x i16]* %a_coeffs, i64 0, i64 %tmp_s" [packq.c:27]   --->   Operation 157 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_11 : Operation 158 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [packq.c:27]   --->   Operation 158 'load' 'a_coeffs_load' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_11 : Operation 159 [1/1] (1.35ns)   --->   "br label %.preheader" [packq.c:28]   --->   Operation 159 'br' <Predicate = (exitcond1)> <Delay = 1.35>

State 12 <SV = 3> <Delay = 4.52>
ST_12 : Operation 160 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [packq.c:27]   --->   Operation 160 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_87 = zext i3 %j_1 to i64" [packq.c:27]   --->   Operation 161 'zext' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%t_addr_8 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 %tmp_87" [packq.c:27]   --->   Operation 162 'getelementptr' 't_addr_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (1.75ns)   --->   "store i16 %a_coeffs_load, i16* %t_addr_8, align 2" [packq.c:27]   --->   Operation 163 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "br label %.preheader4" [packq.c:26]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 3> <Delay = 1.75>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%j_2 = phi i4 [ %j_4, %5 ], [ 4, %.preheader.preheader ]"   --->   Operation 165 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 166 [1/1] (1.21ns)   --->   "%exitcond = icmp eq i4 %j_2, -8" [packq.c:28]   --->   Operation 166 'icmp' 'exitcond' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 167 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %5" [packq.c:28]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_134 = zext i4 %j_2 to i64" [packq.c:29]   --->   Operation 169 'zext' 'tmp_134' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%t_addr_10 = getelementptr inbounds [8 x i16]* %t, i64 0, i64 %tmp_134" [packq.c:29]   --->   Operation 170 'getelementptr' 't_addr_10' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (1.75ns)   --->   "store i16 0, i16* %t_addr_10, align 2" [packq.c:29]   --->   Operation 171 'store' <Predicate = (!exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 172 [1/1] (1.49ns)   --->   "%j_4 = add i4 %j_2, 1" [packq.c:28]   --->   Operation 172 'add' 'j_4' <Predicate = (!exitcond)> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "br label %.preheader" [packq.c:28]   --->   Operation 173 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 174 [2/2] (1.75ns)   --->   "%t_load_8 = load i16* %t_addr_3, align 2" [packq.c:39]   --->   Operation 174 'load' 't_load_8' <Predicate = (exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_13 : Operation 175 [2/2] (1.75ns)   --->   "%t_load_9 = load i16* %t_addr_4, align 8" [packq.c:39]   --->   Operation 175 'load' 't_load_9' <Predicate = (exitcond)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>

State 14 <SV = 4> <Delay = 5.32>
ST_14 : Operation 176 [1/2] (1.75ns)   --->   "%t_load_8 = load i16* %t_addr_3, align 2" [packq.c:39]   --->   Operation 176 'load' 't_load_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 177 [1/2] (1.75ns)   --->   "%t_load_9 = load i16* %t_addr_4, align 8" [packq.c:39]   --->   Operation 177 'load' 't_load_9' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_144 = trunc i16 %t_load_9 to i4" [packq.c:39]   --->   Operation 178 'trunc' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_126 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_144, i4 0)" [packq.c:39]   --->   Operation 179 'bitconcatenate' 'tmp_126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_8, i32 7, i32 14)" [packq.c:39]   --->   Operation 180 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.80ns)   --->   "%tmp_127 = or i8 %tmp_126, %tmp_36" [packq.c:39]   --->   Operation 181 'or' 'tmp_127' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%r_addr = getelementptr [699 x i8]* %r, i64 0, i64 698" [packq.c:39]   --->   Operation 182 'getelementptr' 'r_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (2.77ns)   --->   "store i8 %tmp_127, i8* %r_addr, align 1" [packq.c:39]   --->   Operation 183 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 184 [2/2] (1.75ns)   --->   "%t_load_10 = load i16* %t_addr_2, align 4" [packq.c:40]   --->   Operation 184 'load' 't_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_14 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_145 = trunc i16 %t_load_8 to i5" [packq.c:39]   --->   Operation 185 'trunc' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_76 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %t_load_8, i32 5, i32 6)" [packq.c:39]   --->   Operation 186 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 5.31>
ST_15 : Operation 187 [1/2] (1.75ns)   --->   "%t_load_10 = load i16* %t_addr_2, align 4" [packq.c:40]   --->   Operation 187 'load' 't_load_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_73 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %t_load_10, i32 10, i32 15)" [packq.c:40]   --->   Operation 188 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_74 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %tmp_145, i1 false)" [packq.c:39]   --->   Operation 189 'bitconcatenate' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (0.78ns)   --->   "%tmp_75 = or i6 %tmp_74, %tmp_73" [packq.c:39]   --->   Operation 190 'or' 'tmp_75' <Predicate = true> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_76, i6 %tmp_75)" [packq.c:40]   --->   Operation 191 'bitconcatenate' 'tmp_128' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%r_addr_18 = getelementptr [699 x i8]* %r, i64 0, i64 697" [packq.c:40]   --->   Operation 192 'getelementptr' 'r_addr_18' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (2.77ns)   --->   "store i8 %tmp_128, i8* %r_addr_18, align 1" [packq.c:40]   --->   Operation 193 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_129 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_10, i32 2, i32 9)" [packq.c:41]   --->   Operation 194 'partselect' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%r_addr_19 = getelementptr [699 x i8]* %r, i64 0, i64 696" [packq.c:41]   --->   Operation 195 'getelementptr' 'r_addr_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (2.77ns)   --->   "store i8 %tmp_129, i8* %r_addr_19, align 1" [packq.c:41]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 197 [2/2] (1.75ns)   --->   "%t_load_11 = load i16* %t_addr_1, align 2" [packq.c:44]   --->   Operation 197 'load' 't_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_146 = trunc i16 %t_load_10 to i2" [packq.c:40]   --->   Operation 198 'trunc' 'tmp_146' <Predicate = true> <Delay = 0.00>

State 16 <SV = 6> <Delay = 5.32>
ST_16 : Operation 199 [1/2] (1.75ns)   --->   "%t_load_11 = load i16* %t_addr_1, align 2" [packq.c:44]   --->   Operation 199 'load' 't_load_11' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_130 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %tmp_146, i6 0)" [packq.c:40]   --->   Operation 200 'bitconcatenate' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_11, i32 5, i32 12)" [packq.c:44]   --->   Operation 201 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.80ns)   --->   "%tmp_131 = or i8 %tmp_38, %tmp_130" [packq.c:44]   --->   Operation 202 'or' 'tmp_131' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%r_addr_20 = getelementptr [699 x i8]* %r, i64 0, i64 695" [packq.c:44]   --->   Operation 203 'getelementptr' 'r_addr_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (2.77ns)   --->   "store i8 %tmp_131, i8* %r_addr_20, align 1" [packq.c:44]   --->   Operation 204 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 205 [2/2] (1.75ns)   --->   "%t_load_12 = load i16* %t_addr, align 16" [packq.c:45]   --->   Operation 205 'load' 't_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_147 = trunc i16 %t_load_11 to i5" [packq.c:44]   --->   Operation 206 'trunc' 'tmp_147' <Predicate = true> <Delay = 0.00>

State 17 <SV = 7> <Delay = 5.32>
ST_17 : Operation 207 [1/2] (1.75ns)   --->   "%t_load_12 = load i16* %t_addr, align 16" [packq.c:45]   --->   Operation 207 'load' 't_load_12' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_132 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_147, i3 0)" [packq.c:44]   --->   Operation 208 'bitconcatenate' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %t_load_12, i32 8, i32 15)" [packq.c:45]   --->   Operation 209 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.80ns)   --->   "%tmp_133 = or i8 %tmp_39, %tmp_132" [packq.c:45]   --->   Operation 210 'or' 'tmp_133' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%r_addr_21 = getelementptr [699 x i8]* %r, i64 0, i64 694" [packq.c:45]   --->   Operation 211 'getelementptr' 'r_addr_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (2.77ns)   --->   "store i8 %tmp_133, i8* %r_addr_21, align 1" [packq.c:45]   --->   Operation 212 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_148 = trunc i16 %t_load_12 to i8" [packq.c:46]   --->   Operation 213 'trunc' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%r_addr_22 = getelementptr [699 x i8]* %r, i64 0, i64 693" [packq.c:46]   --->   Operation 214 'getelementptr' 'r_addr_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (2.77ns)   --->   "store i8 %tmp_148, i8* %r_addr_22, align 1" [packq.c:46]   --->   Operation 215 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "ret void" [packq.c:48]   --->   Operation 216 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t               (alloca           ) [ 001111111111110000]
t_addr          (getelementptr    ) [ 001111111111111111]
t_addr_1        (getelementptr    ) [ 001111111111111110]
t_addr_2        (getelementptr    ) [ 001111111111111100]
t_addr_3        (getelementptr    ) [ 001111111111111000]
t_addr_4        (getelementptr    ) [ 001111111111111000]
t_addr_5        (getelementptr    ) [ 001111111110000000]
t_addr_6        (getelementptr    ) [ 001111111110000000]
t_addr_7        (getelementptr    ) [ 001111111110000000]
StgValue_27     (br               ) [ 011111111110000000]
i               (phi              ) [ 001000000000000000]
phi_mul         (phi              ) [ 001111111110000000]
next_mul        (add              ) [ 011111111110000000]
exitcond3       (icmp             ) [ 001111111110000000]
empty           (speclooptripcount) [ 000000000000000000]
tmp_89          (add              ) [ 011111111110000000]
StgValue_34     (br               ) [ 000000000000000000]
tmp             (bitconcatenate   ) [ 000110000000000000]
StgValue_36     (br               ) [ 001111111110000000]
StgValue_37     (br               ) [ 001111111111100000]
j               (phi              ) [ 000110000000000000]
j_cast6         (zext             ) [ 000000000000000000]
exitcond2       (icmp             ) [ 001111111110000000]
empty_38        (speclooptripcount) [ 000000000000000000]
j_3             (add              ) [ 001111111110000000]
StgValue_43     (br               ) [ 000000000000000000]
tmp_122         (add              ) [ 000000000000000000]
tmp_124         (zext             ) [ 000000000000000000]
a_coeffs_addr_2 (getelementptr    ) [ 000010000000000000]
a_coeffs_load_2 (load             ) [ 000000000000000000]
tmp_125         (zext             ) [ 000000000000000000]
t_addr_9        (getelementptr    ) [ 000000000000000000]
StgValue_53     (store            ) [ 000000000000000000]
StgValue_54     (br               ) [ 001111111110000000]
t_load          (load             ) [ 000000000000000000]
tmp_123         (trunc            ) [ 000000000000000000]
tmp_90          (zext             ) [ 000000000000000000]
r_addr_23       (getelementptr    ) [ 000000000000000000]
StgValue_59     (store            ) [ 000000000000000000]
t_load_1        (load             ) [ 000000000000000000]
tmp_41          (partselect       ) [ 000000000000000000]
tmp_135         (trunc            ) [ 000000000000000000]
tmp_42          (bitconcatenate   ) [ 000000000000000000]
tmp_91          (or               ) [ 000000000000000000]
tmp_92          (add              ) [ 000000000000000000]
tmp_93          (zext             ) [ 000000000000000000]
r_addr_17       (getelementptr    ) [ 000000000000000000]
StgValue_68     (store            ) [ 000000000000000000]
tmp_44          (partselect       ) [ 000000100000000000]
t_load_2        (load             ) [ 000000000000000000]
tmp_137         (trunc            ) [ 000000000000000000]
tmp_45          (bitconcatenate   ) [ 000000000000000000]
tmp_94          (or               ) [ 000000000000000000]
tmp_95          (add              ) [ 000000000000000000]
tmp_96          (zext             ) [ 000000000000000000]
r_addr_24       (getelementptr    ) [ 000000000000000000]
StgValue_78     (store            ) [ 000000000000000000]
tmp_97          (partselect       ) [ 000000000000000000]
tmp_98          (add              ) [ 000000000000000000]
tmp_99          (zext             ) [ 000000000000000000]
r_addr_25       (getelementptr    ) [ 000000000000000000]
StgValue_83     (store            ) [ 000000000000000000]
tmp_57          (partselect       ) [ 000000010000000000]
t_load_3        (load             ) [ 000000000000000000]
tmp_138         (trunc            ) [ 000000000000000000]
tmp_60          (bitconcatenate   ) [ 000000000000000000]
tmp_61          (or               ) [ 000000000000000000]
tmp_62          (partselect       ) [ 000000000000000000]
tmp_100         (bitconcatenate   ) [ 000000000000000000]
tmp_101         (add              ) [ 000000000000000000]
tmp_102         (zext             ) [ 000000000000000000]
r_addr_26       (getelementptr    ) [ 000000000000000000]
StgValue_96     (store            ) [ 000000000000000000]
t_load_4        (load             ) [ 000000000000000000]
tmp_50          (partselect       ) [ 000000000000000000]
tmp_139         (trunc            ) [ 000000000000000000]
tmp_51          (bitconcatenate   ) [ 000000000000000000]
tmp_103         (or               ) [ 000000000000000000]
tmp_104         (add              ) [ 000000000000000000]
tmp_105         (zext             ) [ 000000000000000000]
r_addr_27       (getelementptr    ) [ 000000000000000000]
StgValue_105    (store            ) [ 000000000000000000]
tmp_53          (partselect       ) [ 000000001000000000]
t_load_5        (load             ) [ 000000000000000000]
tmp_140         (trunc            ) [ 000000000000000000]
tmp_54          (bitconcatenate   ) [ 000000000000000000]
tmp_106         (or               ) [ 000000000000000000]
tmp_107         (add              ) [ 000000000000000000]
tmp_108         (zext             ) [ 000000000000000000]
r_addr_28       (getelementptr    ) [ 000000000000000000]
StgValue_115    (store            ) [ 000000000000000000]
tmp_109         (partselect       ) [ 000000000000000000]
tmp_110         (add              ) [ 000000000000000000]
tmp_111         (zext             ) [ 000000000000000000]
r_addr_29       (getelementptr    ) [ 000000000000000000]
StgValue_120    (store            ) [ 000000000000000000]
tmp_65          (partselect       ) [ 000000000100000000]
t_load_6        (load             ) [ 000000000000000000]
tmp_141         (trunc            ) [ 000000000000000000]
tmp_67          (bitconcatenate   ) [ 000000000000000000]
tmp_68          (or               ) [ 000000000000000000]
tmp_142         (bitselect        ) [ 000000000000000000]
tmp_112         (bitconcatenate   ) [ 000000000000000000]
tmp_113         (add              ) [ 000000000000000000]
tmp_114         (zext             ) [ 000000000000000000]
r_addr_30       (getelementptr    ) [ 000000000000000000]
StgValue_133    (store            ) [ 000000000000000000]
t_load_7        (load             ) [ 000000000000000000]
tmp_143         (trunc            ) [ 000000000000000000]
tmp_115         (bitconcatenate   ) [ 000000000000000000]
tmp_58          (partselect       ) [ 000000000000000000]
tmp_116         (or               ) [ 000000000000000000]
tmp_117         (add              ) [ 000000000000000000]
tmp_118         (zext             ) [ 000000000000000000]
r_addr_31       (getelementptr    ) [ 000000000000000000]
StgValue_142    (store            ) [ 000000000000000000]
tmp_119         (partselect       ) [ 000000000010000000]
tmp_120         (add              ) [ 000000000000000000]
tmp_121         (zext             ) [ 000000000000000000]
r_addr_32       (getelementptr    ) [ 000000000000000000]
StgValue_147    (store            ) [ 000000000000000000]
StgValue_148    (br               ) [ 011111111110000000]
j_1             (phi              ) [ 000000000001100000]
exitcond1       (icmp             ) [ 000000000001100000]
empty_39        (speclooptripcount) [ 000000000000000000]
tmp_88          (add              ) [ 001000000001100000]
StgValue_153    (br               ) [ 000000000000000000]
tmp_11          (bitconcatenate   ) [ 000000000000000000]
tmp_cast9       (sext             ) [ 000000000000000000]
tmp_s           (zext             ) [ 000000000000000000]
a_coeffs_addr   (getelementptr    ) [ 000000000000100000]
StgValue_159    (br               ) [ 000000000001110000]
a_coeffs_load   (load             ) [ 000000000000000000]
tmp_87          (zext             ) [ 000000000000000000]
t_addr_8        (getelementptr    ) [ 000000000000000000]
StgValue_163    (store            ) [ 000000000000000000]
StgValue_164    (br               ) [ 001000000001100000]
j_2             (phi              ) [ 000000000000010000]
exitcond        (icmp             ) [ 000000000000010000]
empty_40        (speclooptripcount) [ 000000000000000000]
StgValue_168    (br               ) [ 000000000000000000]
tmp_134         (zext             ) [ 000000000000000000]
t_addr_10       (getelementptr    ) [ 000000000000000000]
StgValue_171    (store            ) [ 000000000000000000]
j_4             (add              ) [ 000000000001010000]
StgValue_173    (br               ) [ 000000000001010000]
t_load_8        (load             ) [ 000000000000000000]
t_load_9        (load             ) [ 000000000000000000]
tmp_144         (trunc            ) [ 000000000000000000]
tmp_126         (bitconcatenate   ) [ 000000000000000000]
tmp_36          (partselect       ) [ 000000000000000000]
tmp_127         (or               ) [ 000000000000000000]
r_addr          (getelementptr    ) [ 000000000000000000]
StgValue_183    (store            ) [ 000000000000000000]
tmp_145         (trunc            ) [ 000000000000000100]
tmp_76          (partselect       ) [ 000000000000000100]
t_load_10       (load             ) [ 000000000000000000]
tmp_73          (partselect       ) [ 000000000000000000]
tmp_74          (bitconcatenate   ) [ 000000000000000000]
tmp_75          (or               ) [ 000000000000000000]
tmp_128         (bitconcatenate   ) [ 000000000000000000]
r_addr_18       (getelementptr    ) [ 000000000000000000]
StgValue_193    (store            ) [ 000000000000000000]
tmp_129         (partselect       ) [ 000000000000000000]
r_addr_19       (getelementptr    ) [ 000000000000000000]
StgValue_196    (store            ) [ 000000000000000000]
tmp_146         (trunc            ) [ 000000000000000010]
t_load_11       (load             ) [ 000000000000000000]
tmp_130         (bitconcatenate   ) [ 000000000000000000]
tmp_38          (partselect       ) [ 000000000000000000]
tmp_131         (or               ) [ 000000000000000000]
r_addr_20       (getelementptr    ) [ 000000000000000000]
StgValue_204    (store            ) [ 000000000000000000]
tmp_147         (trunc            ) [ 000000000000000001]
t_load_12       (load             ) [ 000000000000000000]
tmp_132         (bitconcatenate   ) [ 000000000000000000]
tmp_39          (partselect       ) [ 000000000000000000]
tmp_133         (or               ) [ 000000000000000000]
r_addr_21       (getelementptr    ) [ 000000000000000000]
StgValue_212    (store            ) [ 000000000000000000]
tmp_148         (trunc            ) [ 000000000000000000]
r_addr_22       (getelementptr    ) [ 000000000000000000]
StgValue_215    (store            ) [ 000000000000000000]
StgValue_216    (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i1.i7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="t_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="t_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="t_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="t_addr_2_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="t_addr_3_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_3/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="t_addr_4_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_4/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="t_addr_5_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_5/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="t_addr_6_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_6/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="t_addr_7_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="4" slack="0"/>
<pin id="216" dir="1" index="3" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_7/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="a_coeffs_addr_2_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="9" slack="0"/>
<pin id="224" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_2/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_access_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="230" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_coeffs_load_2/3 a_coeffs_load/11 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="0" index="2" bw="0" slack="0"/>
<pin id="238" dir="0" index="4" bw="3" slack="0"/>
<pin id="239" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="16" slack="0"/>
<pin id="241" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="t_load/3 t_load_1/3 StgValue_53/4 t_load_2/5 t_load_3/6 t_load_4/6 t_load_5/7 t_load_6/8 t_load_7/8 StgValue_163/12 StgValue_171/13 t_load_8/13 t_load_9/13 t_load_10/14 t_load_11/15 t_load_12/16 "/>
</bind>
</comp>

<comp id="242" class="1004" name="t_addr_9_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="4" slack="0"/>
<pin id="246" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_9/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="r_addr_23_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="10" slack="0"/>
<pin id="254" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_23/5 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="0" index="2" bw="0" slack="0"/>
<pin id="270" dir="0" index="4" bw="10" slack="0"/>
<pin id="271" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="272" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="273" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_59/5 StgValue_68/5 StgValue_78/6 StgValue_83/6 StgValue_96/7 StgValue_105/7 StgValue_115/8 StgValue_120/8 StgValue_133/9 StgValue_142/9 StgValue_147/10 StgValue_183/14 StgValue_193/15 StgValue_196/15 StgValue_204/16 StgValue_212/17 StgValue_215/17 "/>
</bind>
</comp>

<comp id="263" class="1004" name="r_addr_17_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="10" slack="0"/>
<pin id="267" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_17/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="r_addr_24_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="10" slack="0"/>
<pin id="279" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_24/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="r_addr_25_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="10" slack="0"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_25/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="r_addr_26_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="10" slack="0"/>
<pin id="295" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_26/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="r_addr_27_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="10" slack="0"/>
<pin id="303" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_27/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="r_addr_28_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="10" slack="0"/>
<pin id="311" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_28/8 "/>
</bind>
</comp>

<comp id="315" class="1004" name="r_addr_29_gep_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="10" slack="0"/>
<pin id="319" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_29/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="r_addr_30_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="10" slack="0"/>
<pin id="327" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_30/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="r_addr_31_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="10" slack="0"/>
<pin id="335" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_31/9 "/>
</bind>
</comp>

<comp id="339" class="1004" name="r_addr_32_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="10" slack="0"/>
<pin id="343" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_32/10 "/>
</bind>
</comp>

<comp id="347" class="1004" name="a_coeffs_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="9" slack="0"/>
<pin id="351" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr/11 "/>
</bind>
</comp>

<comp id="355" class="1004" name="t_addr_8_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="3" slack="0"/>
<pin id="359" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_8/12 "/>
</bind>
</comp>

<comp id="363" class="1004" name="t_addr_10_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="4" slack="0"/>
<pin id="367" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="t_addr_10/13 "/>
</bind>
</comp>

<comp id="371" class="1004" name="r_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="11" slack="0"/>
<pin id="375" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr/14 "/>
</bind>
</comp>

<comp id="380" class="1004" name="r_addr_18_gep_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="11" slack="0"/>
<pin id="384" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_18/15 "/>
</bind>
</comp>

<comp id="389" class="1004" name="r_addr_19_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="11" slack="0"/>
<pin id="393" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_19/15 "/>
</bind>
</comp>

<comp id="398" class="1004" name="r_addr_20_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="11" slack="0"/>
<pin id="402" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_20/16 "/>
</bind>
</comp>

<comp id="407" class="1004" name="r_addr_21_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="11" slack="0"/>
<pin id="411" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_21/17 "/>
</bind>
</comp>

<comp id="416" class="1004" name="r_addr_22_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="11" slack="0"/>
<pin id="420" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_addr_22/17 "/>
</bind>
</comp>

<comp id="425" class="1005" name="i_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="1"/>
<pin id="427" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="i_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="436" class="1005" name="phi_mul_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="10" slack="1"/>
<pin id="438" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="phi_mul_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="10" slack="0"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="j_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="1"/>
<pin id="450" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="452" class="1004" name="j_phi_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="1" slack="1"/>
<pin id="456" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="457" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="460" class="1005" name="j_1_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="1"/>
<pin id="462" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="j_1_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="3" slack="0"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="1" slack="1"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/11 "/>
</bind>
</comp>

<comp id="472" class="1005" name="j_2_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="1"/>
<pin id="474" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="j_2_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="0"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="4" slack="1"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/13 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="0"/>
<pin id="485" dir="0" index="1" bw="16" slack="0"/>
<pin id="486" dir="0" index="2" bw="3" slack="0"/>
<pin id="487" dir="0" index="3" bw="5" slack="0"/>
<pin id="488" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_97/6 tmp_129/15 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="6" slack="0"/>
<pin id="496" dir="0" index="1" bw="16" slack="0"/>
<pin id="497" dir="0" index="2" bw="5" slack="0"/>
<pin id="498" dir="0" index="3" bw="5" slack="0"/>
<pin id="499" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_57/6 tmp_73/15 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="2" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="0"/>
<pin id="507" dir="0" index="2" bw="4" slack="0"/>
<pin id="508" dir="0" index="3" bw="4" slack="0"/>
<pin id="509" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_62/7 tmp_76/14 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="0" index="1" bw="16" slack="0"/>
<pin id="517" dir="0" index="2" bw="4" slack="0"/>
<pin id="518" dir="0" index="3" bw="5" slack="0"/>
<pin id="519" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50/7 tmp_36/14 "/>
</bind>
</comp>

<comp id="524" class="1004" name="next_mul_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="10" slack="0"/>
<pin id="526" dir="0" index="1" bw="5" slack="0"/>
<pin id="527" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="exitcond3_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="0"/>
<pin id="532" dir="0" index="1" bw="6" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_89_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="6" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_89/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="0"/>
<pin id="544" dir="0" index="1" bw="6" slack="0"/>
<pin id="545" dir="0" index="2" bw="1" slack="0"/>
<pin id="546" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="j_cast6_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="4" slack="0"/>
<pin id="552" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast6/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="exitcond2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="0" index="1" bw="4" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="j_3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_122_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="9" slack="1"/>
<pin id="568" dir="0" index="1" bw="4" slack="0"/>
<pin id="569" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_122/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_124_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_124/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_125_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="1"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_125/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_123_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="0"/>
<pin id="583" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_123/5 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_90_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="10" slack="2"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_90/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_41_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="8" slack="0"/>
<pin id="593" dir="0" index="1" bw="16" slack="0"/>
<pin id="594" dir="0" index="2" bw="5" slack="0"/>
<pin id="595" dir="0" index="3" bw="5" slack="0"/>
<pin id="596" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_135_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="0"/>
<pin id="603" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_135/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_42_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="0"/>
<pin id="607" dir="0" index="1" bw="5" slack="0"/>
<pin id="608" dir="0" index="2" bw="1" slack="0"/>
<pin id="609" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_42/5 "/>
</bind>
</comp>

<comp id="613" class="1004" name="tmp_91_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_91/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_92_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="10" slack="2"/>
<pin id="623" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_92/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_93_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_93/5 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_44_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="0"/>
<pin id="633" dir="0" index="1" bw="16" slack="0"/>
<pin id="634" dir="0" index="2" bw="4" slack="0"/>
<pin id="635" dir="0" index="3" bw="5" slack="0"/>
<pin id="636" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_137_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="0"/>
<pin id="643" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_137/6 "/>
</bind>
</comp>

<comp id="645" class="1004" name="tmp_45_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="0"/>
<pin id="647" dir="0" index="1" bw="2" slack="0"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_45/6 "/>
</bind>
</comp>

<comp id="653" class="1004" name="tmp_94_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="8" slack="0"/>
<pin id="655" dir="0" index="1" bw="8" slack="1"/>
<pin id="656" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_94/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_95_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="3" slack="0"/>
<pin id="661" dir="0" index="1" bw="10" slack="3"/>
<pin id="662" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_95/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_96_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_96/6 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_98_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="0"/>
<pin id="672" dir="0" index="1" bw="10" slack="3"/>
<pin id="673" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_98/6 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_99_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="10" slack="0"/>
<pin id="678" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="tmp_138_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="0"/>
<pin id="683" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_138/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_60_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="6" slack="0"/>
<pin id="687" dir="0" index="1" bw="5" slack="0"/>
<pin id="688" dir="0" index="2" bw="1" slack="0"/>
<pin id="689" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/7 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_61_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="0"/>
<pin id="695" dir="0" index="1" bw="6" slack="1"/>
<pin id="696" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_61/7 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_100_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="2" slack="0"/>
<pin id="701" dir="0" index="2" bw="6" slack="0"/>
<pin id="702" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_100/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_101_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="4" slack="0"/>
<pin id="709" dir="0" index="1" bw="10" slack="4"/>
<pin id="710" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_101/7 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_102_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="10" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_102/7 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_139_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="0"/>
<pin id="720" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_139/7 "/>
</bind>
</comp>

<comp id="722" class="1004" name="tmp_51_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="0" index="1" bw="4" slack="0"/>
<pin id="725" dir="0" index="2" bw="1" slack="0"/>
<pin id="726" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/7 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_103_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="0"/>
<pin id="733" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_103/7 "/>
</bind>
</comp>

<comp id="737" class="1004" name="tmp_104_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="4" slack="0"/>
<pin id="739" dir="0" index="1" bw="10" slack="4"/>
<pin id="740" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_104/7 "/>
</bind>
</comp>

<comp id="743" class="1004" name="tmp_105_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="10" slack="0"/>
<pin id="745" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105/7 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_53_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="0" index="1" bw="16" slack="0"/>
<pin id="751" dir="0" index="2" bw="4" slack="0"/>
<pin id="752" dir="0" index="3" bw="5" slack="0"/>
<pin id="753" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_53/7 "/>
</bind>
</comp>

<comp id="758" class="1004" name="tmp_140_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="0"/>
<pin id="760" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_140/8 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_54_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="0" index="2" bw="1" slack="0"/>
<pin id="766" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/8 "/>
</bind>
</comp>

<comp id="770" class="1004" name="tmp_106_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="0"/>
<pin id="772" dir="0" index="1" bw="8" slack="1"/>
<pin id="773" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_106/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_107_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="4" slack="0"/>
<pin id="778" dir="0" index="1" bw="10" slack="5"/>
<pin id="779" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_107/8 "/>
</bind>
</comp>

<comp id="782" class="1004" name="tmp_108_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="10" slack="0"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_108/8 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_109_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="8" slack="0"/>
<pin id="789" dir="0" index="1" bw="16" slack="0"/>
<pin id="790" dir="0" index="2" bw="1" slack="0"/>
<pin id="791" dir="0" index="3" bw="5" slack="0"/>
<pin id="792" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_109/8 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp_110_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="4" slack="0"/>
<pin id="800" dir="0" index="1" bw="10" slack="5"/>
<pin id="801" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_110/8 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_111_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="10" slack="0"/>
<pin id="806" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_111/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_65_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="7" slack="0"/>
<pin id="811" dir="0" index="1" bw="16" slack="0"/>
<pin id="812" dir="0" index="2" bw="5" slack="0"/>
<pin id="813" dir="0" index="3" bw="5" slack="0"/>
<pin id="814" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_65/8 "/>
</bind>
</comp>

<comp id="819" class="1004" name="tmp_141_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="16" slack="0"/>
<pin id="821" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_141/9 "/>
</bind>
</comp>

<comp id="823" class="1004" name="tmp_67_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="7" slack="0"/>
<pin id="825" dir="0" index="1" bw="5" slack="0"/>
<pin id="826" dir="0" index="2" bw="1" slack="0"/>
<pin id="827" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/9 "/>
</bind>
</comp>

<comp id="831" class="1004" name="tmp_68_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="7" slack="0"/>
<pin id="833" dir="0" index="1" bw="7" slack="1"/>
<pin id="834" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_68/9 "/>
</bind>
</comp>

<comp id="836" class="1004" name="tmp_142_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="16" slack="0"/>
<pin id="839" dir="0" index="2" bw="4" slack="0"/>
<pin id="840" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_142/9 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_112_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="8" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="0" index="2" bw="7" slack="0"/>
<pin id="848" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_112/9 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_113_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="5" slack="0"/>
<pin id="855" dir="0" index="1" bw="10" slack="6"/>
<pin id="856" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_113/9 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp_114_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="10" slack="0"/>
<pin id="861" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_114/9 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_143_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="16" slack="0"/>
<pin id="866" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_143/9 "/>
</bind>
</comp>

<comp id="868" class="1004" name="tmp_115_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="0"/>
<pin id="870" dir="0" index="1" bw="3" slack="0"/>
<pin id="871" dir="0" index="2" bw="1" slack="0"/>
<pin id="872" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_115/9 "/>
</bind>
</comp>

<comp id="876" class="1004" name="tmp_58_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="0" index="1" bw="16" slack="0"/>
<pin id="879" dir="0" index="2" bw="4" slack="0"/>
<pin id="880" dir="0" index="3" bw="5" slack="0"/>
<pin id="881" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/9 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_116_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_116/9 "/>
</bind>
</comp>

<comp id="893" class="1004" name="tmp_117_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="5" slack="0"/>
<pin id="895" dir="0" index="1" bw="10" slack="6"/>
<pin id="896" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_117/9 "/>
</bind>
</comp>

<comp id="899" class="1004" name="tmp_118_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="10" slack="0"/>
<pin id="901" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_118/9 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_119_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="8" slack="0"/>
<pin id="906" dir="0" index="1" bw="16" slack="0"/>
<pin id="907" dir="0" index="2" bw="3" slack="0"/>
<pin id="908" dir="0" index="3" bw="5" slack="0"/>
<pin id="909" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_119/9 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_120_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="5" slack="0"/>
<pin id="916" dir="0" index="1" bw="10" slack="7"/>
<pin id="917" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_120/10 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp_121_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="10" slack="0"/>
<pin id="922" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_121/10 "/>
</bind>
</comp>

<comp id="925" class="1004" name="exitcond1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="3" slack="0"/>
<pin id="927" dir="0" index="1" bw="3" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/11 "/>
</bind>
</comp>

<comp id="931" class="1004" name="tmp_88_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="3" slack="0"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_88/11 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_11_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="4" slack="0"/>
<pin id="939" dir="0" index="1" bw="1" slack="0"/>
<pin id="940" dir="0" index="2" bw="3" slack="0"/>
<pin id="941" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/11 "/>
</bind>
</comp>

<comp id="945" class="1004" name="tmp_cast9_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="4" slack="0"/>
<pin id="947" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast9/11 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp_s_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="4" slack="0"/>
<pin id="951" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_87_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="3" slack="1"/>
<pin id="956" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_87/12 "/>
</bind>
</comp>

<comp id="959" class="1004" name="exitcond_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="4" slack="0"/>
<pin id="961" dir="0" index="1" bw="4" slack="0"/>
<pin id="962" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/13 "/>
</bind>
</comp>

<comp id="965" class="1004" name="tmp_134_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="4" slack="0"/>
<pin id="967" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_134/13 "/>
</bind>
</comp>

<comp id="970" class="1004" name="j_4_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="4" slack="0"/>
<pin id="972" dir="0" index="1" bw="1" slack="0"/>
<pin id="973" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/13 "/>
</bind>
</comp>

<comp id="976" class="1004" name="tmp_144_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="16" slack="0"/>
<pin id="978" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_144/14 "/>
</bind>
</comp>

<comp id="980" class="1004" name="tmp_126_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="8" slack="0"/>
<pin id="982" dir="0" index="1" bw="4" slack="0"/>
<pin id="983" dir="0" index="2" bw="1" slack="0"/>
<pin id="984" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_126/14 "/>
</bind>
</comp>

<comp id="988" class="1004" name="tmp_127_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="8" slack="0"/>
<pin id="990" dir="0" index="1" bw="8" slack="0"/>
<pin id="991" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_127/14 "/>
</bind>
</comp>

<comp id="995" class="1004" name="tmp_145_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="16" slack="0"/>
<pin id="997" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_145/14 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_74_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="6" slack="0"/>
<pin id="1001" dir="0" index="1" bw="5" slack="1"/>
<pin id="1002" dir="0" index="2" bw="1" slack="0"/>
<pin id="1003" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_74/15 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="tmp_75_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="6" slack="0"/>
<pin id="1008" dir="0" index="1" bw="6" slack="0"/>
<pin id="1009" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_75/15 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_128_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="8" slack="0"/>
<pin id="1014" dir="0" index="1" bw="2" slack="1"/>
<pin id="1015" dir="0" index="2" bw="6" slack="0"/>
<pin id="1016" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_128/15 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_146_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="16" slack="0"/>
<pin id="1022" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_146/15 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_130_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="0"/>
<pin id="1026" dir="0" index="1" bw="2" slack="1"/>
<pin id="1027" dir="0" index="2" bw="1" slack="0"/>
<pin id="1028" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_130/16 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="tmp_38_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="8" slack="0"/>
<pin id="1033" dir="0" index="1" bw="16" slack="0"/>
<pin id="1034" dir="0" index="2" bw="4" slack="0"/>
<pin id="1035" dir="0" index="3" bw="5" slack="0"/>
<pin id="1036" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_38/16 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="tmp_131_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="8" slack="0"/>
<pin id="1043" dir="0" index="1" bw="8" slack="0"/>
<pin id="1044" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_131/16 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="tmp_147_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="16" slack="0"/>
<pin id="1050" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_147/16 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="tmp_132_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="0"/>
<pin id="1054" dir="0" index="1" bw="5" slack="1"/>
<pin id="1055" dir="0" index="2" bw="1" slack="0"/>
<pin id="1056" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_132/17 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="tmp_39_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="8" slack="0"/>
<pin id="1061" dir="0" index="1" bw="16" slack="0"/>
<pin id="1062" dir="0" index="2" bw="5" slack="0"/>
<pin id="1063" dir="0" index="3" bw="5" slack="0"/>
<pin id="1064" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/17 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_133_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="0"/>
<pin id="1071" dir="0" index="1" bw="8" slack="0"/>
<pin id="1072" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_133/17 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="tmp_148_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="16" slack="0"/>
<pin id="1078" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_148/17 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="t_addr_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="3" slack="2"/>
<pin id="1083" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="t_addr "/>
</bind>
</comp>

<comp id="1087" class="1005" name="t_addr_1_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="3" slack="2"/>
<pin id="1089" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="t_addr_1 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="t_addr_2_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="3" slack="3"/>
<pin id="1095" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="t_addr_2 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="t_addr_3_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="3" slack="3"/>
<pin id="1100" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="t_addr_3 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="t_addr_4_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="3" slack="3"/>
<pin id="1105" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="t_addr_4 "/>
</bind>
</comp>

<comp id="1108" class="1005" name="t_addr_5_reg_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="3" slack="5"/>
<pin id="1110" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="t_addr_5 "/>
</bind>
</comp>

<comp id="1113" class="1005" name="t_addr_6_reg_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="3" slack="6"/>
<pin id="1115" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="t_addr_6 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="t_addr_7_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="3" slack="6"/>
<pin id="1120" dir="1" index="1" bw="3" slack="6"/>
</pin_list>
<bind>
<opset="t_addr_7 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="next_mul_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="10" slack="0"/>
<pin id="1125" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="1131" class="1005" name="tmp_89_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="6" slack="0"/>
<pin id="1133" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="tmp_89 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="tmp_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="9" slack="1"/>
<pin id="1138" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1144" class="1005" name="j_3_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="4" slack="0"/>
<pin id="1146" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1149" class="1005" name="a_coeffs_addr_2_reg_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="9" slack="1"/>
<pin id="1151" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="tmp_44_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="1"/>
<pin id="1156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="tmp_57_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="6" slack="1"/>
<pin id="1161" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_57 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="tmp_53_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="1"/>
<pin id="1166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="tmp_65_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="7" slack="1"/>
<pin id="1171" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="tmp_119_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="1"/>
<pin id="1176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="tmp_88_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="3" slack="0"/>
<pin id="1184" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="1187" class="1005" name="a_coeffs_addr_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="9" slack="1"/>
<pin id="1189" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr "/>
</bind>
</comp>

<comp id="1195" class="1005" name="j_4_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="4" slack="0"/>
<pin id="1197" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="tmp_145_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="5" slack="1"/>
<pin id="1202" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_145 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="tmp_76_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="2" slack="1"/>
<pin id="1207" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="tmp_146_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="2" slack="1"/>
<pin id="1212" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_146 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="tmp_147_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="5" slack="1"/>
<pin id="1217" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_147 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="155"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="152" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="152" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="152" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="6" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="193"><net_src comp="152" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="152" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="209"><net_src comp="152" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="217"><net_src comp="152" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="220" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="247"><net_src comp="6" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="227" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="255"><net_src comp="0" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="6" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="0" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="263" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="280"><net_src comp="0" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="6" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="275" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="288"><net_src comp="0" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="6" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="283" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="296"><net_src comp="0" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="6" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="291" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="304"><net_src comp="0" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="6" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="299" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="312"><net_src comp="0" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="6" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="307" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="320"><net_src comp="0" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="6" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="315" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="328"><net_src comp="0" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="6" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="323" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="336"><net_src comp="0" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="6" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="331" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="344"><net_src comp="0" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="6" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="339" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="352"><net_src comp="2" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="6" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="347" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="360"><net_src comp="6" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="227" pin="3"/><net_sink comp="233" pin=4"/></net>

<net id="362"><net_src comp="355" pin="3"/><net_sink comp="233" pin=2"/></net>

<net id="368"><net_src comp="6" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="138" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="370"><net_src comp="363" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="376"><net_src comp="0" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="6" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="140" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="379"><net_src comp="371" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="385"><net_src comp="0" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="6" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="142" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="388"><net_src comp="380" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="394"><net_src comp="0" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="6" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="144" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="397"><net_src comp="389" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="403"><net_src comp="0" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="6" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="146" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="406"><net_src comp="398" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="412"><net_src comp="0" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="6" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="148" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="415"><net_src comp="407" pin="3"/><net_sink comp="257" pin=2"/></net>

<net id="421"><net_src comp="0" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="6" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="150" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="424"><net_src comp="416" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="428"><net_src comp="20" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="439"><net_src comp="22" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="440" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="451"><net_src comp="38" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="448" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="459"><net_src comp="452" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="463"><net_src comp="36" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="471"><net_src comp="464" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="475"><net_src comp="136" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="472" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="46" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="233" pin="7"/><net_sink comp="483" pin=1"/></net>

<net id="491"><net_src comp="64" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="492"><net_src comp="66" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="493"><net_src comp="483" pin="4"/><net_sink comp="257" pin=4"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="233" pin="7"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="503"><net_src comp="50" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="510"><net_src comp="78" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="233" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="56" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="80" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="520"><net_src comp="46" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="233" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="84" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="86" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="528"><net_src comp="440" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="24" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="429" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="26" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="429" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="32" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="547"><net_src comp="34" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="548"><net_src comp="429" pin="4"/><net_sink comp="542" pin=1"/></net>

<net id="549"><net_src comp="36" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="553"><net_src comp="452" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="558"><net_src comp="452" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="40" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="452" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="44" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="550" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="566" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="579"><net_src comp="448" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="584"><net_src comp="233" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="589"><net_src comp="436" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="597"><net_src comp="46" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="233" pin="3"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="48" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="600"><net_src comp="50" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="604"><net_src comp="233" pin="7"/><net_sink comp="601" pin=0"/></net>

<net id="610"><net_src comp="52" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="601" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="612"><net_src comp="36" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="605" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="591" pin="4"/><net_sink comp="613" pin=1"/></net>

<net id="619"><net_src comp="613" pin="2"/><net_sink comp="257" pin=4"/></net>

<net id="624"><net_src comp="54" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="436" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="637"><net_src comp="46" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="638"><net_src comp="233" pin="7"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="56" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="640"><net_src comp="58" pin="0"/><net_sink comp="631" pin=3"/></net>

<net id="644"><net_src comp="233" pin="7"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="60" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="20" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="645" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="653" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="663"><net_src comp="62" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="436" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="668"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="674"><net_src comp="68" pin="0"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="436" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="679"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="684"><net_src comp="233" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="74" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="691"><net_src comp="681" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="692"><net_src comp="76" pin="0"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="685" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="703"><net_src comp="60" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="504" pin="4"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="693" pin="2"/><net_sink comp="698" pin=2"/></net>

<net id="706"><net_src comp="698" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="711"><net_src comp="82" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="436" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="716"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="721"><net_src comp="233" pin="7"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="88" pin="0"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="718" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="38" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="734"><net_src comp="722" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="514" pin="4"/><net_sink comp="730" pin=1"/></net>

<net id="736"><net_src comp="730" pin="2"/><net_sink comp="257" pin=4"/></net>

<net id="741"><net_src comp="90" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="436" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="746"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="754"><net_src comp="46" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="233" pin="7"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="92" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="757"><net_src comp="94" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="761"><net_src comp="233" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="96" pin="0"/><net_sink comp="762" pin=0"/></net>

<net id="768"><net_src comp="758" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="769"><net_src comp="98" pin="0"/><net_sink comp="762" pin=2"/></net>

<net id="774"><net_src comp="762" pin="3"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="770" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="780"><net_src comp="100" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="436" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="785"><net_src comp="776" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="793"><net_src comp="46" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="233" pin="3"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="102" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="48" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="797"><net_src comp="787" pin="4"/><net_sink comp="257" pin=4"/></net>

<net id="802"><net_src comp="104" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="436" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="807"><net_src comp="798" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="815"><net_src comp="106" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="233" pin="3"/><net_sink comp="809" pin=1"/></net>

<net id="817"><net_src comp="66" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="818"><net_src comp="50" pin="0"/><net_sink comp="809" pin=3"/></net>

<net id="822"><net_src comp="233" pin="7"/><net_sink comp="819" pin=0"/></net>

<net id="828"><net_src comp="108" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="819" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="110" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="835"><net_src comp="823" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="841"><net_src comp="112" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="842"><net_src comp="233" pin="7"/><net_sink comp="836" pin=1"/></net>

<net id="843"><net_src comp="56" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="849"><net_src comp="96" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="850"><net_src comp="836" pin="3"/><net_sink comp="844" pin=1"/></net>

<net id="851"><net_src comp="831" pin="2"/><net_sink comp="844" pin=2"/></net>

<net id="852"><net_src comp="844" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="857"><net_src comp="114" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="858"><net_src comp="436" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="862"><net_src comp="853" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="867"><net_src comp="233" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="873"><net_src comp="116" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="864" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="118" pin="0"/><net_sink comp="868" pin=2"/></net>

<net id="882"><net_src comp="46" pin="0"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="233" pin="7"/><net_sink comp="876" pin=1"/></net>

<net id="884"><net_src comp="80" pin="0"/><net_sink comp="876" pin=2"/></net>

<net id="885"><net_src comp="120" pin="0"/><net_sink comp="876" pin=3"/></net>

<net id="890"><net_src comp="868" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="876" pin="4"/><net_sink comp="886" pin=1"/></net>

<net id="892"><net_src comp="886" pin="2"/><net_sink comp="257" pin=4"/></net>

<net id="897"><net_src comp="122" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="436" pin="1"/><net_sink comp="893" pin=1"/></net>

<net id="902"><net_src comp="893" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="910"><net_src comp="46" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="233" pin="3"/><net_sink comp="904" pin=1"/></net>

<net id="912"><net_src comp="124" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="913"><net_src comp="72" pin="0"/><net_sink comp="904" pin=3"/></net>

<net id="918"><net_src comp="126" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="436" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="923"><net_src comp="914" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="929"><net_src comp="464" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="128" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="464" pin="4"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="130" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="942"><net_src comp="132" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="134" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="464" pin="4"/><net_sink comp="937" pin=2"/></net>

<net id="948"><net_src comp="937" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="952"><net_src comp="945" pin="1"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="957"><net_src comp="460" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="963"><net_src comp="476" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="40" pin="0"/><net_sink comp="959" pin=1"/></net>

<net id="968"><net_src comp="476" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="974"><net_src comp="476" pin="4"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="44" pin="0"/><net_sink comp="970" pin=1"/></net>

<net id="979"><net_src comp="233" pin="7"/><net_sink comp="976" pin=0"/></net>

<net id="985"><net_src comp="88" pin="0"/><net_sink comp="980" pin=0"/></net>

<net id="986"><net_src comp="976" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="987"><net_src comp="38" pin="0"/><net_sink comp="980" pin=2"/></net>

<net id="992"><net_src comp="980" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="993"><net_src comp="514" pin="4"/><net_sink comp="988" pin=1"/></net>

<net id="994"><net_src comp="988" pin="2"/><net_sink comp="257" pin=4"/></net>

<net id="998"><net_src comp="233" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="1004"><net_src comp="74" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1005"><net_src comp="76" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1010"><net_src comp="999" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1011"><net_src comp="494" pin="4"/><net_sink comp="1006" pin=1"/></net>

<net id="1017"><net_src comp="60" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1018"><net_src comp="1006" pin="2"/><net_sink comp="1012" pin=2"/></net>

<net id="1019"><net_src comp="1012" pin="3"/><net_sink comp="257" pin=1"/></net>

<net id="1023"><net_src comp="233" pin="7"/><net_sink comp="1020" pin=0"/></net>

<net id="1029"><net_src comp="60" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1030"><net_src comp="20" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1037"><net_src comp="46" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1038"><net_src comp="233" pin="3"/><net_sink comp="1031" pin=1"/></net>

<net id="1039"><net_src comp="56" pin="0"/><net_sink comp="1031" pin=2"/></net>

<net id="1040"><net_src comp="58" pin="0"/><net_sink comp="1031" pin=3"/></net>

<net id="1045"><net_src comp="1031" pin="4"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1024" pin="3"/><net_sink comp="1041" pin=1"/></net>

<net id="1047"><net_src comp="1041" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="1051"><net_src comp="233" pin="3"/><net_sink comp="1048" pin=0"/></net>

<net id="1057"><net_src comp="52" pin="0"/><net_sink comp="1052" pin=0"/></net>

<net id="1058"><net_src comp="36" pin="0"/><net_sink comp="1052" pin=2"/></net>

<net id="1065"><net_src comp="46" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="233" pin="7"/><net_sink comp="1059" pin=1"/></net>

<net id="1067"><net_src comp="48" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1068"><net_src comp="50" pin="0"/><net_sink comp="1059" pin=3"/></net>

<net id="1073"><net_src comp="1059" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="1052" pin="3"/><net_sink comp="1069" pin=1"/></net>

<net id="1075"><net_src comp="1069" pin="2"/><net_sink comp="257" pin=4"/></net>

<net id="1079"><net_src comp="233" pin="7"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="1084"><net_src comp="156" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1086"><net_src comp="1081" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1090"><net_src comp="164" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1096"><net_src comp="172" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1101"><net_src comp="180" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1106"><net_src comp="188" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1111"><net_src comp="196" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1112"><net_src comp="1108" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1116"><net_src comp="204" pin="3"/><net_sink comp="1113" pin=0"/></net>

<net id="1117"><net_src comp="1113" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1121"><net_src comp="212" pin="3"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1126"><net_src comp="524" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1134"><net_src comp="536" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1139"><net_src comp="542" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="1147"><net_src comp="560" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1152"><net_src comp="220" pin="3"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1157"><net_src comp="631" pin="4"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1162"><net_src comp="494" pin="4"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="1167"><net_src comp="748" pin="4"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1172"><net_src comp="809" pin="4"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="1177"><net_src comp="904" pin="4"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="1185"><net_src comp="931" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1190"><net_src comp="347" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="1198"><net_src comp="970" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1203"><net_src comp="995" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="999" pin=1"/></net>

<net id="1208"><net_src comp="504" pin="4"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="1012" pin=1"/></net>

<net id="1213"><net_src comp="1020" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1218"><net_src comp="1048" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="1052" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r | {5 6 7 8 9 10 14 15 16 17 }
 - Input state : 
	Port: poly_Sq_tobytes : r | {}
	Port: poly_Sq_tobytes : a_coeffs | {3 4 11 12 }
  - Chain level:
	State 1
		t_addr : 1
		t_addr_1 : 1
		t_addr_2 : 1
		t_addr_3 : 1
		t_addr_4 : 1
		t_addr_5 : 1
		t_addr_6 : 1
		t_addr_7 : 1
	State 2
		next_mul : 1
		exitcond3 : 1
		tmp_89 : 1
		StgValue_34 : 2
		tmp : 1
	State 3
		j_cast6 : 1
		exitcond2 : 1
		j_3 : 1
		StgValue_43 : 2
		tmp_122 : 2
		tmp_124 : 3
		a_coeffs_addr_2 : 4
		a_coeffs_load_2 : 5
	State 4
		t_addr_9 : 1
		StgValue_53 : 2
	State 5
		tmp_123 : 1
		r_addr_23 : 1
		StgValue_59 : 2
		tmp_41 : 1
		tmp_135 : 1
		tmp_42 : 2
		tmp_91 : 3
		tmp_93 : 1
		r_addr_17 : 2
		StgValue_68 : 3
		tmp_44 : 1
	State 6
		tmp_137 : 1
		tmp_45 : 2
		tmp_94 : 3
		tmp_96 : 1
		r_addr_24 : 2
		StgValue_78 : 3
		tmp_97 : 1
		tmp_99 : 1
		r_addr_25 : 2
		StgValue_83 : 3
		tmp_57 : 1
	State 7
		tmp_138 : 1
		tmp_60 : 2
		tmp_61 : 3
		tmp_62 : 1
		tmp_100 : 3
		tmp_102 : 1
		r_addr_26 : 2
		StgValue_96 : 4
		tmp_50 : 1
		tmp_139 : 1
		tmp_51 : 2
		tmp_103 : 3
		tmp_105 : 1
		r_addr_27 : 2
		StgValue_105 : 3
		tmp_53 : 1
	State 8
		tmp_140 : 1
		tmp_54 : 2
		tmp_106 : 3
		tmp_108 : 1
		r_addr_28 : 2
		StgValue_115 : 3
		tmp_109 : 1
		tmp_111 : 1
		r_addr_29 : 2
		StgValue_120 : 3
		tmp_65 : 1
	State 9
		tmp_141 : 1
		tmp_67 : 2
		tmp_68 : 3
		tmp_142 : 1
		tmp_112 : 3
		tmp_114 : 1
		r_addr_30 : 2
		StgValue_133 : 4
		tmp_143 : 1
		tmp_115 : 2
		tmp_58 : 1
		tmp_116 : 3
		tmp_118 : 1
		r_addr_31 : 2
		StgValue_142 : 3
		tmp_119 : 1
	State 10
		tmp_121 : 1
		r_addr_32 : 2
		StgValue_147 : 3
	State 11
		exitcond1 : 1
		tmp_88 : 1
		StgValue_153 : 2
		tmp_11 : 1
		tmp_cast9 : 2
		tmp_s : 3
		a_coeffs_addr : 4
		a_coeffs_load : 5
	State 12
		t_addr_8 : 1
		StgValue_163 : 2
	State 13
		exitcond : 1
		StgValue_168 : 2
		tmp_134 : 1
		t_addr_10 : 2
		StgValue_171 : 3
		j_4 : 1
	State 14
		tmp_144 : 1
		tmp_126 : 2
		tmp_36 : 1
		tmp_127 : 3
		StgValue_183 : 3
		tmp_145 : 1
		tmp_76 : 1
	State 15
		tmp_73 : 1
		tmp_75 : 2
		tmp_128 : 2
		StgValue_193 : 3
		tmp_129 : 1
		StgValue_196 : 2
		tmp_146 : 1
	State 16
		tmp_38 : 1
		tmp_131 : 2
		StgValue_204 : 2
		tmp_147 : 1
	State 17
		tmp_39 : 1
		tmp_133 : 2
		StgValue_212 : 2
		tmp_148 : 1
		StgValue_215 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|          |  next_mul_fu_524 |    0    |    17   |
|          |   tmp_89_fu_536  |    0    |    15   |
|          |    j_3_fu_560    |    0    |    13   |
|          |  tmp_122_fu_566  |    0    |    16   |
|          |   tmp_92_fu_620  |    0    |    17   |
|          |   tmp_95_fu_659  |    0    |    17   |
|          |   tmp_98_fu_670  |    0    |    17   |
|    add   |  tmp_101_fu_707  |    0    |    17   |
|          |  tmp_104_fu_737  |    0    |    17   |
|          |  tmp_107_fu_776  |    0    |    17   |
|          |  tmp_110_fu_798  |    0    |    17   |
|          |  tmp_113_fu_853  |    0    |    17   |
|          |  tmp_117_fu_893  |    0    |    17   |
|          |  tmp_120_fu_914  |    0    |    17   |
|          |   tmp_88_fu_931  |    0    |    12   |
|          |    j_4_fu_970    |    0    |    13   |
|----------|------------------|---------|---------|
|          |   tmp_91_fu_613  |    0    |    8    |
|          |   tmp_94_fu_653  |    0    |    8    |
|          |   tmp_61_fu_693  |    0    |    6    |
|          |  tmp_103_fu_730  |    0    |    8    |
|          |  tmp_106_fu_770  |    0    |    8    |
|    or    |   tmp_68_fu_831  |    0    |    7    |
|          |  tmp_116_fu_886  |    0    |    8    |
|          |  tmp_127_fu_988  |    0    |    8    |
|          |  tmp_75_fu_1006  |    0    |    6    |
|          |  tmp_131_fu_1041 |    0    |    8    |
|          |  tmp_133_fu_1069 |    0    |    8    |
|----------|------------------|---------|---------|
|          | exitcond3_fu_530 |    0    |    11   |
|   icmp   | exitcond2_fu_554 |    0    |    9    |
|          | exitcond1_fu_925 |    0    |    9    |
|          |  exitcond_fu_959 |    0    |    9    |
|----------|------------------|---------|---------|
|          |    grp_fu_483    |    0    |    0    |
|          |    grp_fu_494    |    0    |    0    |
|          |    grp_fu_504    |    0    |    0    |
|          |    grp_fu_514    |    0    |    0    |
|          |   tmp_41_fu_591  |    0    |    0    |
|          |   tmp_44_fu_631  |    0    |    0    |
|partselect|   tmp_53_fu_748  |    0    |    0    |
|          |  tmp_109_fu_787  |    0    |    0    |
|          |   tmp_65_fu_809  |    0    |    0    |
|          |   tmp_58_fu_876  |    0    |    0    |
|          |  tmp_119_fu_904  |    0    |    0    |
|          |  tmp_38_fu_1031  |    0    |    0    |
|          |  tmp_39_fu_1059  |    0    |    0    |
|----------|------------------|---------|---------|
|          |    tmp_fu_542    |    0    |    0    |
|          |   tmp_42_fu_605  |    0    |    0    |
|          |   tmp_45_fu_645  |    0    |    0    |
|          |   tmp_60_fu_685  |    0    |    0    |
|          |  tmp_100_fu_698  |    0    |    0    |
|          |   tmp_51_fu_722  |    0    |    0    |
|          |   tmp_54_fu_762  |    0    |    0    |
|bitconcatenate|   tmp_67_fu_823  |    0    |    0    |
|          |  tmp_112_fu_844  |    0    |    0    |
|          |  tmp_115_fu_868  |    0    |    0    |
|          |   tmp_11_fu_937  |    0    |    0    |
|          |  tmp_126_fu_980  |    0    |    0    |
|          |   tmp_74_fu_999  |    0    |    0    |
|          |  tmp_128_fu_1012 |    0    |    0    |
|          |  tmp_130_fu_1024 |    0    |    0    |
|          |  tmp_132_fu_1052 |    0    |    0    |
|----------|------------------|---------|---------|
|          |  j_cast6_fu_550  |    0    |    0    |
|          |  tmp_124_fu_571  |    0    |    0    |
|          |  tmp_125_fu_576  |    0    |    0    |
|          |   tmp_90_fu_586  |    0    |    0    |
|          |   tmp_93_fu_626  |    0    |    0    |
|          |   tmp_96_fu_665  |    0    |    0    |
|          |   tmp_99_fu_676  |    0    |    0    |
|          |  tmp_102_fu_713  |    0    |    0    |
|   zext   |  tmp_105_fu_743  |    0    |    0    |
|          |  tmp_108_fu_782  |    0    |    0    |
|          |  tmp_111_fu_804  |    0    |    0    |
|          |  tmp_114_fu_859  |    0    |    0    |
|          |  tmp_118_fu_899  |    0    |    0    |
|          |  tmp_121_fu_920  |    0    |    0    |
|          |   tmp_s_fu_949   |    0    |    0    |
|          |   tmp_87_fu_954  |    0    |    0    |
|          |  tmp_134_fu_965  |    0    |    0    |
|----------|------------------|---------|---------|
|          |  tmp_123_fu_581  |    0    |    0    |
|          |  tmp_135_fu_601  |    0    |    0    |
|          |  tmp_137_fu_641  |    0    |    0    |
|          |  tmp_138_fu_681  |    0    |    0    |
|          |  tmp_139_fu_718  |    0    |    0    |
|          |  tmp_140_fu_758  |    0    |    0    |
|   trunc  |  tmp_141_fu_819  |    0    |    0    |
|          |  tmp_143_fu_864  |    0    |    0    |
|          |  tmp_144_fu_976  |    0    |    0    |
|          |  tmp_145_fu_995  |    0    |    0    |
|          |  tmp_146_fu_1020 |    0    |    0    |
|          |  tmp_147_fu_1048 |    0    |    0    |
|          |  tmp_148_fu_1076 |    0    |    0    |
|----------|------------------|---------|---------|
| bitselect|  tmp_142_fu_836  |    0    |    0    |
|----------|------------------|---------|---------|
|   sext   | tmp_cast9_fu_945 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |   377   |
|----------|------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  t |    1   |    0   |    0   |
+----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|a_coeffs_addr_2_reg_1149|    9   |
| a_coeffs_addr_reg_1187 |    9   |
|        i_reg_425       |    6   |
|       j_1_reg_460      |    3   |
|       j_2_reg_472      |    4   |
|      j_3_reg_1144      |    4   |
|      j_4_reg_1195      |    4   |
|        j_reg_448       |    4   |
|    next_mul_reg_1123   |   10   |
|     phi_mul_reg_436    |   10   |
|    t_addr_1_reg_1087   |    3   |
|    t_addr_2_reg_1093   |    3   |
|    t_addr_3_reg_1098   |    3   |
|    t_addr_4_reg_1103   |    3   |
|    t_addr_5_reg_1108   |    3   |
|    t_addr_6_reg_1113   |    3   |
|    t_addr_7_reg_1118   |    3   |
|     t_addr_reg_1081    |    3   |
|    tmp_119_reg_1174    |    8   |
|    tmp_145_reg_1200    |    5   |
|    tmp_146_reg_1210    |    2   |
|    tmp_147_reg_1215    |    5   |
|     tmp_44_reg_1154    |    8   |
|     tmp_53_reg_1164    |    8   |
|     tmp_57_reg_1159    |    6   |
|     tmp_65_reg_1169    |    7   |
|     tmp_76_reg_1205    |    2   |
|     tmp_88_reg_1182    |    3   |
|     tmp_89_reg_1131    |    6   |
|      tmp_reg_1136      |    9   |
+------------------------+--------+
|          Total         |   156  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_227 |  p0  |   4  |   9  |   36   ||    21   |
| grp_access_fu_233 |  p0  |   7  |   3  |   21   ||    38   |
| grp_access_fu_233 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_233 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_257 |  p0  |   9  |  10  |   90   ||    44   |
| grp_access_fu_257 |  p1  |   9  |   8  |   72   ||    44   |
| grp_access_fu_257 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_257 |  p4  |   7  |  10  |   70   ||    38   |
|  phi_mul_reg_436  |  p0  |   2  |  10  |   20   ||    9    |
|     j_reg_448     |  p0  |   2  |   4  |    8   ||    9    |
|    j_1_reg_460    |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   355  || 17.7125 ||   295   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   377  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |   17   |    -   |   295  |
|  Register |    -   |    -   |   156  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   17   |   156  |   672  |
+-----------+--------+--------+--------+--------+
