#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Dec 16 11:40:43 2018
# Process ID: 8024
# Log file: C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/vivado.log
# Journal file: C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.xpr
open_bd_design {C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
open_bd_design {C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:PWM:1.0 PWM_0
endgroup
startgroup
create_bd_port -dir O pwm_out
connect_bd_net [get_bd_pins /PWM_0/pwm_out] [get_bd_ports pwm_out]
endgroup
delete_bd_objs [get_bd_ports PWM_F_L]
connect_bd_intf_net [get_bd_intf_pins PWM_0/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M07_AXI]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins PWM_0/s00_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins PWM_0/s00_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
assign_bd_address [get_bd_addr_segs {PWM_0/S00_AXI/S00_AXI_reg }]
set_property offset 0x10D00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_0_S00_AXI_reg}]
validate_bd_design
connect_bd_net [get_bd_pins PWM_0/Interrupt_out] [get_bd_pins xlconcat_1/In9]
generate_target all [get_files  C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd]
open_bd_design {C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
set_property name PWM_F_L [get_bd_cells PWM_0]
set_property name PWM_F_L [get_bd_ports pwm_out]
copy_bd_objs /  [get_bd_cells {PWM_F_L}]
set_property location {6 1801 1658} [get_bd_cells PWM_F_L1]
copy_bd_objs /  [get_bd_cells {PWM_F_L1}]
set_property location {6 1780 1779} [get_bd_cells PWM_F_L2]
set_property location {6 1757 1787} [get_bd_cells PWM_F_L2]
set_property location {6 1748 1822} [get_bd_cells PWM_F_L2]
copy_bd_objs /  [get_bd_cells {PWM_F_L2}]
set_property location {6 1764 1953} [get_bd_cells PWM_F_L3]
set_property name PWM_F_R [get_bd_cells PWM_F_L1]
set_property name PWM_B_L [get_bd_cells PWM_F_L2]
set_property name PWM_B_R [get_bd_cells PWM_F_L3]
startgroup
set_property -dict [list CONFIG.NUM_MI {11}] [get_bd_cells axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M08_AXI] [get_bd_intf_pins PWM_F_R/S00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M09_AXI] [get_bd_intf_pins PWM_B_L/S00_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M10_AXI] [get_bd_intf_pins PWM_B_R/S00_AXI]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins PWM_F_R/s00_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins PWM_B_L/s00_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins PWM_B_R/s00_axi_aclk] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins PWM_B_L/s00_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins PWM_F_R/s00_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins PWM_B_R/s00_axi_aresetn] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
startgroup
create_bd_port -dir O pwm_out
connect_bd_net [get_bd_pins /PWM_B_L/pwm_out] [get_bd_ports pwm_out]
endgroup
set_property name PWM_B_L [get_bd_ports pwm_out]
startgroup
create_bd_port -dir O pwm_out
connect_bd_net [get_bd_pins /PWM_B_R/pwm_out] [get_bd_ports pwm_out]
endgroup
set_property name PWM_B_R [get_bd_ports pwm_out]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {13}] [get_bd_cells xlconcat_1]
endgroup
connect_bd_net [get_bd_pins xlconcat_1/In10] [get_bd_pins PWM_F_R/Interrupt_out]
connect_bd_net [get_bd_pins PWM_B_L/Interrupt_out] [get_bd_pins xlconcat_1/In11]
connect_bd_net [get_bd_pins xlconcat_1/In12] [get_bd_pins PWM_B_R/Interrupt_out]
startgroup
create_bd_port -dir O pwm_out
connect_bd_net [get_bd_pins /PWM_F_R/pwm_out] [get_bd_ports pwm_out]
endgroup
set_property name PWM_F_R [get_bd_ports pwm_out]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_interconnect_0/M08_ACLK] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_interconnect_0/M09_ACLK] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HCLK] [get_bd_pins axi_interconnect_0/M10_ACLK] [get_bd_pins MIPS_MicroAptiv_UP_0/HCLK]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_interconnect_0/M08_ARESETN] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_interconnect_0/M09_ARESETN] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
connect_bd_net -net [get_bd_nets MIPS_MicroAptiv_UP_0_HRESETn] [get_bd_pins axi_interconnect_0/M10_ARESETN] [get_bd_pins MIPS_MicroAptiv_UP_0/HRESETn]
validate_bd_design
assign_bd_address [get_bd_addr_segs {PWM_F_R/S00_AXI/S00_AXI_reg }]
assign_bd_address [get_bd_addr_segs {PWM_B_R/S00_AXI/S00_AXI_reg }]
assign_bd_address [get_bd_addr_segs {PWM_B_L/S00_AXI/S00_AXI_reg }]
set_property offset 0x10E00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_F_R_S00_AXI_reg}]
set_property offset 0x10F00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_B_L_S00_AXI_reg}]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M04_AXI] [get_bd_nets PWM_w_Int_0_Interrupt_out] [get_bd_nets PWM_w_Int_0_LEDs] [get_bd_cells PWM_w_Int_0]
delete_bd_objs [get_bd_ports PWMs]
startgroup
set_property -dict [list CONFIG.NUM_MI {10}] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_nets axi_interconnect_0_M10_AXI]
endgroup
connect_bd_intf_net [get_bd_intf_pins PWM_B_R/S00_AXI] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/M04_AXI]
startgroup
set_property -dict [list CONFIG.NUM_PORTS {12}] [get_bd_cells xlconcat_1]
delete_bd_objs [get_bd_nets PWM_B_R_Interrupt_out]
endgroup
connect_bd_net [get_bd_pins PWM_B_R/Interrupt_out] [get_bd_pins xlconcat_1/In4]
assign_bd_address [get_bd_addr_segs {axi_bram_ctrl_0/S_AXI/Mem0 }]
assign_bd_address [get_bd_addr_segs {axi_gpio_0/S_AXI/Reg }]
assign_bd_address [get_bd_addr_segs {axi_uart16550_0/S_AXI/Reg }]
assign_bd_address [get_bd_addr_segs {mig_7series_0/memmap/memaddr }]
assign_bd_address [get_bd_addr_segs {PWM_B_R/S00_AXI/S00_AXI_reg }]
assign_bd_address [get_bd_addr_segs {axi_intc_0/s_axi/Reg }]
assign_bd_address [get_bd_addr_segs {axi_uart16550_1/S_AXI/Reg }]
assign_bd_address [get_bd_addr_segs {PWM_F_L/S00_AXI/S00_AXI_reg }]
assign_bd_address [get_bd_addr_segs {PWM_B_L/S00_AXI/S00_AXI_reg }]
assign_bd_address [get_bd_addr_segs {PWM_F_R/S00_AXI/S00_AXI_reg }]
set_property offset 0x1FC00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_axi_bram_ctrl_0_Mem0}]
set_property offset 0x10200000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_axi_intc_0_Reg}]
set_property offset 0x10400000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_axi_uart16550_0_Reg}]
set_property offset 0x10500000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_axi_uart16550_1_Reg}]
set_property offset 0x00000000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_mig_7series_0_memaddr}]
set_property offset 0x10C00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_B_R_S00_AXI_reg}]
set_property offset 0x10F00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_B_R_S00_AXI_reg}]
set_property offset 0x10E00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_F_L_S00_AXI_reg}]
set_property offset 0x10D00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_F_R_S00_AXI_reg}]
set_property offset 0x10C00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_F_L_S00_AXI_reg}]
set_property offset 0x10E00000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_PWM_B_L_S00_AXI_reg}]
set_property offset 0x10600000 [get_bd_addr_segs {MIPS_MicroAptiv_UP_0/AHB_Lite/SEG_axi_gpio_0_Reg}]
validate_bd_design
generate_target all [get_files  C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd]
create_peripheral xilinx.com user Car_Dir 1.0 -dir C:/Users/chengsilin/Documents/System_Practice/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:Car_Dir:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:Car_Dir:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:Car_Dir:1.0]
set_property  ip_repo_paths  {C:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0 C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0 C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0 C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/xilinx.com_user_MIPS_MicroAptiv_UP_1.0 C:/Users/chengsilin/Documents/System_Practice/ip_repo} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_Car_Dir_v1_0 -directory C:/Users/chengsilin/Documents/System_Practice/ip_repo c:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0/component.xml
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v w ]
add_files C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v
update_compile_order -fileset sources_1
close [ open C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v w ]
add_files C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::remove_file C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::remove_file C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v [ipx::get_file_groups xilinx_verilogbehavioralsimulation -of_objects [ipx::current_core]]
ipx::add_file hdl/Freq_Div_mod.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files hdl/Freq_Div_mod.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files hdl/Freq_Div_mod.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
ipx::add_file hdl/Car_Driver_Int.v [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]
set_property type verilogSource [ipx::get_files hdl/Car_Driver_Int.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
set_property library_name xil_defaultlib [ipx::get_files hdl/Car_Driver_Int.v -of_objects [ipx::get_file_groups xilinx_verilogsynthesis -of_objects [ipx::current_core]]]
remove_files C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Freq_Div_mod.v
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0/hdl/Freq_Div_mod.v C:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0/hdl/Car_Driver_Int.v}
update_compile_order -fileset sources_1
remove_files C:/Users/chengsilin/Documents/System_Practice/ip_repo/PWM_1.0/hdl/Car_Driver_Int.v
ipx::merge_project_changes files [ipx::current_core]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::merge_project_changes ports [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {C:\Users\chengsilin\Documents\System_Practice\ip_repo\Car_Dir_1.0\xilinx.com_user_Car_Dir_1.0.zip} [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path c:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0
open_bd_design {C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Car_Dir:1.0 Car_Dir_0
endgroup
set_property location {6 1751 13} [get_bd_cells Car_Dir_0]
ipx::edit_ip_in_project -upgrade true -name Car_Dir_v1_0_project -directory C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.tmp/Car_Dir_v1_0_project c:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_project
delete_bd_objs [get_bd_cells Car_Dir_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Car_Driver_Int:1.0 Car_Driver_Int_0
endgroup
set_property location {6 1775 52} [get_bd_cells Car_Driver_Int_0]
delete_bd_objs [get_bd_cells Car_Driver_Int_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Car_Dir:1.0 Car_Dir_0
endgroup
ipx::edit_ip_in_project -upgrade true -name Car_Dir_v1_0_project -directory C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.tmp/Car_Dir_v1_0_project c:/Users/chengsilin/Documents/System_Practice/ip_repo/Car_Dir_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project MIPSfpga_axi4
current_project Car_Dir_v1_0_project
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_project
open_bd_design {C:/Users/chengsilin/Documents/System_Practice/MIPSfpga_Coe_os/MIPSfpga_axi4.srcs/sources_1/bd/MIPSfpga_system/MIPSfpga_system.bd}
delete_bd_objs [get_bd_cells Car_Dir_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Car_Dir:1.0 Car_Dir_0
endgroup
delete_bd_objs [get_bd_cells Car_Dir_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:Car_Driver_Int:1.0 Car_Driver_Int_0
endgroup
startgroup
create_bd_port -dir O DIR_clk
connect_bd_net [get_bd_pins /Car_Driver_Int_0/DIR_clk] [get_bd_ports DIR_clk]
endgroup
startgroup
create_bd_port -dir O DIR_serial
connect_bd_net [get_bd_pins /Car_Driver_Int_0/DIR_serial] [get_bd_ports DIR_serial]
endgroup
startgroup
create_bd_port -dir O DIR_enable
connect_bd_net [get_bd_pins /Car_Driver_Int_0/DIR_enable] [get_bd_ports DIR_enable]
endgroup
startgroup
create_bd_port -dir O DIR_latch
connect_bd_net [get_bd_pins /Car_Driver_Int_0/DIR_latch] [get_bd_ports DIR_latch]
endgroup
save_bd_design
