## Modules List
read_verilog \
"../../../../sub/generic_sbram/src/generic_sbram.v" \
"../../../../sub/cdc_lib/src/synchronizers/synchronizer.v" \
"../../../../sub/cdc_lib/src/async_fifo/rd_ctrl.v" \
"../../../../sub/cdc_lib/src/async_fifo/wr_ctrl.v" \
"../../../../sub/cdc_lib/src/async_fifo/wr_ctrl_n2one.v" \
"../../../../sub/cdc_lib/src/async_fifo/dual_clock_fifo.v" \
"../../../../sub/cdc_lib/src/async_fifo/dual_clock_fifo_n2one.v" \
"../../../../src/wb4_dual_clock_fifo_1_to_1.v" \
"../../../../src/wb4_dual_clock_fifo_N_to_1.v" \
"../../../../src/wb4_dual_clock_fifo.v"

## Synthesis Command
synth_ice40 -abc9 -dsp -noflatten -json wb4_dual_clock_fifo_syn.json -top wb4_dual_clock_fifo