{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548854252630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548854252637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 30 15:17:32 2019 " "Processing started: Wed Jan 30 15:17:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548854252637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548854252637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fir -c fir " "Command: quartus_map --read_settings_files=on --write_settings_files=off fir -c fir" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548854252637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548854253470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548854253470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/labs/four_mult_add/alt_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/labs/four_mult_add/alt_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mult " "Found entity 1: alt_mult" {  } { { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548854269968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548854269968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/labs/nco_sin_gen/nco_sin_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/labs/nco_sin_gen/nco_sin_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco_sin_gen " "Found entity 1: nco_sin_gen" {  } { { "../nco_sin_gen/nco_sin_gen.v" "" { Text "E:/fpga/labs/nco_sin_gen/nco_sin_gen.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548854269971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548854269971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/labs/four_mult_add/fir.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/labs/four_mult_add/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548854269975 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_add_with_delay " "Found entity 2: mult_add_with_delay" {  } { { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548854269975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548854269975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548854269978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548854269978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertor.v 1 1 " "Found 1 design units, including 1 entities, in source file convertor.v" { { "Info" "ISGN_ENTITY_NAME" "1 convertor " "Found entity 1: convertor" {  } { { "convertor.v" "" { Text "E:/fpga/labs/fir_full/convertor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548854269981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548854269981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548854270108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 top.v(50) " "Verilog HDL assignment warning at top.v(50): truncated value with size 32 to match size of target (14)" {  } { { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1548854270110 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_rom.data_a 0 top.v(16) " "Net \"sine_rom.data_a\" at top.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548854270110 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_rom.waddr_a 0 top.v(16) " "Net \"sine_rom.waddr_a\" at top.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548854270110 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cnt\[24..16\] 0 top.v(17) " "Net \"cnt\[24..16\]\" at top.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548854270110 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine_rom.we_a 0 top.v(16) " "Net \"sine_rom.we_a\" at top.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1548854270110 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir fir:fir_inst " "Elaborating entity \"fir\" for hierarchy \"fir:fir_inst\"" {  } { { "top.v" "fir_inst" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854270111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[1\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854276791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mult fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0 " "Elaborating entity \"alt_mult\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\"" {  } { { "../four_mult_add/fir.v" "alt_mult0" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854276854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "../four_mult_add/alt_mult.v" "ALTMULT_ADD_component" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854276921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\"" {  } { { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854276924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 ACLR3 " "Parameter \"addnsub_multiplier_aclr1\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 ACLR3 " "Parameter \"addnsub_multiplier_aclr3\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR3 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 ACLR3 " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 CLOCK0 " "Parameter \"addnsub_multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr ACLR3 " "Parameter \"chainout_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder YES " "Parameter \"chainout_adder\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register CLOCK0 " "Parameter \"chainout_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry AUTO " "Parameter \"dedicated_multiplier_circuitry\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR3 " "Parameter \"input_aclr_a0\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 ACLR3 " "Parameter \"input_aclr_a1\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 ACLR3 " "Parameter \"input_aclr_a2\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 ACLR3 " "Parameter \"input_aclr_a3\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR3 " "Parameter \"input_aclr_b0\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 ACLR3 " "Parameter \"input_aclr_b1\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 ACLR3 " "Parameter \"input_aclr_b2\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 ACLR3 " "Parameter \"input_aclr_b3\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 CLOCK0 " "Parameter \"input_register_a3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 CLOCK0 " "Parameter \"input_register_b3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 SCANA " "Parameter \"input_source_a1\" = \"SCANA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 SCANA " "Parameter \"input_source_a2\" = \"SCANA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 SCANA " "Parameter \"input_source_a3\" = \"SCANA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR3 " "Parameter \"multiplier_aclr0\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 ACLR3 " "Parameter \"multiplier_aclr1\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 ACLR3 " "Parameter \"multiplier_aclr2\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 ACLR3 " "Parameter \"multiplier_aclr3\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 CLOCK0 " "Parameter \"multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 4 " "Parameter \"number_of_multipliers\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR3 " "Parameter \"output_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a SIGNED " "Parameter \"representation_a\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b SIGNED " "Parameter \"representation_b\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR3 " "Parameter \"signed_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR3 " "Parameter \"signed_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR3 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR3 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 44 " "Parameter \"width_chainin\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 44 " "Parameter \"width_result\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr ACLR3 " "Parameter \"zero_chainout_output_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register CLOCK0 " "Parameter \"zero_chainout_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr ACLR3 " "Parameter \"zero_loopback_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr ACLR3 " "Parameter \"zero_loopback_output_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register CLOCK0 " "Parameter \"zero_loopback_output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr ACLR3 " "Parameter \"zero_loopback_pipeline_aclr\" = \"ACLR3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register CLOCK0 " "Parameter \"zero_loopback_pipeline_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register CLOCK0 " "Parameter \"zero_loopback_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854276925 ""}  } { { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548854276925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_jan6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_jan6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_jan6 " "Found entity 1: mult_add_jan6" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548854277005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548854277005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_jan6 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated " "Elaborating entity \"mult_add_jan6\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[2\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[2\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[2\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[3\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[3\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[3\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[4\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[4\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[4\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[5\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[5\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[5\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[6\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[6\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[6\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[7\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[7\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[7\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[8\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[8\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[8\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[9\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[9\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[9\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[10\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[10\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[10\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[11\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[11\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[11\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[12\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[12\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[12\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[13\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[13\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[13\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[14\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[14\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[14\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[15\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[15\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[15\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[16\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[16\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[16\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854277956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[17\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[17\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[17\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[18\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[18\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[18\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[19\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[19\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[19\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[20\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[20\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[20\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[21\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[21\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[21\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[22\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[22\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[22\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[23\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[23\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[23\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[24\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[24\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[24\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[25\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[25\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[25\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[26\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[26\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[26\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[27\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[27\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[27\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[28\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[28\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[28\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[29\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[29\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[29\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[30\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[30\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[30\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[31\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[31\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[31\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_with_delay fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[32\].mawd_inst " "Elaborating entity \"mult_add_with_delay\" for hierarchy \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[32\].mawd_inst\"" {  } { { "../four_mult_add/fir.v" "MULT_ADD_DEL\[32\].mawd_inst" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854278967 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_MRAM" "sine_rom_rtl_0 " "Inferred RAM node \"sine_rom_rtl_0\" from synchronous design logic.  The RAM node maps into an M-RAM that powers up into an unknown state" {  } {  } 0 276026 "Inferred RAM node \"%1!s!\" from synchronous design logic.  The RAM node maps into an M-RAM that powers up into an unknown state" 0 0 "Analysis & Synthesis" 0 -1 1548854281420 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "sine_rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"sine_rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548854281922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548854281922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548854281922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548854281922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548854281922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548854281922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548854281922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548854281922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548854281922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fir.ram0_top_1fc36.hdl.mif " "Parameter INIT_FILE set to db/fir.ram0_top_1fc36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1548854281922 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1548854281922 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1548854281922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:sine_rom_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:sine_rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854282031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:sine_rom_rtl_0 " "Instantiated megafunction \"altsyncram:sine_rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fir.ram0_top_1fc36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fir.ram0_top_1fc36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282031 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1548854282031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v3g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v3g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v3g1 " "Found entity 1: altsyncram_v3g1" {  } { { "db/altsyncram_v3g1.tdf" "" { Text "E:/fpga/labs/fir_full/db/altsyncram_v3g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548854282120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548854282120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c5a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c5a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c5a " "Found entity 1: decode_c5a" {  } { { "db/decode_c5a.tdf" "" { Text "E:/fpga/labs/fir_full/db/decode_c5a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548854282205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548854282205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ilb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ilb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ilb " "Found entity 1: mux_ilb" {  } { { "db/mux_ilb.tdf" "" { Text "E:/fpga/labs/fir_full/db/mux_ilb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548854282278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548854282278 ""}
{ "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_OR_PARAMS" "32 " "Ignored the following conflicting DSP block balancing assignments or megafunction parameters in 32 DSP block slices" { { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[32\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[32\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[32\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[32\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[31\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[31\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[31\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[31\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[30\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[30\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[30\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[30\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[29\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[29\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[29\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[29\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[28\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[28\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[28\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[28\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[27\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[27\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[27\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[27\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[26\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[26\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[26\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[26\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[25\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[25\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[25\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[25\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[24\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[24\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[24\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[24\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[23\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[23\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[23\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[23\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[22\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[22\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[22\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[22\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[21\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[21\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[21\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[21\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[20\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[20\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[20\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[20\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[19\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[19\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[19\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[19\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[18\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[18\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[18\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[18\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[17\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[17\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[17\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[17\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[16\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[16\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[16\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[16\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[15\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[15\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[15\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[15\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[14\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[14\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[14\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[14\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[13\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[13\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[13\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[13\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[12\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[12\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[12\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[12\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[11\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[11\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[11\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[11\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[10\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[10\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[10\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[10\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[9\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[9\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[9\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[9\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[8\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[8\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[8\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[8\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[7\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[7\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[7\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[7\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[6\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[6\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[6\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[6\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[5\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[5\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[5\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[5\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[4\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[4\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[4\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[4\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[3\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[3\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[3\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[3\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[2\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[2\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[2\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[2\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""} { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "AUTO fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"AUTO\" for node \"fir:fir_inst\|mult_add_with_delay:MULT_ADD_DEL\[1\].mawd_inst\|alt_mult:alt_mult0\|altmult_add:ALTMULT_ADD_component\|mult_add_jan6:auto_generated\|mac_out5\"" {  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Design Software" 0 -1 1548854282623 ""}  } { { "db/mult_add_jan6.tdf" "" { Text "E:/fpga/labs/fir_full/db/mult_add_jan6.tdf" 76 2 0 } } { "altmult_add.tdf" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "../four_mult_add/alt_mult.v" "" { Text "E:/fpga/labs/four_mult_add/alt_mult.v" 144 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 83 0 0 } } { "../four_mult_add/fir.v" "" { Text "E:/fpga/labs/four_mult_add/fir.v" 40 0 0 } } { "top.v" "" { Text "E:/fpga/labs/fir_full/top.v" 36 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Design Software" 0 -1 1548854282623 ""}  } {  } 0 270007 "Ignored the following conflicting DSP block balancing assignments or megafunction parameters in %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1548854282623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1548854283917 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1548854286722 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548854286722 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "752 " "Implemented 752 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548854287191 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548854287191 ""} { "Info" "ICUT_CUT_TM_LCELLS" "540 " "Implemented 540 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548854287191 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1548854287191 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "128 " "Implemented 128 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1548854287191 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548854287191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548854287349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 30 15:18:07 2019 " "Processing ended: Wed Jan 30 15:18:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548854287349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548854287349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548854287349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548854287349 ""}
