$date
	Wed Jul 17 13:06:10 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main_tb $end
$var wire 4 ! sp_reg_out8 [3:0] $end
$var wire 4 " sp_reg_out7 [3:0] $end
$var wire 4 # sp_reg_out6 [3:0] $end
$var wire 4 $ sp_reg_out5 [3:0] $end
$var wire 4 % sp_reg_out4 [3:0] $end
$var wire 4 & sp_reg_out3 [3:0] $end
$var wire 4 ' sp_reg_out2 [3:0] $end
$var wire 4 ( sp_reg_out1 [3:0] $end
$var wire 4 ) reg_out8 [3:0] $end
$var wire 4 * reg_out7 [3:0] $end
$var wire 4 + reg_out6 [3:0] $end
$var wire 4 , reg_out5 [3:0] $end
$var wire 4 - reg_out4 [3:0] $end
$var wire 4 . reg_out3 [3:0] $end
$var wire 4 / reg_out2 [3:0] $end
$var wire 4 0 reg_out1 [3:0] $end
$var wire 1 1 qbar7_ui $end
$var wire 1 2 qbar7_sp $end
$var wire 1 3 qbar6_ui $end
$var wire 1 4 qbar6_sp $end
$var wire 1 5 qbar5_ui $end
$var wire 1 6 qbar5_sp $end
$var wire 1 7 qbar4_ui $end
$var wire 1 8 qbar4_sp $end
$var wire 1 9 qbar3_ui $end
$var wire 1 : qbar3_sp $end
$var wire 1 ; qbar2_ui $end
$var wire 1 < qbar2_sp $end
$var wire 1 = qbar1_ui $end
$var wire 1 > qbar1_sp $end
$var wire 1 ? q7_ui $end
$var wire 1 @ q7_sp $end
$var wire 1 A q6_ui $end
$var wire 1 B q6_sp $end
$var wire 1 C q5_ui $end
$var wire 1 D q5_sp $end
$var wire 1 E q4_ui $end
$var wire 1 F q4_sp $end
$var wire 1 G q3_ui $end
$var wire 1 H q3_sp $end
$var wire 1 I q2_ui $end
$var wire 1 J q2_sp $end
$var wire 1 K q1_ui $end
$var wire 1 L q1_sp $end
$var wire 5 M out [4:0] $end
$var wire 2 N mode_out [1:0] $end
$var wire 1 O comp_out $end
$var reg 1 P rst_sp $end
$var reg 1 Q rst_ui $end
$var reg 1 R sel $end
$var reg 1 S t $end
$var reg 10 T x [9:0] $end
$scope module comp_circ $end
$var wire 32 U in_1 [31:0] $end
$var wire 32 V in_2 [31:0] $end
$var wire 1 O eq $end
$upscope $end
$scope module dmx $end
$var wire 1 W Press_in $end
$var wire 1 R select $end
$var reg 2 X Mode_out [1:0] $end
$upscope $end
$scope module enc $end
$var wire 10 Y D_in [9:0] $end
$var reg 5 Z BCD_out [4:0] $end
$upscope $end
$scope module input_array $end
$var wire 1 Q clear $end
$var wire 4 [ reg_in1 [3:0] $end
$var wire 4 \ reg_in2 [3:0] $end
$var wire 4 ] reg_in3 [3:0] $end
$var wire 4 ^ reg_in4 [3:0] $end
$var wire 4 _ reg_in5 [3:0] $end
$var wire 4 ` reg_in6 [3:0] $end
$var wire 4 a reg_in7 [3:0] $end
$var wire 4 b reg_in8 [3:0] $end
$var wire 2 c reg_mode [1:0] $end
$var wire 4 d reg_out8 [3:0] $end
$var wire 4 e reg_out7 [3:0] $end
$var wire 4 f reg_out6 [3:0] $end
$var wire 4 g reg_out5 [3:0] $end
$var wire 4 h reg_out4 [3:0] $end
$var wire 4 i reg_out3 [3:0] $end
$var wire 4 j reg_out2 [3:0] $end
$var wire 4 k reg_out1 [3:0] $end
$var wire 1 1 clk8 $end
$var wire 1 5 clk7 $end
$var wire 1 3 clk6 $end
$var wire 1 7 clk5 $end
$var wire 1 ? clk4 $end
$var wire 1 C clk3 $end
$var wire 1 A clk2 $end
$var wire 1 E clk1 $end
$scope module reg1 $end
$var wire 4 l reg_in [3:0] $end
$var wire 2 m reg_mode [1:0] $end
$var wire 1 Q reset $end
$var wire 1 E clock $end
$var reg 4 n reg_out [3:0] $end
$upscope $end
$scope module reg2 $end
$var wire 4 o reg_in [3:0] $end
$var wire 2 p reg_mode [1:0] $end
$var wire 1 Q reset $end
$var wire 1 A clock $end
$var reg 4 q reg_out [3:0] $end
$upscope $end
$scope module reg3 $end
$var wire 4 r reg_in [3:0] $end
$var wire 2 s reg_mode [1:0] $end
$var wire 1 Q reset $end
$var wire 1 C clock $end
$var reg 4 t reg_out [3:0] $end
$upscope $end
$scope module reg4 $end
$var wire 4 u reg_in [3:0] $end
$var wire 2 v reg_mode [1:0] $end
$var wire 1 Q reset $end
$var wire 1 ? clock $end
$var reg 4 w reg_out [3:0] $end
$upscope $end
$scope module reg5 $end
$var wire 4 x reg_in [3:0] $end
$var wire 2 y reg_mode [1:0] $end
$var wire 1 Q reset $end
$var wire 1 7 clock $end
$var reg 4 z reg_out [3:0] $end
$upscope $end
$scope module reg6 $end
$var wire 4 { reg_in [3:0] $end
$var wire 2 | reg_mode [1:0] $end
$var wire 1 Q reset $end
$var wire 1 3 clock $end
$var reg 4 } reg_out [3:0] $end
$upscope $end
$scope module reg7 $end
$var wire 4 ~ reg_in [3:0] $end
$var wire 2 !" reg_mode [1:0] $end
$var wire 1 Q reset $end
$var wire 1 5 clock $end
$var reg 4 "" reg_out [3:0] $end
$upscope $end
$scope module reg8 $end
$var wire 4 #" reg_in [3:0] $end
$var wire 2 $" reg_mode [1:0] $end
$var wire 1 Q reset $end
$var wire 1 1 clock $end
$var reg 4 %" reg_out [3:0] $end
$upscope $end
$upscope $end
$scope module input_array_2 $end
$var wire 1 P clear $end
$var wire 4 &" reg_in1 [3:0] $end
$var wire 4 '" reg_in2 [3:0] $end
$var wire 4 (" reg_in3 [3:0] $end
$var wire 4 )" reg_in4 [3:0] $end
$var wire 4 *" reg_in5 [3:0] $end
$var wire 4 +" reg_in6 [3:0] $end
$var wire 4 ," reg_in7 [3:0] $end
$var wire 4 -" reg_in8 [3:0] $end
$var wire 2 ." reg_mode [1:0] $end
$var wire 4 /" reg_out8 [3:0] $end
$var wire 4 0" reg_out7 [3:0] $end
$var wire 4 1" reg_out6 [3:0] $end
$var wire 4 2" reg_out5 [3:0] $end
$var wire 4 3" reg_out4 [3:0] $end
$var wire 4 4" reg_out3 [3:0] $end
$var wire 4 5" reg_out2 [3:0] $end
$var wire 4 6" reg_out1 [3:0] $end
$var wire 1 2 clk8 $end
$var wire 1 6 clk7 $end
$var wire 1 4 clk6 $end
$var wire 1 8 clk5 $end
$var wire 1 @ clk4 $end
$var wire 1 D clk3 $end
$var wire 1 B clk2 $end
$var wire 1 F clk1 $end
$scope module reg1 $end
$var wire 4 7" reg_in [3:0] $end
$var wire 2 8" reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 F clock $end
$var reg 4 9" reg_out [3:0] $end
$upscope $end
$scope module reg2 $end
$var wire 4 :" reg_in [3:0] $end
$var wire 2 ;" reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 B clock $end
$var reg 4 <" reg_out [3:0] $end
$upscope $end
$scope module reg3 $end
$var wire 4 =" reg_in [3:0] $end
$var wire 2 >" reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 D clock $end
$var reg 4 ?" reg_out [3:0] $end
$upscope $end
$scope module reg4 $end
$var wire 4 @" reg_in [3:0] $end
$var wire 2 A" reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 @ clock $end
$var reg 4 B" reg_out [3:0] $end
$upscope $end
$scope module reg5 $end
$var wire 4 C" reg_in [3:0] $end
$var wire 2 D" reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 8 clock $end
$var reg 4 E" reg_out [3:0] $end
$upscope $end
$scope module reg6 $end
$var wire 4 F" reg_in [3:0] $end
$var wire 2 G" reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 4 clock $end
$var reg 4 H" reg_out [3:0] $end
$upscope $end
$scope module reg7 $end
$var wire 4 I" reg_in [3:0] $end
$var wire 2 J" reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 6 clock $end
$var reg 4 K" reg_out [3:0] $end
$upscope $end
$scope module reg8 $end
$var wire 4 L" reg_in [3:0] $end
$var wire 2 M" reg_mode [1:0] $end
$var wire 1 P reset $end
$var wire 1 2 clock $end
$var reg 4 N" reg_out [3:0] $end
$upscope $end
$upscope $end
$scope module input_t_ff $end
$var wire 1 O" clk $end
$var wire 1 K q1 $end
$var wire 1 I q2 $end
$var wire 1 G q3 $end
$var wire 1 = qbar1 $end
$var wire 1 ; qbar2 $end
$var wire 1 9 qbar3 $end
$var wire 1 Q rst $end
$var wire 1 S t $end
$var wire 1 P" t3_qbar $end
$var wire 1 Q" t3_q $end
$var wire 1 R" t2_qbar $end
$var wire 1 S" t2_q $end
$var wire 1 T" t1_qbar $end
$var wire 1 U" t1_q $end
$var wire 1 1 qbar7 $end
$var wire 1 3 qbar6 $end
$var wire 1 5 qbar5 $end
$var wire 1 7 qbar4 $end
$var wire 1 ? q7 $end
$var wire 1 A q6 $end
$var wire 1 C q5 $end
$var wire 1 E q4 $end
$scope module t1 $end
$var wire 1 O" clk $end
$var wire 1 T" qbar $end
$var wire 1 Q rst $end
$var wire 1 S t $end
$var reg 1 U" q $end
$upscope $end
$scope module t2 $end
$var wire 1 U" clk $end
$var wire 1 R" qbar $end
$var wire 1 Q rst $end
$var wire 1 S t $end
$var reg 1 S" q $end
$upscope $end
$scope module t3 $end
$var wire 1 T" clk $end
$var wire 1 P" qbar $end
$var wire 1 Q rst $end
$var wire 1 S t $end
$var reg 1 Q" q $end
$upscope $end
$scope module t4 $end
$var wire 1 S" clk $end
$var wire 1 7 qbar $end
$var wire 1 Q rst $end
$var wire 1 S t $end
$var reg 1 E q $end
$upscope $end
$scope module t5 $end
$var wire 1 R" clk $end
$var wire 1 5 qbar $end
$var wire 1 Q rst $end
$var wire 1 S t $end
$var reg 1 C q $end
$upscope $end
$scope module t6 $end
$var wire 1 Q" clk $end
$var wire 1 3 qbar $end
$var wire 1 Q rst $end
$var wire 1 S t $end
$var reg 1 A q $end
$upscope $end
$scope module t7 $end
$var wire 1 P" clk $end
$var wire 1 1 qbar $end
$var wire 1 Q rst $end
$var wire 1 S t $end
$var reg 1 ? q $end
$upscope $end
$upscope $end
$scope module input_t_ff_2 $end
$var wire 1 V" clk $end
$var wire 1 L q1 $end
$var wire 1 J q2 $end
$var wire 1 H q3 $end
$var wire 1 > qbar1 $end
$var wire 1 < qbar2 $end
$var wire 1 : qbar3 $end
$var wire 1 P rst $end
$var wire 1 S t $end
$var wire 1 W" t3_qbar $end
$var wire 1 X" t3_q $end
$var wire 1 Y" t2_qbar $end
$var wire 1 Z" t2_q $end
$var wire 1 [" t1_qbar $end
$var wire 1 \" t1_q $end
$var wire 1 2 qbar7 $end
$var wire 1 4 qbar6 $end
$var wire 1 6 qbar5 $end
$var wire 1 8 qbar4 $end
$var wire 1 @ q7 $end
$var wire 1 B q6 $end
$var wire 1 D q5 $end
$var wire 1 F q4 $end
$scope module t1 $end
$var wire 1 V" clk $end
$var wire 1 [" qbar $end
$var wire 1 P rst $end
$var wire 1 S t $end
$var reg 1 \" q $end
$upscope $end
$scope module t2 $end
$var wire 1 \" clk $end
$var wire 1 Y" qbar $end
$var wire 1 P rst $end
$var wire 1 S t $end
$var reg 1 Z" q $end
$upscope $end
$scope module t3 $end
$var wire 1 [" clk $end
$var wire 1 W" qbar $end
$var wire 1 P rst $end
$var wire 1 S t $end
$var reg 1 X" q $end
$upscope $end
$scope module t4 $end
$var wire 1 Z" clk $end
$var wire 1 8 qbar $end
$var wire 1 P rst $end
$var wire 1 S t $end
$var reg 1 F q $end
$upscope $end
$scope module t5 $end
$var wire 1 Y" clk $end
$var wire 1 6 qbar $end
$var wire 1 P rst $end
$var wire 1 S t $end
$var reg 1 D q $end
$upscope $end
$scope module t6 $end
$var wire 1 X" clk $end
$var wire 1 4 qbar $end
$var wire 1 P rst $end
$var wire 1 S t $end
$var reg 1 B q $end
$upscope $end
$scope module t7 $end
$var wire 1 W" clk $end
$var wire 1 2 qbar $end
$var wire 1 P rst $end
$var wire 1 S t $end
$var reg 1 @ q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0\"
1["
0Z"
1Y"
0X"
1W"
0V"
0U"
1T"
0S"
1R"
0Q"
1P"
0O"
b0 N"
b11 M"
b0 L"
b0 K"
b11 J"
b0 I"
b0 H"
b11 G"
b0 F"
b0 E"
b11 D"
b0 C"
b0 B"
b11 A"
b0 @"
b0 ?"
b11 >"
b0 ="
b0 <"
b11 ;"
b0 :"
b0 9"
b11 8"
b0 7"
b0 6"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
b0 /"
b11 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b11 $"
b0 #"
b0 ""
b11 !"
b0 ~
b0 }
b11 |
b0 {
b0 z
b11 y
b0 x
b0 w
b11 v
b0 u
b0 t
b11 s
b0 r
b0 q
b11 p
b0 o
b0 n
b11 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b11 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
0W
b0 V
b0 U
b0 T
0S
1R
1Q
1P
1O
b0 N
b0 M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
1>
1=
1<
1;
1:
19
18
17
16
15
14
13
12
11
b0 0
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1
1S
0Q
0P
#6
0O
b100000000000000000000000000000 V
b10 (
b10 6"
b10 9"
08
1F
0<
0Y"
1J
1Z"
0>
0["
1L
1\"
1V"
b10 N
b10 X
b10 -"
b10 L"
b10 ,"
b10 I"
b10 +"
b10 F"
b10 *"
b10 C"
b10 )"
b10 @"
b10 ("
b10 ="
b10 '"
b10 :"
b10 &"
b10 7"
b10 b
b10 #"
b10 a
b10 ~
b10 `
b10 {
b10 _
b10 x
b10 ^
b10 u
b10 ]
b10 r
b10 \
b10 o
b10 [
b10 l
1W
b10010 M
b10010 Z
b100 T
b100 Y
#11
0V"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#16
b100001000000000000000000000000 V
b1 '
b1 5"
b1 <"
04
1B
0:
0W"
1H
1X"
1>
1["
0L
0\"
1V"
b10 N
b10 X
b1 -"
b1 L"
b1 ,"
b1 I"
b1 +"
b1 F"
b1 *"
b1 C"
b1 )"
b1 @"
b1 ("
b1 ="
b1 '"
b1 :"
b1 &"
b1 7"
b1 b
b1 #"
b1 a
b1 ~
b1 `
b1 {
b1 _
b1 x
b1 ^
b1 u
b1 ]
b1 r
b1 \
b1 o
b1 [
b1 l
1W
b10001 M
b10001 Z
b10 T
b10 Y
#21
0V"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#26
b100001100100000000000000000000 V
b1001 &
b1001 4"
b1001 ?"
06
1D
1<
1Y"
0J
0Z"
0>
0["
1L
1\"
1V"
b10 N
b10 X
b1001 -"
b1001 L"
b1001 ,"
b1001 I"
b1001 +"
b1001 F"
b1001 *"
b1001 C"
b1001 )"
b1001 @"
b1001 ("
b1001 ="
b1001 '"
b1001 :"
b1001 &"
b1001 7"
b1001 b
b1001 #"
b1001 a
b1001 ~
b1001 `
b1001 {
b1001 _
b1001 x
b1001 ^
b1001 u
b1001 ]
b1001 r
b1001 \
b1001 o
b1001 [
b1001 l
1W
b11001 M
b11001 Z
b1000000000 T
b1000000000 Y
#31
0V"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#36
b100001100100110000000000000000 V
b11 %
b11 3"
b11 B"
02
1@
1:
1W"
0H
0X"
1>
1["
0L
0\"
1V"
b10 N
b10 X
b11 -"
b11 L"
b11 ,"
b11 I"
b11 +"
b11 F"
b11 *"
b11 C"
b11 )"
b11 @"
b11 ("
b11 ="
b11 '"
b11 :"
b11 &"
b11 7"
b11 b
b11 #"
b11 a
b11 ~
b11 `
b11 {
b11 _
b11 x
b11 ^
b11 u
b11 ]
b11 r
b11 \
b11 o
b11 [
b11 l
1W
b10011 M
b10011 Z
b1000 T
b1000 Y
#41
0V"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#46
b100001100100110101000000000000 V
b101 $
b101 2"
b101 E"
18
0F
0<
0Y"
1J
1Z"
0>
0["
1L
1\"
1V"
b10 N
b10 X
b101 -"
b101 L"
b101 ,"
b101 I"
b101 +"
b101 F"
b101 *"
b101 C"
b101 )"
b101 @"
b101 ("
b101 ="
b101 '"
b101 :"
b101 &"
b101 7"
b101 b
b101 #"
b101 a
b101 ~
b101 `
b101 {
b101 _
b101 x
b101 ^
b101 u
b101 ]
b101 r
b101 \
b101 o
b101 [
b101 l
1W
b10101 M
b10101 Z
b100000 T
b100000 Y
#51
0V"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#56
b100001100100110101010000000000 V
b100 #
b100 1"
b100 H"
14
0B
0:
0W"
1H
1X"
1>
1["
0L
0\"
1V"
b10 N
b10 X
b100 -"
b100 L"
b100 ,"
b100 I"
b100 +"
b100 F"
b100 *"
b100 C"
b100 )"
b100 @"
b100 ("
b100 ="
b100 '"
b100 :"
b100 &"
b100 7"
b100 b
b100 #"
b100 a
b100 ~
b100 `
b100 {
b100 _
b100 x
b100 ^
b100 u
b100 ]
b100 r
b100 \
b100 o
b100 [
b100 l
1W
b10100 M
b10100 Z
b10000 T
b10000 Y
#61
0V"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#66
b100001100100110101010010000000 V
b1000 "
b1000 0"
b1000 K"
16
0D
1<
1Y"
0J
0Z"
0>
0["
1L
1\"
1V"
b10 N
b10 X
b1000 -"
b1000 L"
b1000 ,"
b1000 I"
b1000 +"
b1000 F"
b1000 *"
b1000 C"
b1000 )"
b1000 @"
b1000 ("
b1000 ="
b1000 '"
b1000 :"
b1000 &"
b1000 7"
b1000 b
b1000 #"
b1000 a
b1000 ~
b1000 `
b1000 {
b1000 _
b1000 x
b1000 ^
b1000 u
b1000 ]
b1000 r
b1000 \
b1000 o
b1000 [
b1000 l
1W
b11000 M
b11000 Z
b100000000 T
b100000000 Y
#71
0V"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#76
b100001100100110101010010001000 V
b1000 !
b1000 /"
b1000 N"
12
0@
1:
1W"
0H
0X"
1>
1["
0L
0\"
1V"
b10 N
b10 X
b1000 -"
b1000 L"
b1000 ,"
b1000 I"
b1000 +"
b1000 F"
b1000 *"
b1000 C"
b1000 )"
b1000 @"
b1000 ("
b1000 ="
b1000 '"
b1000 :"
b1000 &"
b1000 7"
b1000 b
b1000 #"
b1000 a
b1000 ~
b1000 `
b1000 {
b1000 _
b1000 x
b1000 ^
b1000 u
b1000 ]
b1000 r
b1000 \
b1000 o
b1000 [
b1000 l
1W
b11000 M
b11000 Z
b100000000 T
b100000000 Y
#81
0V"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#82
0R
#87
b100000000000000000000000000000 U
b10 0
b10 k
b10 n
07
1E
0;
0R"
1I
1S"
0=
0T"
1K
1U"
1O"
b1 N
b1 X
b10 -"
b10 L"
b10 ,"
b10 I"
b10 +"
b10 F"
b10 *"
b10 C"
b10 )"
b10 @"
b10 ("
b10 ="
b10 '"
b10 :"
b10 &"
b10 7"
b10 b
b10 #"
b10 a
b10 ~
b10 `
b10 {
b10 _
b10 x
b10 ^
b10 u
b10 ]
b10 r
b10 \
b10 o
b10 [
b10 l
1W
b10010 M
b10010 Z
b100 T
b100 Y
#92
0O"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#97
b100001000000000000000000000000 U
b1 /
b1 j
b1 q
03
1A
09
0P"
1G
1Q"
1=
1T"
0K
0U"
1O"
b1 N
b1 X
b1 -"
b1 L"
b1 ,"
b1 I"
b1 +"
b1 F"
b1 *"
b1 C"
b1 )"
b1 @"
b1 ("
b1 ="
b1 '"
b1 :"
b1 &"
b1 7"
b1 b
b1 #"
b1 a
b1 ~
b1 `
b1 {
b1 _
b1 x
b1 ^
b1 u
b1 ]
b1 r
b1 \
b1 o
b1 [
b1 l
1W
b10001 M
b10001 Z
b10 T
b10 Y
#102
0O"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#107
b100001100100000000000000000000 U
b1001 .
b1001 i
b1001 t
05
1C
1;
1R"
0I
0S"
0=
0T"
1K
1U"
1O"
b1 N
b1 X
b1001 -"
b1001 L"
b1001 ,"
b1001 I"
b1001 +"
b1001 F"
b1001 *"
b1001 C"
b1001 )"
b1001 @"
b1001 ("
b1001 ="
b1001 '"
b1001 :"
b1001 &"
b1001 7"
b1001 b
b1001 #"
b1001 a
b1001 ~
b1001 `
b1001 {
b1001 _
b1001 x
b1001 ^
b1001 u
b1001 ]
b1001 r
b1001 \
b1001 o
b1001 [
b1001 l
1W
b11001 M
b11001 Z
b1000000000 T
b1000000000 Y
#112
0O"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#117
b100001100100110000000000000000 U
b11 -
b11 h
b11 w
01
1?
19
1P"
0G
0Q"
1=
1T"
0K
0U"
1O"
b1 N
b1 X
b11 -"
b11 L"
b11 ,"
b11 I"
b11 +"
b11 F"
b11 *"
b11 C"
b11 )"
b11 @"
b11 ("
b11 ="
b11 '"
b11 :"
b11 &"
b11 7"
b11 b
b11 #"
b11 a
b11 ~
b11 `
b11 {
b11 _
b11 x
b11 ^
b11 u
b11 ]
b11 r
b11 \
b11 o
b11 [
b11 l
1W
b10011 M
b10011 Z
b1000 T
b1000 Y
#122
0O"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#127
b100001100100110101000000000000 U
b101 ,
b101 g
b101 z
17
0E
0;
0R"
1I
1S"
0=
0T"
1K
1U"
1O"
b1 N
b1 X
b101 -"
b101 L"
b101 ,"
b101 I"
b101 +"
b101 F"
b101 *"
b101 C"
b101 )"
b101 @"
b101 ("
b101 ="
b101 '"
b101 :"
b101 &"
b101 7"
b101 b
b101 #"
b101 a
b101 ~
b101 `
b101 {
b101 _
b101 x
b101 ^
b101 u
b101 ]
b101 r
b101 \
b101 o
b101 [
b101 l
1W
b10101 M
b10101 Z
b100000 T
b100000 Y
#132
0O"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#137
b100001100100110101010000000000 U
b100 +
b100 f
b100 }
13
0A
09
0P"
1G
1Q"
1=
1T"
0K
0U"
1O"
b1 N
b1 X
b100 -"
b100 L"
b100 ,"
b100 I"
b100 +"
b100 F"
b100 *"
b100 C"
b100 )"
b100 @"
b100 ("
b100 ="
b100 '"
b100 :"
b100 &"
b100 7"
b100 b
b100 #"
b100 a
b100 ~
b100 `
b100 {
b100 _
b100 x
b100 ^
b100 u
b100 ]
b100 r
b100 \
b100 o
b100 [
b100 l
1W
b10100 M
b10100 Z
b10000 T
b10000 Y
#142
0O"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#147
b100001100100110101010010000000 U
b1000 *
b1000 e
b1000 ""
15
0C
1;
1R"
0I
0S"
0=
0T"
1K
1U"
1O"
b1 N
b1 X
b1000 -"
b1000 L"
b1000 ,"
b1000 I"
b1000 +"
b1000 F"
b1000 *"
b1000 C"
b1000 )"
b1000 @"
b1000 ("
b1000 ="
b1000 '"
b1000 :"
b1000 &"
b1000 7"
b1000 b
b1000 #"
b1000 a
b1000 ~
b1000 `
b1000 {
b1000 _
b1000 x
b1000 ^
b1000 u
b1000 ]
b1000 r
b1000 \
b1000 o
b1000 [
b1000 l
1W
b11000 M
b11000 Z
b100000000 T
b100000000 Y
#152
0O"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#157
1O
b100001100100110101010010001000 U
b1000 )
b1000 d
b1000 %"
11
0?
19
1P"
0G
0Q"
1=
1T"
0K
0U"
1O"
b1 N
b1 X
b1000 -"
b1000 L"
b1000 ,"
b1000 I"
b1000 +"
b1000 F"
b1000 *"
b1000 C"
b1000 )"
b1000 @"
b1000 ("
b1000 ="
b1000 '"
b1000 :"
b1000 &"
b1000 7"
b1000 b
b1000 #"
b1000 a
b1000 ~
b1000 `
b1000 {
b1000 _
b1000 x
b1000 ^
b1000 u
b1000 ]
b1000 r
b1000 \
b1000 o
b1000 [
b1000 l
1W
b11000 M
b11000 Z
b100000000 T
b100000000 Y
#162
0O"
b0 N
b0 X
b0 -"
b0 L"
b0 ,"
b0 I"
b0 +"
b0 F"
b0 *"
b0 C"
b0 )"
b0 @"
b0 ("
b0 ="
b0 '"
b0 :"
b0 &"
b0 7"
b0 b
b0 #"
b0 a
b0 ~
b0 `
b0 {
b0 _
b0 x
b0 ^
b0 u
b0 ]
b0 r
b0 \
b0 o
b0 [
b0 l
0W
b0 M
b0 Z
b0 T
b0 Y
#182
