{
    "description": "Only LUT benchmarks where LUT > 100",
    "tool": "yosys",
    "yosys_path": "yosys/install/bin/yosys",
    "abc_script": "scripts/synth/abc/abc_base6.v2.scr",
    "yosys_template_script": "scripts/synth/yosys/yosys_template_noshare.ys",
    "vivado_template_script": "scripts/synth/vivado/vivado_v1_template.tcl",
    "num_process": 32,
    "timeout": 21600,
    "verific": true,
    "benchmarks": [
        {
            "name": "IR_Remote",
            "rtl_path": "benchmarks/verilog/ql_designs/IR_Remote", 
            "top_module": "top"
        },
        {
            "name": "adder_128",
            "rtl_path": "benchmarks/verilog/ql_designs/adder_128",
            "top_module": "adder_128"
        },
        {
            "name": "adder_64",
            "rtl_path": "benchmarks/verilog/ql_designs/adder_64",
            "top_module": "adder_64"
        },
        {
            "name": "adder_columns",
            "rtl_path": "benchmarks/verilog/ql_designs/adder_columns",
            "top_module": "adder_columns"
        },
        {
            "name": "adder_max",
            "rtl_path": "benchmarks/verilog/ql_designs/adder_max",
            "top_module": "adder_max"
        },
        {
            "name": "bin2seven",
            "rtl_path": "benchmarks/verilog/ql_designs/bin2seven",
            "top_module": "top"
        },
        {
            "name": "cavlc_top",
            "rtl_path": "benchmarks/verilog/ql_designs/cavlc_top",
            "top_module": "cavlc_top"
        },
        {
            "name": "cf_fir_24_16_16",
            "rtl_path": "benchmarks/verilog/ql_designs/cf_fir_24_16_16",
            "top_module": "top"
        },
        {
            "name": "cf_rca_16",
            "rtl_path": "benchmarks/verilog/ql_designs/cf_rca_16",
            "top_module": "top"
        },
        {
            "name": "conv2d",
            "rtl_path": "benchmarks/verilog/ql_designs/conv2d",
            "top_module": "top"
        },
        {
            "name": "conv2d_no_ksa",
            "rtl_path": "benchmarks/verilog/ql_designs/conv2d_no_ksa",
            "top_module": "top"
        },
        {
            "name": "counter120bitx5",
            "rtl_path": "benchmarks/verilog/ql_designs/counter120bitx5",
            "top_module": "counter120bitx5"
        },
        {
            "name": "des_perf",
            "rtl_path": "benchmarks/verilog/ql_designs/des_perf",
            "top_module": "des_perf"
        },
        {
            "name": "i2c_master_top",
            "rtl_path": "benchmarks/verilog/ql_designs/i2c_master_top",
            "top_module": "i2c_master_top"
        },
        {
            "name": "iir",
            "rtl_path": "benchmarks/verilog/ql_designs/iir",
            "top_module": "top"
        },
        {
            "name": "io_max",
            "rtl_path": "benchmarks/verilog/ql_designs/io_max",
            "top_module": "io_max"
        },
        {
            "name": "io_reg_max",
            "rtl_path": "benchmarks/verilog/ql_designs/io_reg_max",
            "top_module": "io_reg_max"
        },
        {
            "name": "io_reg_tc1",
            "rtl_path": "benchmarks/verilog/ql_designs/io_reg_tc1",
            "top_module": "io_reg_tc1"
        },
        {
            "name": "io_tc1",
            "rtl_path": "benchmarks/verilog/ql_designs/io_tc1",
            "top_module": "io_tc1"
        },
        {
            "name": "mac_16",
            "rtl_path": "benchmarks/verilog/ql_designs/mac_16",
            "top_module": "mac_16"
        },
        {
            "name": "multi_enc_decx2x4",
            "rtl_path": "benchmarks/verilog/ql_designs/multi_enc_decx2x4",
            "top_module": "top"
        },
        {
            "name": "multiplier_8bit",
            "rtl_path": "benchmarks/verilog/ql_designs/multiplier_8bit",
            "top_module": "multiplier_8bit"
        },
        {
            "name": "osc_alu",
            "rtl_path": "benchmarks/verilog/ql_designs/osc_alu",
            "top_module": "top"
        },
        {
            "name": "rgb2ycrcb",
            "rtl_path": "benchmarks/verilog/ql_designs/rgb2ycrcb",
            "top_module": "top"
        },
        {
            "name": "smithwaterman",
            "rtl_path": "benchmarks/verilog/ql_designs/smithwaterman",
            "top_module": "smithwaterman"
        },
        {
            "name": "spi_master_top",
            "rtl_path": "benchmarks/verilog/ql_designs/spi_master_top",
            "top_module": "spi_master_top"
        },
        {
            "name": "top_120_13",
            "rtl_path": "benchmarks/verilog/ql_designs/top_120_13",
            "top_module": "top_120_13"
        },
        {
            "name": "unsigned_mult_50",
            "rtl_path": "benchmarks/verilog/ql_designs/unsigned_mult_50",
            "top_module": "top"
        },
        {
            "name": "unsigned_mult_80",
            "rtl_path": "benchmarks/verilog/ql_designs/unsigned_mult_80",
            "top_module": "unsigned_mult_80"
        },
        {
            "name": "wb_conmax",
            "rtl_path": "benchmarks/verilog/ql_designs/wb_conmax",
            "top_module": "wb_conmax_top"
        },
        {
            "name": "ycrcb2rgb",
            "rtl_path": "benchmarks/verilog/ql_designs/ycrcb2rgb",
            "top_module": "top"
        }
    ]
}

