Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : XC6SLX16-CSG324
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : microfono

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/athalia/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Microfono/microfono.v" into library work
Parsing module <microfono>.
Analyzing Verilog file "/home/athalia/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Microfono/div_freq.v" into library work
Parsing module <div_freq>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <microfono>.

Elaborating module <div_freq>.
WARNING:HDLCompiler:413 - "/home/athalia/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Microfono/div_freq.v" Line 19: Result of 32-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:1127 - "/home/athalia/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Microfono/microfono.v" Line 22: Assignment to sdata ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <microfono>.
    Related source file is "/home/athalia/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Microfono/microfono.v".
    Found 1-bit register for signal <busy>.
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <count>.
    Found 1-bit register for signal <ws>.
    Found 1-bit register for signal <er>.
    Found 32-bit adder for signal <count[0]_GND_1_o_add_5_OUT> created at line 43.
    Found 32-bit comparator greater for signal <n0001> created at line 32
    Found 1-bit comparator greater for signal <n0003> created at line 38
    Found 32-bit comparator greater for signal <count[0]_INV_22_o> created at line 40
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <microfono> synthesized.

Synthesizing Unit <div_freq>.
    Related source file is "/home/athalia/FPGA-Game-D1/HW/RTL/06PCM-AUDIO-MICROFONO/Version_01/02 verilog/Microfono/div_freq.v".
        fi = 100000000
        fs = 20000000
    Found 1-bit register for signal <clkout>.
    Found 16-bit register for signal <count>.
    Found 16-bit subtractor for signal <GND_2_o_GND_2_o_sub_2_OUT<15:0>> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <div_freq> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit subtractor                                     : 1
 32-bit adder                                          : 1
# Registers                                            : 7
 1-bit register                                        : 5
 16-bit register                                       : 1
 32-bit register                                       : 1
# Comparators                                          : 3
 1-bit comparator greater                              : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 1
 16-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <div_freq>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <div_freq> synthesized (advanced).

Synthesizing (advanced) Unit <microfono>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <microfono> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 16-bit down counter                                   : 1
 32-bit up counter                                     : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 3
 1-bit comparator greater                              : 1
 32-bit comparator greater                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <microfono> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block microfono, actual ratio is 1.
FlipFlop df/clkout has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop ws has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop done has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop busy has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 57
 Flip-Flops                                            : 57

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 186
#      GND                         : 1
#      INV                         : 19
#      LUT1                        : 32
#      LUT2                        : 7
#      LUT3                        : 2
#      LUT5                        : 13
#      LUT6                        : 4
#      MUXCY                       : 59
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 57
#      FD_1                        : 5
#      FDR                         : 16
#      FDR_1                       : 2
#      FDRE                        : 32
#      FDS                         : 2
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 3
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              52  out of  18224     0%  
 Number of Slice LUTs:                   77  out of   9112     0%  
    Number used as Logic:                77  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     77
   Number with an unused Flip Flop:      25  out of     77    32%  
   Number with an unused LUT:             0  out of     77     0%  
   Number of fully used LUT-FF pairs:    52  out of     77    67%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    232     3%  
    IOB Flip Flops/Latches:               5

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
df/clkout                          | BUFG                   | 39    |
clk                                | BUFGP                  | 18    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.794ns (Maximum Frequency: 208.605MHz)
   Minimum input arrival time before clock: 4.302ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'df/clkout'
  Clock period: 4.786ns (frequency: 208.957MHz)
  Total number of paths / destination ports: 2694 / 72
-------------------------------------------------------------------------
Delay:               4.786ns (Levels of Logic = 8)
  Source:            count_6 (FF)
  Destination:       count_2 (FF)
  Source Clock:      df/clkout falling
  Destination Clock: df/clkout falling

  Data Path: count_6 to count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.995  count_6 (count_6)
     LUT5:I0->O            1   0.203   0.000  Mcompar_n0001_lut<1> (Mcompar_n0001_lut<1>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_n0001_cy<1> (Mcompar_n0001_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0001_cy<2> (Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0001_cy<3> (Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0001_cy<4> (Mcompar_n0001_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0001_cy<5> (Mcompar_n0001_cy<5>)
     MUXCY:CI->O           3   0.213   0.755  Mcompar_n0001_cy<6> (Mcompar_n0001_cy<6>)
     LUT5:I3->O           32   0.203   1.291  Mcount_count_val321 (Mcount_count_val)
     FDRE:R                    0.430          count_0
    ----------------------------------------
    Total                      4.786ns (1.744ns logic, 3.042ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.794ns (frequency: 208.605MHz)
  Total number of paths / destination ports: 426 / 32
-------------------------------------------------------------------------
Delay:               4.794ns (Levels of Logic = 3)
  Source:            df/count_1 (FF)
  Destination:       df/count_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: df/count_1 to df/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  df/count_1 (df/count_1)
     LUT6:I0->O            1   0.203   0.684  df/GND_2_o_GND_2_o_equal_3_o<15>1 (df/GND_2_o_GND_2_o_equal_3_o<15>)
     LUT6:I4->O            4   0.203   0.684  df/GND_2_o_GND_2_o_equal_3_o<15>3 (df/GND_2_o_GND_2_o_equal_3_o)
     LUT2:I1->O           14   0.205   0.957  df/GND_2_o_GND_2_o_equal_3_o_01 (df/GND_2_o_GND_2_o_equal_3_o_0)
     FDR:R                     0.430          df/count_1
    ----------------------------------------
    Total                      4.794ns (1.488ns logic, 3.306ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'df/clkout'
  Total number of paths / destination ports: 181 / 73
-------------------------------------------------------------------------
Offset:              4.302ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       count_2 (FF)
  Destination Clock: df/clkout falling

  Data Path: reset to count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.156  reset_IBUF (reset_IBUF)
     LUT5:I1->O           32   0.203   1.291  Mcount_count_val321 (Mcount_count_val)
     FDRE:R                    0.430          count_0
    ----------------------------------------
    Total                      4.302ns (1.855ns logic, 2.447ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              3.825ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       df/count_1 (FF)
  Destination Clock: clk rising

  Data Path: reset to df/count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   1.013  reset_IBUF (reset_IBUF)
     LUT2:I0->O           14   0.203   0.957  df/GND_2_o_GND_2_o_equal_3_o_01 (df/GND_2_o_GND_2_o_equal_3_o_0)
     FDR:R                     0.430          df/count_1
    ----------------------------------------
    Total                      3.825ns (1.855ns logic, 1.970ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            df/clkout_1 (FF)
  Destination:       mclk (PAD)
  Source Clock:      clk rising

  Data Path: df/clkout_1 to mclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  df/clkout_1 (df/clkout_1)
     OBUF:I->O                 2.571          mclk_OBUF (mclk)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'df/clkout'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            ws_1 (FF)
  Destination:       ws (PAD)
  Source Clock:      df/clkout falling

  Data Path: ws_1 to ws
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.447   0.579  ws_1 (ws_1)
     OBUF:I->O                 2.571          ws_OBUF (ws)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.794|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock df/clkout
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
df/clkout      |         |         |    4.786|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 38.00 secs
Total CPU time to Xst completion: 38.23 secs
 
--> 


Total memory usage is 385808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

