The following files were generated for 'chipscope_ila_2' in directory
C:\Users\B1409_Server\Desktop\UT3_opensrc\BelleIIvt6127gp\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * chipscope_ila_2.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * chipscope_ila_2.cdc
   * chipscope_ila_2.constraints/chipscope_ila_2.ucf
   * chipscope_ila_2.constraints/chipscope_ila_2.xdc
   * chipscope_ila_2.ncf
   * chipscope_ila_2.ngc
   * chipscope_ila_2.ucf
   * chipscope_ila_2.vhd
   * chipscope_ila_2.vho
   * chipscope_ila_2.xdc
   * chipscope_ila_2_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * chipscope_ila_2.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * chipscope_ila_2.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * chipscope_ila_2.gise
   * chipscope_ila_2.xise

Deliver Readme:
   Readme file for the IP.

   * chipscope_ila_2_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * chipscope_ila_2_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

