{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1571660161682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1571660161684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 09:16:01 2019 " "Processing started: Mon Oct 21 09:16:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1571660161684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1571660161684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off timer0_9H -c timer0_9H " "Command: quartus_map --read_settings_files=on --write_settings_files=off timer0_9H -c timer0_9H" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1571660161685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1571660161886 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../conta_up.vhd " "Can't analyze file -- file ../../../conta_up.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1571660161967 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../bin2ssd.vhd " "Can't analyze file -- file ../../../bin2ssd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1571660161969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer0_9H.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer0_9H.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer0_9H-ifsc_comp_v1 " "Found design unit 1: timer0_9H-ifsc_comp_v1" {  } { { "timer0_9H.vhd" "" { Text "/home/aluno/DLP/aulaConcorrente/aula2110/timer0_9H.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571660162338 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer0_9H " "Found entity 1: timer0_9H" {  } { { "timer0_9H.vhd" "" { Text "/home/aluno/DLP/aulaConcorrente/aula2110/timer0_9H.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571660162338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1571660162338 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "timer0_9H " "Elaborating entity \"timer0_9H\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1571660162397 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bin2ssd.vhd 2 1 " "Using design file bin2ssd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2ssd-ifsc_comp_v1 " "Found design unit 1: bin2ssd-ifsc_comp_v1" {  } { { "bin2ssd.vhd" "" { Text "/home/aluno/DLP/aulaConcorrente/aula2110/bin2ssd.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571660162405 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2ssd " "Found entity 1: bin2ssd" {  } { { "bin2ssd.vhd" "" { Text "/home/aluno/DLP/aulaConcorrente/aula2110/bin2ssd.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571660162405 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1571660162405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2ssd bin2ssd:C1 " "Elaborating entity \"bin2ssd\" for hierarchy \"bin2ssd:C1\"" {  } { { "timer0_9H.vhd" "C1" { Text "/home/aluno/DLP/aulaConcorrente/aula2110/timer0_9H.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571660162407 ""}
{ "Warning" "WSGN_SEARCH_FILE" "conta_up.vhd 2 1 " "Using design file conta_up.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta_up-ifsc_comp_v1 " "Found design unit 1: conta_up-ifsc_comp_v1" {  } { { "conta_up.vhd" "" { Text "/home/aluno/DLP/aulaConcorrente/aula2110/conta_up.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571660162413 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta_up " "Found entity 1: conta_up" {  } { { "conta_up.vhd" "" { Text "/home/aluno/DLP/aulaConcorrente/aula2110/conta_up.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1571660162413 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1571660162413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta_up conta_up:C2 " "Elaborating entity \"conta_up\" for hierarchy \"conta_up:C2\"" {  } { { "timer0_9H.vhd" "C2" { Text "/home/aluno/DLP/aulaConcorrente/aula2110/timer0_9H.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1571660162415 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1571660162743 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1571660162967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1571660162967 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1571660163027 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1571660163027 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1571660163027 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1571660163027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1571660163035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 09:16:03 2019 " "Processing ended: Mon Oct 21 09:16:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1571660163035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1571660163035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1571660163035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1571660163035 ""}
