$date
	Wed May 14 00:11:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_contador_dec $end
$var wire 4 ! cnt [3:0] $end
$var reg 1 " clk $end
$scope module UUT $end
$var wire 1 " CLK $end
$var reg 4 # CNT [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0"
b0 !
$end
#1
b1 !
b1 #
1"
#2
0"
#3
b10 !
b10 #
1"
#4
0"
#5
b11 !
b11 #
1"
#6
0"
#7
b100 !
b100 #
1"
#8
0"
#9
b101 !
b101 #
1"
#10
0"
#11
b110 !
b110 #
1"
#12
0"
#13
b111 !
b111 #
1"
#14
0"
#15
b1000 !
b1000 #
1"
#16
0"
#17
b1001 !
b1001 #
1"
#18
0"
#19
b0 !
b0 #
1"
#20
0"
#21
b1 !
b1 #
1"
#22
0"
#23
b10 !
b10 #
1"
#24
0"
#25
b11 !
b11 #
1"
#26
0"
#27
b100 !
b100 #
1"
#28
0"
#29
b101 !
b101 #
1"
#30
0"
#31
b110 !
b110 #
1"
#32
0"
#33
b111 !
b111 #
1"
#34
0"
#35
b1000 !
b1000 #
1"
#36
0"
#37
b1001 !
b1001 #
1"
#38
0"
#39
b0 !
b0 #
1"
#40
0"
#41
b1 !
b1 #
1"
#42
0"
#43
b10 !
b10 #
1"
#44
0"
#45
b11 !
b11 #
1"
#46
0"
#47
b100 !
b100 #
1"
#48
0"
#49
b101 !
b101 #
1"
#50
0"
#51
b110 !
b110 #
1"
#52
0"
#53
b111 !
b111 #
1"
#54
0"
#55
b1000 !
b1000 #
1"
#56
0"
#57
b1001 !
b1001 #
1"
#58
0"
#59
b0 !
b0 #
1"
#60
0"
