

================================================================
== Vitis HLS Report for 'QRD_Pipeline_CHANNEL2REAL'
================================================================
* Date:           Fri Jun 17 13:14:58 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  3.368 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.720 us|  0.720 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CHANNEL2REAL  |       16|       16|         2|          1|          1|    16|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%HH_V = alloca i32 1"   --->   Operation 6 'alloca' 'HH_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%HH_V_1 = alloca i32 1"   --->   Operation 7 'alloca' 'HH_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%HH_V_2 = alloca i32 1"   --->   Operation 8 'alloca' 'HH_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%HH_V_3 = alloca i32 1"   --->   Operation 9 'alloca' 'HH_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag_spl1, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real_spl1, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012404_i_out"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012400_i_out"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012396_i_out"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012392_i_out"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012386_i_out"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012382_i_out"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012378_i_out"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012374_i_out"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012372_i_out"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012368_i_out"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012364_i_out"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012360_i_out"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012356_i_out"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012352_i_out"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012348_i_out"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036012344_i_out"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036002340_i_out"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036002332_i_out"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036002328_i_out"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036002322_i_out"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036002314_i_out"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036002310_i_out"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036002308_i_out"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036002300_i_out"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036002296_i_out"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036002292_i_out"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036002284_i_out"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %p_0_0_036002280_i_out"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.i"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_15 = load i5 %i"   --->   Operation 42 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.75ns)   --->   "%icmp_ln124 = icmp_eq  i5 %i_15, i5 16" [src/QRD.cpp:124]   --->   Operation 44 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%i_16 = add i5 %i_15, i5 1" [src/QRD.cpp:124]   --->   Operation 46 'add' 'i_16' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2459.i.preheader.exitStub" [src/QRD.cpp:124]   --->   Operation 47 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_401 = trunc i5 %i_15"   --->   Operation 48 'trunc' 'empty_401' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i_15, i32 2, i32 3" [src/QRD.cpp:127]   --->   Operation 49 'partselect' 'tmp_s' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %tmp_s, i1 0" [src/QRD.cpp:127]   --->   Operation 50 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.72ns)   --->   "%switch_ln127 = switch i3 %and_ln, void %arrayidx32329.exit.i, i3 0, void %arrayidx32329.exit.thread.i, i3 2, void %arrayidx32329.exit.thread2414.i, i3 4, void %arrayidx32329.exit.thread2423.i" [src/QRD.cpp:127]   --->   Operation 51 'switch' 'switch_ln127' <Predicate = (!icmp_ln124)> <Delay = 0.72>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln124 = store i5 %i_16, i5 %i" [src/QRD.cpp:124]   --->   Operation 52 'store' 'store_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.i"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%HH_V_load = load i16 %HH_V"   --->   Operation 146 'load' 'HH_V_load' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%HH_V_1_load = load i16 %HH_V_1"   --->   Operation 147 'load' 'HH_V_1_load' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%HH_V_2_load = load i16 %HH_V_2"   --->   Operation 148 'load' 'HH_V_2_load' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%HH_V_3_load = load i16 %HH_V_3"   --->   Operation 149 'load' 'HH_V_3_load' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_036002336_i_out, i16 %HH_V_3_load"   --->   Operation 150 'write' 'write_ln0' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_036002318_i_out, i16 %HH_V_2_load"   --->   Operation 151 'write' 'write_ln0' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_036002304_i_out, i16 %HH_V_1_load"   --->   Operation 152 'write' 'write_ln0' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_036002288_i_out, i16 %HH_V_load"   --->   Operation 153 'write' 'write_ln0' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 154 'ret' 'ret_ln0' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.36>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 54 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.83ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %H_real_spl1" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 55 'read' 'tmp' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 56 [1/1] (1.83ns)   --->   "%tmp_45 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %H_imag_spl1" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 56 'read' 'tmp_45' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %empty_401, i1 0" [src/QRD.cpp:127]   --->   Operation 57 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i3 %shl_ln" [src/QRD.cpp:127]   --->   Operation 58 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%Y_V_addr = getelementptr i16 %Y_V, i64 0, i64 %zext_ln127" [src/QRD.cpp:127]   --->   Operation 59 'getelementptr' 'Y_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%Y_V_2_addr = getelementptr i16 %Y_V_2, i64 0, i64 %zext_ln127" [src/QRD.cpp:127]   --->   Operation 60 'getelementptr' 'Y_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%Y_V_4_addr = getelementptr i16 %Y_V_4, i64 0, i64 %zext_ln127" [src/QRD.cpp:127]   --->   Operation 61 'getelementptr' 'Y_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%Y_V_6_addr = getelementptr i16 %Y_V_6, i64 0, i64 %zext_ln127" [src/QRD.cpp:127]   --->   Operation 62 'getelementptr' 'Y_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln128 = or i3 %shl_ln, i3 1" [src/QRD.cpp:128]   --->   Operation 63 'or' 'or_ln128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i3 %or_ln128" [src/QRD.cpp:128]   --->   Operation 64 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.85ns)   --->   "%sub_ln712 = sub i16 0, i16 %tmp_45"   --->   Operation 65 'sub' 'sub_ln712' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.67ns)   --->   "%store_ln127 = store i16 %tmp, i3 %Y_V_4_addr" [src/QRD.cpp:127]   --->   Operation 66 'store' 'store_ln127' <Predicate = (and_ln == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%Y_V_5_addr = getelementptr i16 %Y_V_5, i64 0, i64 %zext_ln128" [src/QRD.cpp:128]   --->   Operation 67 'getelementptr' 'Y_V_5_addr' <Predicate = (and_ln == 4)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.67ns)   --->   "%store_ln128 = store i16 %tmp, i3 %Y_V_5_addr" [src/QRD.cpp:128]   --->   Operation 68 'store' 'store_ln128' <Predicate = (and_ln == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%Y_V_4_addr_1 = getelementptr i16 %Y_V_4, i64 0, i64 %zext_ln128" [src/QRD.cpp:129]   --->   Operation 69 'getelementptr' 'Y_V_4_addr_1' <Predicate = (and_ln == 4)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.67ns)   --->   "%store_ln129 = store i16 %sub_ln712, i3 %Y_V_4_addr_1" [src/QRD.cpp:129]   --->   Operation 70 'store' 'store_ln129' <Predicate = (and_ln == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%Y_V_5_addr_1 = getelementptr i16 %Y_V_5, i64 0, i64 %zext_ln127" [src/QRD.cpp:130]   --->   Operation 71 'getelementptr' 'Y_V_5_addr_1' <Predicate = (and_ln == 4)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.67ns)   --->   "%store_ln130 = store i16 %tmp_45, i3 %Y_V_5_addr_1" [src/QRD.cpp:130]   --->   Operation 72 'store' 'store_ln130' <Predicate = (and_ln == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 73 [1/1] (0.72ns)   --->   "%switch_ln132 = switch i2 %empty_401, void %arrayidx76334.case.338.i, i2 0, void %arrayidx32329.exit.thread2423.i.arrayidx76334.exit.i_crit_edge5, i2 1, void %arrayidx32329.exit.thread2423.i.arrayidx76334.exit.i_crit_edge, i2 2, void %arrayidx76334.case.237.i" [src/QRD.cpp:132]   --->   Operation 73 'switch' 'switch_ln132' <Predicate = (and_ln == 4)> <Delay = 0.72>
ST_2 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012344_i_out" [src/QRD.cpp:133]   --->   Operation 74 'store' 'store_ln133' <Predicate = (and_ln == 4 & empty_401 == 2)> <Delay = 0.42>
ST_2 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp, i16 %p_0_0_036002280_i_out" [src/QRD.cpp:133]   --->   Operation 75 'store' 'store_ln133' <Predicate = (and_ln == 4 & empty_401 == 2)> <Delay = 0.42>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx76334.exit.i" [src/QRD.cpp:133]   --->   Operation 76 'br' 'br_ln133' <Predicate = (and_ln == 4 & empty_401 == 2)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012348_i_out" [src/QRD.cpp:132]   --->   Operation 77 'store' 'store_ln132' <Predicate = (and_ln == 4 & empty_401 == 1)> <Delay = 0.42>
ST_2 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %tmp, i16 %p_0_0_036002284_i_out" [src/QRD.cpp:132]   --->   Operation 78 'store' 'store_ln132' <Predicate = (and_ln == 4 & empty_401 == 1)> <Delay = 0.42>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx76334.exit.i" [src/QRD.cpp:132]   --->   Operation 79 'br' 'br_ln132' <Predicate = (and_ln == 4 & empty_401 == 1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012352_i_out" [src/QRD.cpp:132]   --->   Operation 80 'store' 'store_ln132' <Predicate = (and_ln == 4 & empty_401 == 0)> <Delay = 0.42>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln132 = store i16 %tmp, i16 %HH_V" [src/QRD.cpp:132]   --->   Operation 81 'store' 'store_ln132' <Predicate = (and_ln == 4 & empty_401 == 0)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx76334.exit.i" [src/QRD.cpp:132]   --->   Operation 82 'br' 'br_ln132' <Predicate = (and_ln == 4 & empty_401 == 0)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012356_i_out" [src/QRD.cpp:133]   --->   Operation 83 'store' 'store_ln133' <Predicate = (and_ln == 4 & empty_401 == 3)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp, i16 %p_0_0_036002292_i_out" [src/QRD.cpp:133]   --->   Operation 84 'store' 'store_ln133' <Predicate = (and_ln == 4 & empty_401 == 3)> <Delay = 0.42>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx76334.exit.i" [src/QRD.cpp:133]   --->   Operation 85 'br' 'br_ln133' <Predicate = (and_ln == 4 & empty_401 == 3)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.67ns)   --->   "%store_ln127 = store i16 %tmp, i3 %Y_V_2_addr" [src/QRD.cpp:127]   --->   Operation 86 'store' 'store_ln127' <Predicate = (and_ln == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%Y_V_3_addr = getelementptr i16 %Y_V_3, i64 0, i64 %zext_ln128" [src/QRD.cpp:128]   --->   Operation 87 'getelementptr' 'Y_V_3_addr' <Predicate = (and_ln == 2)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.67ns)   --->   "%store_ln128 = store i16 %tmp, i3 %Y_V_3_addr" [src/QRD.cpp:128]   --->   Operation 88 'store' 'store_ln128' <Predicate = (and_ln == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%Y_V_2_addr_1 = getelementptr i16 %Y_V_2, i64 0, i64 %zext_ln128" [src/QRD.cpp:129]   --->   Operation 89 'getelementptr' 'Y_V_2_addr_1' <Predicate = (and_ln == 2)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.67ns)   --->   "%store_ln129 = store i16 %sub_ln712, i3 %Y_V_2_addr_1" [src/QRD.cpp:129]   --->   Operation 90 'store' 'store_ln129' <Predicate = (and_ln == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%Y_V_3_addr_1 = getelementptr i16 %Y_V_3, i64 0, i64 %zext_ln127" [src/QRD.cpp:130]   --->   Operation 91 'getelementptr' 'Y_V_3_addr_1' <Predicate = (and_ln == 2)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.67ns)   --->   "%store_ln130 = store i16 %tmp_45, i3 %Y_V_3_addr_1" [src/QRD.cpp:130]   --->   Operation 92 'store' 'store_ln130' <Predicate = (and_ln == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 93 [1/1] (0.72ns)   --->   "%switch_ln132 = switch i2 %empty_401, void %arrayidx76334.case.332.i, i2 0, void %arrayidx32329.exit.thread2414.i.arrayidx76334.exit.i_crit_edge4, i2 1, void %arrayidx32329.exit.thread2414.i.arrayidx76334.exit.i_crit_edge, i2 2, void %arrayidx76334.case.231.i" [src/QRD.cpp:132]   --->   Operation 93 'switch' 'switch_ln132' <Predicate = (and_ln == 2)> <Delay = 0.72>
ST_2 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012360_i_out" [src/QRD.cpp:133]   --->   Operation 94 'store' 'store_ln133' <Predicate = (and_ln == 2 & empty_401 == 2)> <Delay = 0.42>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp, i16 %p_0_0_036002296_i_out" [src/QRD.cpp:133]   --->   Operation 95 'store' 'store_ln133' <Predicate = (and_ln == 2 & empty_401 == 2)> <Delay = 0.42>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx76334.exit.i" [src/QRD.cpp:133]   --->   Operation 96 'br' 'br_ln133' <Predicate = (and_ln == 2 & empty_401 == 2)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012364_i_out" [src/QRD.cpp:132]   --->   Operation 97 'store' 'store_ln132' <Predicate = (and_ln == 2 & empty_401 == 1)> <Delay = 0.42>
ST_2 : Operation 98 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %tmp, i16 %p_0_0_036002300_i_out" [src/QRD.cpp:132]   --->   Operation 98 'store' 'store_ln132' <Predicate = (and_ln == 2 & empty_401 == 1)> <Delay = 0.42>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx76334.exit.i" [src/QRD.cpp:132]   --->   Operation 99 'br' 'br_ln132' <Predicate = (and_ln == 2 & empty_401 == 1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012368_i_out" [src/QRD.cpp:132]   --->   Operation 100 'store' 'store_ln132' <Predicate = (and_ln == 2 & empty_401 == 0)> <Delay = 0.42>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln132 = store i16 %tmp, i16 %HH_V_1" [src/QRD.cpp:132]   --->   Operation 101 'store' 'store_ln132' <Predicate = (and_ln == 2 & empty_401 == 0)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx76334.exit.i" [src/QRD.cpp:132]   --->   Operation 102 'br' 'br_ln132' <Predicate = (and_ln == 2 & empty_401 == 0)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012372_i_out" [src/QRD.cpp:133]   --->   Operation 103 'store' 'store_ln133' <Predicate = (and_ln == 2 & empty_401 == 3)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp, i16 %p_0_0_036002308_i_out" [src/QRD.cpp:133]   --->   Operation 104 'store' 'store_ln133' <Predicate = (and_ln == 2 & empty_401 == 3)> <Delay = 0.42>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx76334.exit.i" [src/QRD.cpp:133]   --->   Operation 105 'br' 'br_ln133' <Predicate = (and_ln == 2 & empty_401 == 3)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.67ns)   --->   "%store_ln127 = store i16 %tmp, i3 %Y_V_addr" [src/QRD.cpp:127]   --->   Operation 106 'store' 'store_ln127' <Predicate = (and_ln == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%Y_V_1_addr = getelementptr i16 %Y_V_1, i64 0, i64 %zext_ln128" [src/QRD.cpp:128]   --->   Operation 107 'getelementptr' 'Y_V_1_addr' <Predicate = (and_ln == 0)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.67ns)   --->   "%store_ln128 = store i16 %tmp, i3 %Y_V_1_addr" [src/QRD.cpp:128]   --->   Operation 108 'store' 'store_ln128' <Predicate = (and_ln == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%Y_V_addr_1 = getelementptr i16 %Y_V, i64 0, i64 %zext_ln128" [src/QRD.cpp:129]   --->   Operation 109 'getelementptr' 'Y_V_addr_1' <Predicate = (and_ln == 0)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.67ns)   --->   "%store_ln129 = store i16 %sub_ln712, i3 %Y_V_addr_1" [src/QRD.cpp:129]   --->   Operation 110 'store' 'store_ln129' <Predicate = (and_ln == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%Y_V_1_addr_1 = getelementptr i16 %Y_V_1, i64 0, i64 %zext_ln127" [src/QRD.cpp:130]   --->   Operation 111 'getelementptr' 'Y_V_1_addr_1' <Predicate = (and_ln == 0)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.67ns)   --->   "%store_ln130 = store i16 %tmp_45, i3 %Y_V_1_addr_1" [src/QRD.cpp:130]   --->   Operation 112 'store' 'store_ln130' <Predicate = (and_ln == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 113 [1/1] (0.72ns)   --->   "%switch_ln132 = switch i2 %empty_401, void %arrayidx76334.case.326.i, i2 0, void %arrayidx32329.exit.thread.i.arrayidx76334.exit.i_crit_edge3, i2 1, void %arrayidx32329.exit.thread.i.arrayidx76334.exit.i_crit_edge, i2 2, void %arrayidx76334.case.2.i" [src/QRD.cpp:132]   --->   Operation 113 'switch' 'switch_ln132' <Predicate = (and_ln == 0)> <Delay = 0.72>
ST_2 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012374_i_out" [src/QRD.cpp:133]   --->   Operation 114 'store' 'store_ln133' <Predicate = (and_ln == 0 & empty_401 == 2)> <Delay = 0.42>
ST_2 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp, i16 %p_0_0_036002310_i_out" [src/QRD.cpp:133]   --->   Operation 115 'store' 'store_ln133' <Predicate = (and_ln == 0 & empty_401 == 2)> <Delay = 0.42>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx76334.exit.i" [src/QRD.cpp:133]   --->   Operation 116 'br' 'br_ln133' <Predicate = (and_ln == 0 & empty_401 == 2)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012378_i_out" [src/QRD.cpp:132]   --->   Operation 117 'store' 'store_ln132' <Predicate = (and_ln == 0 & empty_401 == 1)> <Delay = 0.42>
ST_2 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %tmp, i16 %p_0_0_036002314_i_out" [src/QRD.cpp:132]   --->   Operation 118 'store' 'store_ln132' <Predicate = (and_ln == 0 & empty_401 == 1)> <Delay = 0.42>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx76334.exit.i" [src/QRD.cpp:132]   --->   Operation 119 'br' 'br_ln132' <Predicate = (and_ln == 0 & empty_401 == 1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012382_i_out" [src/QRD.cpp:132]   --->   Operation 120 'store' 'store_ln132' <Predicate = (and_ln == 0 & empty_401 == 0)> <Delay = 0.42>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln132 = store i16 %tmp, i16 %HH_V_2" [src/QRD.cpp:132]   --->   Operation 121 'store' 'store_ln132' <Predicate = (and_ln == 0 & empty_401 == 0)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx76334.exit.i" [src/QRD.cpp:132]   --->   Operation 122 'br' 'br_ln132' <Predicate = (and_ln == 0 & empty_401 == 0)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012386_i_out" [src/QRD.cpp:133]   --->   Operation 123 'store' 'store_ln133' <Predicate = (and_ln == 0 & empty_401 == 3)> <Delay = 0.42>
ST_2 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp, i16 %p_0_0_036002322_i_out" [src/QRD.cpp:133]   --->   Operation 124 'store' 'store_ln133' <Predicate = (and_ln == 0 & empty_401 == 3)> <Delay = 0.42>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx76334.exit.i" [src/QRD.cpp:133]   --->   Operation 125 'br' 'br_ln133' <Predicate = (and_ln == 0 & empty_401 == 3)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.67ns)   --->   "%store_ln127 = store i16 %tmp, i3 %Y_V_6_addr" [src/QRD.cpp:127]   --->   Operation 126 'store' 'store_ln127' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%Y_V_7_addr = getelementptr i16 %Y_V_7, i64 0, i64 %zext_ln128" [src/QRD.cpp:128]   --->   Operation 127 'getelementptr' 'Y_V_7_addr' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.67ns)   --->   "%store_ln128 = store i16 %tmp, i3 %Y_V_7_addr" [src/QRD.cpp:128]   --->   Operation 128 'store' 'store_ln128' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%Y_V_6_addr_1 = getelementptr i16 %Y_V_6, i64 0, i64 %zext_ln128" [src/QRD.cpp:129]   --->   Operation 129 'getelementptr' 'Y_V_6_addr_1' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.67ns)   --->   "%store_ln129 = store i16 %sub_ln712, i3 %Y_V_6_addr_1" [src/QRD.cpp:129]   --->   Operation 130 'store' 'store_ln129' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%Y_V_7_addr_1 = getelementptr i16 %Y_V_7, i64 0, i64 %zext_ln127" [src/QRD.cpp:130]   --->   Operation 131 'getelementptr' 'Y_V_7_addr_1' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.67ns)   --->   "%store_ln130 = store i16 %tmp_45, i3 %Y_V_7_addr_1" [src/QRD.cpp:130]   --->   Operation 132 'store' 'store_ln130' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_2 : Operation 133 [1/1] (0.72ns)   --->   "%switch_ln132 = switch i2 %empty_401, void %arrayidx76334.case.344.i, i2 0, void %arrayidx32329.exit.i.arrayidx76334.exit.i_crit_edge2, i2 1, void %arrayidx32329.exit.i.arrayidx76334.exit.i_crit_edge, i2 2, void %arrayidx76334.case.243.i" [src/QRD.cpp:132]   --->   Operation 133 'switch' 'switch_ln132' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4)> <Delay = 0.72>
ST_2 : Operation 134 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012392_i_out" [src/QRD.cpp:133]   --->   Operation 134 'store' 'store_ln133' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4 & empty_401 == 2)> <Delay = 0.42>
ST_2 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp, i16 %p_0_0_036002328_i_out" [src/QRD.cpp:133]   --->   Operation 135 'store' 'store_ln133' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4 & empty_401 == 2)> <Delay = 0.42>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx76334.exit.i" [src/QRD.cpp:133]   --->   Operation 136 'br' 'br_ln133' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4 & empty_401 == 2)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012396_i_out" [src/QRD.cpp:132]   --->   Operation 137 'store' 'store_ln132' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4 & empty_401 == 1)> <Delay = 0.42>
ST_2 : Operation 138 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %tmp, i16 %p_0_0_036002332_i_out" [src/QRD.cpp:132]   --->   Operation 138 'store' 'store_ln132' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4 & empty_401 == 1)> <Delay = 0.42>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx76334.exit.i" [src/QRD.cpp:132]   --->   Operation 139 'br' 'br_ln132' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4 & empty_401 == 1)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.42ns)   --->   "%store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012400_i_out" [src/QRD.cpp:132]   --->   Operation 140 'store' 'store_ln132' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4 & empty_401 == 0)> <Delay = 0.42>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln132 = store i16 %tmp, i16 %HH_V_3" [src/QRD.cpp:132]   --->   Operation 141 'store' 'store_ln132' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4 & empty_401 == 0)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln132 = br void %arrayidx76334.exit.i" [src/QRD.cpp:132]   --->   Operation 142 'br' 'br_ln132' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4 & empty_401 == 0)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012404_i_out" [src/QRD.cpp:133]   --->   Operation 143 'store' 'store_ln133' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4 & empty_401 == 3)> <Delay = 0.42>
ST_2 : Operation 144 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %tmp, i16 %p_0_0_036002340_i_out" [src/QRD.cpp:133]   --->   Operation 144 'store' 'store_ln133' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4 & empty_401 == 3)> <Delay = 0.42>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln133 = br void %arrayidx76334.exit.i" [src/QRD.cpp:133]   --->   Operation 145 'br' 'br_ln133' <Predicate = (and_ln != 0 & and_ln != 2 & and_ln != 4 & empty_401 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 10.8ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('i') [43]  (0 ns)
	'load' operation ('i') on local variable 'i' [81]  (0 ns)
	'add' operation ('i', src/QRD.cpp:124) [85]  (0.789 ns)
	'store' operation ('store_ln124', src/QRD.cpp:124) of variable 'i', src/QRD.cpp:124 on local variable 'i' [205]  (0.427 ns)

 <State 2>: 3.37ns
The critical path consists of the following:
	fifo read operation ('tmp', D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'H_imag_spl1' (D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [91]  (1.84 ns)
	'sub' operation ('sub_ln712') [102]  (0.853 ns)
	'store' operation ('store_ln129', src/QRD.cpp:129) of variable 'sub_ln712' on array 'Y_V_4' [109]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
