#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 11 00:57:00 2024
# Process ID: 108316
# Current directory: /home/fpga/worker_place/temp/cb715cde9f8d476cb73914652923d479
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/cb715cde9f8d476cb73914652923d479/vivado.log
# Journal file: /home/fpga/worker_place/temp/cb715cde9f8d476cb73914652923d479/vivado.jou
# Running On        :eecs-digital-40
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 7 2700X Eight-Core Processor
# CPU Frequency     :2151.769 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16688 MB
# Swap memory       :4294 MB
# Total Virtual     :20983 MB
# Available Virtual :19801 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
read_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1410.922 ; gain = 0.027 ; free physical = 12120 ; free virtual = 18512
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip

# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
WARNING: [Coretcl 2-176] No IPs found
# generate_target all [get_ips]
WARNING: [Coretcl 2-176] No IPs found
# synth_ip [get_ips]
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 108339
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2153.672 ; gain = 403.742 ; free physical = 11082 ; free virtual = 17474
---------------------------------------------------------------------------------
ERROR: [Synth 8-2716] syntax error near '<<<' [/home/fpga/worker_place/temp/cb715cde9f8d476cb73914652923d479/hdl/top_level.sv:208]
ERROR: [Synth 8-2716] syntax error near '>>>' [/home/fpga/worker_place/temp/cb715cde9f8d476cb73914652923d479/hdl/top_level.sv:216]
ERROR: [Synth 8-9502] generate loop index 'i' is not defined as a genvar [/home/fpga/worker_place/temp/cb715cde9f8d476cb73914652923d479/hdl/top_level.sv:224]
ERROR: [Synth 8-2716] syntax error near 'endgenerate' [/home/fpga/worker_place/temp/cb715cde9f8d476cb73914652923d479/hdl/top_level.sv:237]
ERROR: [Synth 8-10307] SystemVerilog keyword 'endgenerate' used in incorrect context [/home/fpga/worker_place/temp/cb715cde9f8d476cb73914652923d479/hdl/top_level.sv:237]
INFO: [Synth 8-10285] module 'top_level' is ignored due to previous errors [/home/fpga/worker_place/temp/cb715cde9f8d476cb73914652923d479/hdl/top_level.sv:410]
INFO: [Synth 8-9084] Verilog file '/home/fpga/worker_place/temp/cb715cde9f8d476cb73914652923d479/hdl/top_level.sv' ignored due to errors
ERROR: [Synth 8-439] module 'top_level' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2233.641 ; gain = 483.711 ; free physical = 10994 ; free virtual = 17386
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 00:57:19 2024...
