<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.03.19.17:20:25"
 outputDirectory="C:/projects/axe5_eagle/pcie/sandboxes/28692_0/sld/ipgen/alt_sld_fab_0/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex 5"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="A5ED065BB32AE4S"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="4"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_BOARD"
     type="String"
     defaultValue="default"
     onHdl="0"
     affectsHdl="1" />
 </perimeter>
 <entity kind="alt_sld_fab_0" version="1.0" name="alt_sld_fab_0">
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE4S" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="4" />
  <generatedFiles>
   <file
       path="C:\projects\axe5_eagle\pcie\sandboxes\28692_0\sld\ipgen\alt_sld_fab_0\synth\alt_sld_fab_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\projects\axe5_eagle\pcie\sandboxes\28692_0\sld\ipgen\alt_sld_fab_0\synth\alt_sld_fab_0.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/projects/axe5_eagle/pcie/sandboxes/28692_0/sld/ipgen/alt_sld_fab_0.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/projects/axe5_eagle/pcie/sandboxes/28692_0/sld/ipgen/alt_sld_fab_wrapper_hw.tcl" />
   <file
       path="C:/intelfpga_pro/23.4.1/ip/altera/sld/core/altera_instrumentation_fabric/alt_sld_fab_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/23.4.1/ip/altera/sld/core/altera_instrumentation_fabric/com.altera.superfabric.jar" />
   <file
       path="C:/intelFPGA_pro/23.4.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA_pro/23.4.1/quartus/sopc_builder/model/lib/commons-lang3-3.9.jar" />
   <file
       path="C:/intelfpga_pro/23.4.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
   <file
       path="C:/intelfpga_pro/23.4.1/ip/altera/sld/conf_reset/agilex/intel_agilex_reset_release_from_sdm_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_alt_sld_fab_1920_56mtlti"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_altera_sld_splitter_1920_z74n6wi"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_bv4oeci"</message>
  </messages>
 </entity>
 <entity
   kind="alt_sld_fab_0"
   version="1.0"
   name="alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq">
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE4S" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex 5" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="4" />
  <generatedFiles>
   <file
       path="C:\projects\axe5_eagle\pcie\sandboxes\28692_0\sld\ipgen\alt_sld_fab_0\alt_sld_fab_0_10\synth\alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\projects\axe5_eagle\pcie\sandboxes\28692_0\sld\ipgen\alt_sld_fab_0\alt_sld_fab_0_10\synth\alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/projects/axe5_eagle/pcie/sandboxes/28692_0/sld/ipgen/alt_sld_fab_wrapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/23.4.1/ip/altera/sld/core/altera_instrumentation_fabric/alt_sld_fab_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/23.4.1/ip/altera/sld/core/altera_instrumentation_fabric/com.altera.superfabric.jar" />
   <file
       path="C:/intelFPGA_pro/23.4.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA_pro/23.4.1/quartus/sopc_builder/model/lib/commons-lang3-3.9.jar" />
   <file
       path="C:/intelfpga_pro/23.4.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
   <file
       path="C:/intelfpga_pro/23.4.1/ip/altera/sld/conf_reset/agilex/intel_agilex_reset_release_from_sdm_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="alt_sld_fab_0" as="alt_sld_fab_0" />
  <messages>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_alt_sld_fab_1920_56mtlti"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_altera_sld_splitter_1920_z74n6wi"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_bv4oeci"</message>
  </messages>
 </entity>
 <entity
   kind="alt_sld_fab"
   version="19.2.0"
   name="alt_sld_fab_0_alt_sld_fab_1920_56mtlti">
  <parameter name="MAX_WIDTH" value="0" />
  <parameter name="TOP_HUB" value="1" />
  <parameter name="AUTO_BOARD" value="default" />
  <parameter name="DEVICE_FAMILY" value="Agilex 5" />
  <parameter
     name="SETTINGS"
     value="{fabric agilex_config_reset_release dir agent psig 142e1a3c} " />
  <parameter name="CLOCKS" value="{id {} } " />
  <parameter name="DESIGN_HASH" value="b1bd138b1fb88e1af1e7" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="4" />
  <parameter name="MIRROR" value="0" />
  <parameter
     name="COMPOSED_SETTINGS"
     value="{fabric agilex_config_reset_release dir agent} " />
  <parameter name="AUTO_DEVICE" value="A5ED065BB32AE4S" />
  <parameter
     name="EP_INFOS"
     value="{hpath {u0|resetip|resetip|config_reset_release_endpoint|ep} } " />
  <parameter name="AGENTS" value="" />
  <parameter name="NODE_COUNT" value="1" />
  <generatedFiles>
   <file
       path="C:\projects\axe5_eagle\pcie\sandboxes\28692_0\sld\ipgen\alt_sld_fab_0\alt_sld_fab_1920\synth\alt_sld_fab_0_alt_sld_fab_1920_56mtlti.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\projects\axe5_eagle\pcie\sandboxes\28692_0\sld\ipgen\alt_sld_fab_0\alt_sld_fab_1920\synth\alt_sld_fab_0_alt_sld_fab_1920_56mtlti.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/23.4.1/ip/altera/sld/core/altera_instrumentation_fabric/alt_sld_fab_hw.tcl" />
   <file
       path="C:/intelFPGA_pro/23.4.1/ip/altera/sld/core/altera_instrumentation_fabric/com.altera.superfabric.jar" />
   <file
       path="C:/intelFPGA_pro/23.4.1/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="C:/intelFPGA_pro/23.4.1/quartus/sopc_builder/model/lib/commons-lang3-3.9.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_pro/23.4.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
   <file
       path="C:/intelfpga_pro/23.4.1/ip/altera/sld/conf_reset/agilex/intel_agilex_reset_release_from_sdm_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
     as="alt_sld_fab_0" />
  <messages>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_alt_sld_fab_1920_56mtlti"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_altera_sld_splitter_1920_z74n6wi"</message>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_bv4oeci"</message>
  </messages>
 </entity>
 <entity
   kind="altera_sld_splitter"
   version="19.2.0"
   name="alt_sld_fab_0_altera_sld_splitter_1920_z74n6wi">
  <parameter
     name="FRAGMENTS"
     value="{{name conf_reset type reset dir end ports { {conf_reset reset in 1 0} } properties { {synchronousEdges {None} } } } } " />
  <parameter name="EXAMPLE" value="" />
  <parameter name="ADD_INTERFACE_ASGN" value="1" />
  <generatedFiles>
   <file
       path="C:\projects\axe5_eagle\pcie\sandboxes\28692_0\sld\ipgen\alt_sld_fab_0\altera_sld_splitter_1920\synth\alt_sld_fab_0_altera_sld_splitter_1920_z74n6wi.sv"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\projects\axe5_eagle\pcie\sandboxes\28692_0\sld\ipgen\alt_sld_fab_0\altera_sld_splitter_1920\synth\alt_sld_fab_0_altera_sld_splitter_1920_z74n6wi.sv"
       attributes="TOP_LEVEL_FILE" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/23.4.1/ip/altera/sld/core/altera_super_splitter/altera_sld_splitter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="alt_sld_fab_0_alt_sld_fab_1920_56mtlti" as="splitter" />
  <messages>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_altera_sld_splitter_1920_z74n6wi"</message>
  </messages>
 </entity>
 <entity
   kind="intel_agilex_reset_release_from_sdm"
   version="20.3"
   name="alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_bv4oeci">
  <parameter name="COUNT" value="1" />
  <parameter name="SETTINGS" value="{} " />
  <generatedFiles>
   <file
       path="C:\projects\axe5_eagle\pcie\sandboxes\28692_0\sld\ipgen\alt_sld_fab_0\intel_agilex_reset_release_from_sdm_203\synth\alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_bv4oeci.v"
       attributes="" />
   <file
       path="C:\projects\axe5_eagle\pcie\sandboxes\28692_0\sld\ipgen\alt_sld_fab_0\intel_agilex_reset_release_from_sdm_203\synth\intel_agilex_reset_release_from_sdm_atom.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:\projects\axe5_eagle\pcie\sandboxes\28692_0\sld\ipgen\alt_sld_fab_0\intel_agilex_reset_release_from_sdm_203\synth\alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_bv4oeci.v"
       attributes="" />
   <file
       path="C:\projects\axe5_eagle\pcie\sandboxes\28692_0\sld\ipgen\alt_sld_fab_0\intel_agilex_reset_release_from_sdm_203\synth\intel_agilex_reset_release_from_sdm_atom.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_pro/23.4.1/ip/altera/sld/conf_reset/agilex/intel_agilex_reset_release_from_sdm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="alt_sld_fab_0_alt_sld_fab_1920_56mtlti"
     as="agilexconfigreset" />
  <messages>
   <message level="Info" culprit="alt_sld_fab_0">"Generating: alt_sld_fab_0_intel_agilex_reset_release_from_sdm_203_bv4oeci"</message>
  </messages>
 </entity>
</deploy>
