$comment
	File created using the following command:
		vcd file de0nano_embedding.msim.vcd -direction
$end
$date
	Tue Mar 19 11:40:38 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module de0nano_embedding_vlg_vec_tst $end
$var reg 34 ! treg_GPIO_0 [33:0] $end
$var reg 2 " KEY [1:0] $end
$var reg 4 # SW [3:0] $end
$var wire 1 $ ALUCtrl [2] $end
$var wire 1 % ALUCtrl [1] $end
$var wire 1 & ALUCtrl [0] $end
$var wire 1 ' ASrc [1] $end
$var wire 1 ( ASrc [0] $end
$var wire 1 ) AccCLR $end
$var wire 1 * AccOut [3] $end
$var wire 1 + AccOut [2] $end
$var wire 1 , AccOut [1] $end
$var wire 1 - AccOut [0] $end
$var wire 1 . AccParallel $end
$var wire 1 / AccRight $end
$var wire 1 0 BSrc [1] $end
$var wire 1 1 BSrc [0] $end
$var wire 1 2 CS [4] $end
$var wire 1 3 CS [3] $end
$var wire 1 4 CS [2] $end
$var wire 1 5 CS [1] $end
$var wire 1 6 CS [0] $end
$var wire 1 7 CarryO $end
$var wire 1 8 Count [2] $end
$var wire 1 9 Count [1] $end
$var wire 1 : Count [0] $end
$var wire 1 ; ERR $end
$var wire 1 < GPIO_0 [33] $end
$var wire 1 = GPIO_0 [32] $end
$var wire 1 > GPIO_0 [31] $end
$var wire 1 ? GPIO_0 [30] $end
$var wire 1 @ GPIO_0 [29] $end
$var wire 1 A GPIO_0 [28] $end
$var wire 1 B GPIO_0 [27] $end
$var wire 1 C GPIO_0 [26] $end
$var wire 1 D GPIO_0 [25] $end
$var wire 1 E GPIO_0 [24] $end
$var wire 1 F GPIO_0 [23] $end
$var wire 1 G GPIO_0 [22] $end
$var wire 1 H GPIO_0 [21] $end
$var wire 1 I GPIO_0 [20] $end
$var wire 1 J GPIO_0 [19] $end
$var wire 1 K GPIO_0 [18] $end
$var wire 1 L GPIO_0 [17] $end
$var wire 1 M GPIO_0 [16] $end
$var wire 1 N GPIO_0 [15] $end
$var wire 1 O GPIO_0 [14] $end
$var wire 1 P GPIO_0 [13] $end
$var wire 1 Q GPIO_0 [12] $end
$var wire 1 R GPIO_0 [11] $end
$var wire 1 S GPIO_0 [10] $end
$var wire 1 T GPIO_0 [9] $end
$var wire 1 U GPIO_0 [8] $end
$var wire 1 V GPIO_0 [7] $end
$var wire 1 W GPIO_0 [6] $end
$var wire 1 X GPIO_0 [5] $end
$var wire 1 Y GPIO_0 [4] $end
$var wire 1 Z GPIO_0 [3] $end
$var wire 1 [ GPIO_0 [2] $end
$var wire 1 \ GPIO_0 [1] $end
$var wire 1 ] GPIO_0 [0] $end
$var wire 1 ^ LED [7] $end
$var wire 1 _ LED [6] $end
$var wire 1 ` LED [5] $end
$var wire 1 a LED [4] $end
$var wire 1 b LED [3] $end
$var wire 1 c LED [2] $end
$var wire 1 d LED [1] $end
$var wire 1 e LED [0] $end
$var wire 1 f NFlag $end
$var wire 1 g NS [4] $end
$var wire 1 h NS [3] $end
$var wire 1 i NS [2] $end
$var wire 1 j NS [1] $end
$var wire 1 k NS [0] $end
$var wire 1 l OverF $end
$var wire 1 m OverF_CO [1] $end
$var wire 1 n OverF_CO [0] $end
$var wire 1 o QParallel $end
$var wire 1 p QRight $end
$var wire 1 q QSrc $end
$var wire 1 r Qn $end
$var wire 1 s QnCLR $end
$var wire 1 t Qout [3] $end
$var wire 1 u Qout [2] $end
$var wire 1 v Qout [1] $end
$var wire 1 w Qout [0] $end
$var wire 1 x Qz $end
$var wire 1 y QzSrc $end
$var wire 1 z R0Src [1] $end
$var wire 1 { R0Src [0] $end
$var wire 1 | R0WE $end
$var wire 1 } R1Clr $end
$var wire 1 ~ R1Src $end
$var wire 1 !! R1WE $end
$var wire 1 "! RST $end
$var wire 1 #! Stat [1] $end
$var wire 1 $! Stat [0] $end

$scope module i1 $end
$var wire 1 %! gnd $end
$var wire 1 &! vcc $end
$var wire 1 '! unknown $end
$var tri1 1 (! devclrn $end
$var tri1 1 )! devpor $end
$var tri1 1 *! devoe $end
$var wire 1 +! SW[3]~input_o $end
$var wire 1 ,! GPIO_0[8]~input_o $end
$var wire 1 -! GPIO_0[9]~input_o $end
$var wire 1 .! GPIO_0[10]~input_o $end
$var wire 1 /! GPIO_0[11]~input_o $end
$var wire 1 0! GPIO_0[12]~input_o $end
$var wire 1 1! GPIO_0[13]~input_o $end
$var wire 1 2! GPIO_0[14]~input_o $end
$var wire 1 3! GPIO_0[15]~input_o $end
$var wire 1 4! GPIO_0[16]~input_o $end
$var wire 1 5! GPIO_0[17]~input_o $end
$var wire 1 6! GPIO_0[18]~input_o $end
$var wire 1 7! GPIO_0[19]~input_o $end
$var wire 1 8! GPIO_0[20]~input_o $end
$var wire 1 9! GPIO_0[21]~input_o $end
$var wire 1 :! GPIO_0[22]~input_o $end
$var wire 1 ;! GPIO_0[23]~input_o $end
$var wire 1 <! GPIO_0[24]~input_o $end
$var wire 1 =! GPIO_0[25]~input_o $end
$var wire 1 >! GPIO_0[26]~input_o $end
$var wire 1 ?! GPIO_0[27]~input_o $end
$var wire 1 @! GPIO_0[28]~input_o $end
$var wire 1 A! GPIO_0[29]~input_o $end
$var wire 1 B! GPIO_0[30]~input_o $end
$var wire 1 C! GPIO_0[31]~input_o $end
$var wire 1 D! GPIO_0[32]~input_o $end
$var wire 1 E! GPIO_0[33]~input_o $end
$var wire 1 F! GPIO_0[2]~input_o $end
$var wire 1 G! GPIO_0[7]~input_o $end
$var wire 1 H! GPIO_0[8]~output_o $end
$var wire 1 I! GPIO_0[9]~output_o $end
$var wire 1 J! GPIO_0[10]~output_o $end
$var wire 1 K! GPIO_0[11]~output_o $end
$var wire 1 L! GPIO_0[12]~output_o $end
$var wire 1 M! GPIO_0[13]~output_o $end
$var wire 1 N! GPIO_0[14]~output_o $end
$var wire 1 O! GPIO_0[15]~output_o $end
$var wire 1 P! GPIO_0[16]~output_o $end
$var wire 1 Q! GPIO_0[17]~output_o $end
$var wire 1 R! GPIO_0[18]~output_o $end
$var wire 1 S! GPIO_0[19]~output_o $end
$var wire 1 T! GPIO_0[20]~output_o $end
$var wire 1 U! GPIO_0[21]~output_o $end
$var wire 1 V! GPIO_0[22]~output_o $end
$var wire 1 W! GPIO_0[23]~output_o $end
$var wire 1 X! GPIO_0[24]~output_o $end
$var wire 1 Y! GPIO_0[25]~output_o $end
$var wire 1 Z! GPIO_0[26]~output_o $end
$var wire 1 [! GPIO_0[27]~output_o $end
$var wire 1 \! GPIO_0[28]~output_o $end
$var wire 1 ]! GPIO_0[29]~output_o $end
$var wire 1 ^! GPIO_0[30]~output_o $end
$var wire 1 _! GPIO_0[31]~output_o $end
$var wire 1 `! GPIO_0[32]~output_o $end
$var wire 1 a! GPIO_0[33]~output_o $end
$var wire 1 b! GPIO_0[0]~output_o $end
$var wire 1 c! GPIO_0[1]~output_o $end
$var wire 1 d! GPIO_0[2]~output_o $end
$var wire 1 e! GPIO_0[3]~output_o $end
$var wire 1 f! GPIO_0[4]~output_o $end
$var wire 1 g! GPIO_0[5]~output_o $end
$var wire 1 h! GPIO_0[6]~output_o $end
$var wire 1 i! GPIO_0[7]~output_o $end
$var wire 1 j! LED[0]~output_o $end
$var wire 1 k! LED[1]~output_o $end
$var wire 1 l! LED[2]~output_o $end
$var wire 1 m! LED[3]~output_o $end
$var wire 1 n! LED[4]~output_o $end
$var wire 1 o! LED[5]~output_o $end
$var wire 1 p! LED[6]~output_o $end
$var wire 1 q! LED[7]~output_o $end
$var wire 1 r! R1Clr~output_o $end
$var wire 1 s! R1Src~output_o $end
$var wire 1 t! R0WE~output_o $end
$var wire 1 u! R1WE~output_o $end
$var wire 1 v! R0Src[0]~output_o $end
$var wire 1 w! R0Src[1]~output_o $end
$var wire 1 x! ASrc[0]~output_o $end
$var wire 1 y! ASrc[1]~output_o $end
$var wire 1 z! BSrc[0]~output_o $end
$var wire 1 {! BSrc[1]~output_o $end
$var wire 1 |! ALUCtrl[0]~output_o $end
$var wire 1 }! ALUCtrl[1]~output_o $end
$var wire 1 ~! ALUCtrl[2]~output_o $end
$var wire 1 !" NFlag~output_o $end
$var wire 1 "" Qn~output_o $end
$var wire 1 #" Qz~output_o $end
$var wire 1 $" ERR~output_o $end
$var wire 1 %" AccRight~output_o $end
$var wire 1 &" AccParallel~output_o $end
$var wire 1 '" AccCLR~output_o $end
$var wire 1 (" QParallel~output_o $end
$var wire 1 )" QSrc~output_o $end
$var wire 1 *" QnCLR~output_o $end
$var wire 1 +" RST~output_o $end
$var wire 1 ," QRight~output_o $end
$var wire 1 -" QzSrc~output_o $end
$var wire 1 ." NS[0]~output_o $end
$var wire 1 /" NS[1]~output_o $end
$var wire 1 0" NS[2]~output_o $end
$var wire 1 1" NS[3]~output_o $end
$var wire 1 2" NS[4]~output_o $end
$var wire 1 3" CS[0]~output_o $end
$var wire 1 4" CS[1]~output_o $end
$var wire 1 5" CS[2]~output_o $end
$var wire 1 6" CS[3]~output_o $end
$var wire 1 7" CS[4]~output_o $end
$var wire 1 8" OverF_CO[0]~output_o $end
$var wire 1 9" OverF_CO[1]~output_o $end
$var wire 1 :" OverF~output_o $end
$var wire 1 ;" CarryO~output_o $end
$var wire 1 <" Stat[0]~output_o $end
$var wire 1 =" Stat[1]~output_o $end
$var wire 1 >" Count[0]~output_o $end
$var wire 1 ?" Count[1]~output_o $end
$var wire 1 @" Count[2]~output_o $end
$var wire 1 A" AccOut[0]~output_o $end
$var wire 1 B" AccOut[1]~output_o $end
$var wire 1 C" AccOut[2]~output_o $end
$var wire 1 D" AccOut[3]~output_o $end
$var wire 1 E" Qout[0]~output_o $end
$var wire 1 F" Qout[1]~output_o $end
$var wire 1 G" Qout[2]~output_o $end
$var wire 1 H" Qout[3]~output_o $end
$var wire 1 I" KEY[1]~input_o $end
$var wire 1 J" KEY[1]~inputclkctrl_outclk $end
$var wire 1 K" GPIO_0[1]~input_o $end
$var wire 1 L" SW[0]~input_o $end
$var wire 1 M" SW[1]~input_o $end
$var wire 1 N" SW[2]~input_o $end
$var wire 1 O" CONTROL|Equal1~0_combout $end
$var wire 1 P" CONTROL|Equal2~0_combout $end
$var wire 1 Q" KEY[0]~input_o $end
$var wire 1 R" CONTROL|Mux29~0_combout $end
$var wire 1 S" GPIO_0[0]~input_o $end
$var wire 1 T" CONTROL|Mux5~10_combout $end
$var wire 1 U" CONTROL|Equal0~0_combout $end
$var wire 1 V" CONTROL|Count~0_combout $end
$var wire 1 W" CONTROL|Count~1_combout $end
$var wire 1 X" CONTROL|Add0~0_combout $end
$var wire 1 Y" CONTROL|Count~2_combout $end
$var wire 1 Z" CONTROL|Equal4~0_combout $end
$var wire 1 [" CONTROL|Mux5~64_combout $end
$var wire 1 \" CONTROL|Mux29~1_combout $end
$var wire 1 ]" CONTROL|AccRight~2_combout $end
$var wire 1 ^" CONTROL|Mux5~9_combout $end
$var wire 1 _" GPIO_0[6]~input_o $end
$var wire 1 `" CONTROL|Mux13~0_combout $end
$var wire 1 a" CONTROL|Mux5~29_combout $end
$var wire 1 b" CONTROL|Mux5~30_combout $end
$var wire 1 c" CONTROL|Decoder2~0_combout $end
$var wire 1 d" CONTROL|r[1]~2_combout $end
$var wire 1 e" CONTROL|Mux11~0_combout $end
$var wire 1 f" CONTROL|Selector8~0_combout $end
$var wire 1 g" CONTROL|Mux5~27_combout $end
$var wire 1 h" CONTROL|Decoder2~1_combout $end
$var wire 1 i" CONTROL|r[0]~3_combout $end
$var wire 1 j" CONTROL|r[0]~4_combout $end
$var wire 1 k" CONTROL|always3~0_combout $end
$var wire 1 l" CONTROL|Mux5~18_combout $end
$var wire 1 m" CONTROL|Mux5~31_combout $end
$var wire 1 n" CONTROL|Mux5~32_combout $end
$var wire 1 o" CONTROL|Mux5~28_combout $end
$var wire 1 p" CONTROL|Mux19~0_combout $end
$var wire 1 q" CONTROL|Mux16~0_combout $end
$var wire 1 r" CONTROL|R1Src~0_combout $end
$var wire 1 s" CONTROL|Mux5~68_combout $end
$var wire 1 t" CONTROL|Mux19~1_combout $end
$var wire 1 u" CONTROL|R0Src[1]~0_combout $end
$var wire 1 v" CONTROL|R0Src[1]~0clkctrl_outclk $end
$var wire 1 w" CONTROL|Mux10~1_combout $end
$var wire 1 x" CONTROL|Mux10~2_combout $end
$var wire 1 y" CONTROL|Mux26~3_combout $end
$var wire 1 z" CONTROL|Mux10~3_combout $end
$var wire 1 {" CONTROL|Mux10~4_combout $end
$var wire 1 |" CONTROL|Mux10~0_combout $end
$var wire 1 }" CONTROL|Mux10~5_combout $end
$var wire 1 ~" CONTROL|Mux5~36_combout $end
$var wire 1 !# CONTROL|Mux26~2_combout $end
$var wire 1 "# CONTROL|Mux22~0_combout $end
$var wire 1 ## CONTROL|ASrc~0_combout $end
$var wire 1 $# CONTROL|Mux5~45_combout $end
$var wire 1 %# CONTROL|Mux5~15_combout $end
$var wire 1 &# CONTROL|Mux5~46_combout $end
$var wire 1 '# CONTROL|Mux5~47_combout $end
$var wire 1 (# CONTROL|Mux0~0_combout $end
$var wire 1 )# CONTROL|Mux5~44_combout $end
$var wire 1 *# CONTROL|Mux0~1_combout $end
$var wire 1 +# CONTROL|QParallel~0_combout $end
$var wire 1 ,# CONTROL|QParallel~combout $end
$var wire 1 -# CONTROL|Selector0~4_combout $end
$var wire 1 .# CONTROL|Selector0~8_combout $end
$var wire 1 /# CONTROL|Selector0~5_combout $end
$var wire 1 0# CONTROL|Selector0~6_combout $end
$var wire 1 1# CONTROL|Selector0~7_combout $end
$var wire 1 2# CONTROL|QSrc~2_combout $end
$var wire 1 3# CONTROL|QSrc~0_combout $end
$var wire 1 4# CONTROL|Decoder2~2_combout $end
$var wire 1 5# CONTROL|Mux5~23_combout $end
$var wire 1 6# CONTROL|QSrc~1_combout $end
$var wire 1 7# CONTROL|QSrc~combout $end
$var wire 1 8# CONTROL|Mux5~34_combout $end
$var wire 1 9# CONTROL|Mux5~40_combout $end
$var wire 1 :# CONTROL|Mux5~41_combout $end
$var wire 1 ;# CONTROL|Mux25~0_combout $end
$var wire 1 <# CONTROL|Mux5~38_combout $end
$var wire 1 =# CONTROL|Mux25~1_combout $end
$var wire 1 ># CONTROL|Mux5~26_combout $end
$var wire 1 ?# CONTROL|Mux5~33_combout $end
$var wire 1 @# CONTROL|Mux5~7_combout $end
$var wire 1 A# CONTROL|Mux26~0_combout $end
$var wire 1 B# CONTROL|Mux6~1_combout $end
$var wire 1 C# CONTROL|Mux26~1_combout $end
$var wire 1 D# CONTROL|ALUCtrl[2]~4_combout $end
$var wire 1 E# CONTROL|Mux5~22_combout $end
$var wire 1 F# CONTROL|Mux18~4_combout $end
$var wire 1 G# CONTROL|Mux18~5_combout $end
$var wire 1 H# CONTROL|Mux18~7_combout $end
$var wire 1 I# CONTROL|Mux17~0_combout $end
$var wire 1 J# CONTROL|Mux18~6_combout $end
$var wire 1 K# GPIO_0[3]~input_o $end
$var wire 1 L# CONTROL|Mux3~0_combout $end
$var wire 1 M# CONTROL|Mux3~1_combout $end
$var wire 1 N# DATAPATH|R0reg|A~0_combout $end
$var wire 1 O# DATAPATH|R0reg|A~1_combout $end
$var wire 1 P# CONTROL|Mux11~2_combout $end
$var wire 1 Q# CONTROL|Mux11~3_combout $end
$var wire 1 R# CONTROL|Mux11~1_combout $end
$var wire 1 S# CONTROL|Mux11~4_combout $end
$var wire 1 T# CONTROL|Mux11~5_combout $end
$var wire 1 U# CONTROL|Mux11~6_combout $end
$var wire 1 V# CONTROL|Mux5~16_combout $end
$var wire 1 W# CONTROL|Mux5~19_combout $end
$var wire 1 X# CONTROL|Mux5~20_combout $end
$var wire 1 Y# CONTROL|Mux5~21_combout $end
$var wire 1 Z# CONTROL|Mux5~17_combout $end
$var wire 1 [# CONTROL|Mux21~0_combout $end
$var wire 1 \# CONTROL|Mux21~1_combout $end
$var wire 1 ]# CONTROL|R0WE~0_combout $end
$var wire 1 ^# CONTROL|R0WE~0clkctrl_outclk $end
$var wire 1 _# CONTROL|R0WE~combout $end
$var wire 1 `# DATAPATH|R0reg|A[0]~2_combout $end
$var wire 1 a# CONTROL|Mux15~4_combout $end
$var wire 1 b# CONTROL|Mux15~3_combout $end
$var wire 1 c# CONTROL|Mux15~5_combout $end
$var wire 1 d# CONTROL|Mux15~6_combout $end
$var wire 1 e# CONTROL|Mux15~2_combout $end
$var wire 1 f# CONTROL|Mux15~8_combout $end
$var wire 1 g# CONTROL|Mux15~7_combout $end
$var wire 1 h# CONTROL|Mux5~35_combout $end
$var wire 1 i# CONTROL|Mux5~37_combout $end
$var wire 1 j# CONTROL|Mux2~0_combout $end
$var wire 1 k# CONTROL|Mux2~1_combout $end
$var wire 1 l# CONTROL|ASrc[1]~1_combout $end
$var wire 1 m# CONTROL|Mux6~0_combout $end
$var wire 1 n# CONTROL|Mux16~1_combout $end
$var wire 1 o# CONTROL|Mux16~2_combout $end
$var wire 1 p# CONTROL|Mux16~4_combout $end
$var wire 1 q# CONTROL|Mux16~3_combout $end
$var wire 1 r# CONTROL|Mux16~5_combout $end
$var wire 1 s# DATAPATH|Bmux|Mux3~0_combout $end
$var wire 1 t# DATAPATH|ALU|Add0~0_combout $end
$var wire 1 u# DATAPATH|ALU|Add2~0_combout $end
$var wire 1 v# DATAPATH|ALU|Mux4~0_combout $end
$var wire 1 w# DATAPATH|ALU|Mux4~1_combout $end
$var wire 1 x# DATAPATH|ALU|Add1~0_combout $end
$var wire 1 y# DATAPATH|ALU|Mux4~2_combout $end
$var wire 1 z# DATAPATH|ALU|Mux4~3_combout $end
$var wire 1 {# DATAPATH|ALU|Mux4~4_combout $end
$var wire 1 |# DATAPATH|R1reg|A[0]~0_combout $end
$var wire 1 }# CONTROL|R1Clr~0_combout $end
$var wire 1 ~# CONTROL|Mux5~8_combout $end
$var wire 1 !$ CONTROL|Mux5~11_combout $end
$var wire 1 "$ CONTROL|Mux5~12_combout $end
$var wire 1 #$ CONTROL|Mux5~13_combout $end
$var wire 1 $$ CONTROL|Mux5~14_combout $end
$var wire 1 %$ CONTROL|R1Src~1_combout $end
$var wire 1 &$ CONTROL|R1Src~2_combout $end
$var wire 1 '$ CONTROL|R1Src~3_combout $end
$var wire 1 ($ CONTROL|Mux12~0_combout $end
$var wire 1 )$ CONTROL|R1Src~combout $end
$var wire 1 *$ CONTROL|Mux5~70_combout $end
$var wire 1 +$ CONTROL|Mux5~71_combout $end
$var wire 1 ,$ CONTROL|Mux5~24_combout $end
$var wire 1 -$ CONTROL|Mux9~0_combout $end
$var wire 1 .$ CONTROL|Mux9~1_combout $end
$var wire 1 /$ CONTROL|R1WE~combout $end
$var wire 1 0$ DATAPATH|R1reg|A[2]~4_combout $end
$var wire 1 1$ CONTROL|Mux14~3_combout $end
$var wire 1 2$ CONTROL|Mux14~4_combout $end
$var wire 1 3$ CONTROL|Mux5~25_combout $end
$var wire 1 4$ CONTROL|Mux14~5_combout $end
$var wire 1 5$ CONTROL|Mux14~1_combout $end
$var wire 1 6$ CONTROL|Mux14~0_combout $end
$var wire 1 7$ CONTROL|Mux14~2_combout $end
$var wire 1 8$ CONTROL|Mux14~6_combout $end
$var wire 1 9$ DATAPATH|inst6|Mux3~0_combout $end
$var wire 1 :$ DATAPATH|inst6|Mux3~1_combout $end
$var wire 1 ;$ DATAPATH|QReg|A~0_combout $end
$var wire 1 <$ DATAPATH|QReg|A~5_combout $end
$var wire 1 =$ GPIO_0[5]~input_o $end
$var wire 1 >$ DATAPATH|R0reg|A~6_combout $end
$var wire 1 ?$ DATAPATH|R0reg|A~7_combout $end
$var wire 1 @$ DATAPATH|Bmux|Mux1~0_combout $end
$var wire 1 A$ DATAPATH|ALU|Mux2~2_combout $end
$var wire 1 B$ DATAPATH|ALU|Mux3~0_combout $end
$var wire 1 C$ DATAPATH|ALU|Mux3~1_combout $end
$var wire 1 D$ DATAPATH|ALU|Add0~1 $end
$var wire 1 E$ DATAPATH|ALU|Add0~2_combout $end
$var wire 1 F$ DATAPATH|ALU|Add1~1 $end
$var wire 1 G$ DATAPATH|ALU|Add1~2_combout $end
$var wire 1 H$ DATAPATH|ALU|Mux3~2_combout $end
$var wire 1 I$ DATAPATH|R0reg|A~3_combout $end
$var wire 1 J$ GPIO_0[4]~input_o $end
$var wire 1 K$ DATAPATH|R0reg|A~4_combout $end
$var wire 1 L$ DATAPATH|R0reg|A~5_combout $end
$var wire 1 M$ DATAPATH|inst6|Mux2~0_combout $end
$var wire 1 N$ DATAPATH|inst6|Mux2~1_combout $end
$var wire 1 O$ DATAPATH|ALU|Mux3~3_combout $end
$var wire 1 P$ DATAPATH|ALU|Add2~1 $end
$var wire 1 Q$ DATAPATH|ALU|Add2~2_combout $end
$var wire 1 R$ DATAPATH|ALU|Mux3~4_combout $end
$var wire 1 S$ DATAPATH|R1reg|A[1]~1_combout $end
$var wire 1 T$ DATAPATH|Bmux|Mux2~0_combout $end
$var wire 1 U$ DATAPATH|ALU|Add2~3 $end
$var wire 1 V$ DATAPATH|ALU|Add2~4_combout $end
$var wire 1 W$ DATAPATH|ALU|Mux2~3_combout $end
$var wire 1 X$ DATAPATH|ALU|Add1~3 $end
$var wire 1 Y$ DATAPATH|ALU|Add1~4_combout $end
$var wire 1 Z$ DATAPATH|ALU|Add0~3 $end
$var wire 1 [$ DATAPATH|ALU|Add0~4_combout $end
$var wire 1 \$ DATAPATH|ALU|Mux2~0_combout $end
$var wire 1 ]$ DATAPATH|ALU|Mux2~1_combout $end
$var wire 1 ^$ DATAPATH|R1reg|A[2]~2_combout $end
$var wire 1 _$ DATAPATH|inst6|Mux1~0_combout $end
$var wire 1 `$ DATAPATH|inst6|Mux1~1_combout $end
$var wire 1 a$ DATAPATH|QReg|A~6_combout $end
$var wire 1 b$ DATAPATH|QReg|A[1]~4_combout $end
$var wire 1 c$ DATAPATH|QReg|A~2_combout $end
$var wire 1 d$ DATAPATH|QReg|A~3_combout $end
$var wire 1 e$ DATAPATH|QReg|A~1_combout $end
$var wire 1 f$ CONTROL|Mux5~39_combout $end
$var wire 1 g$ CONTROL|Mux26~4_combout $end
$var wire 1 h$ CONTROL|Mux26~5_combout $end
$var wire 1 i$ CONTROL|BSrc[1]~0_combout $end
$var wire 1 j$ DATAPATH|inst6|Mux0~0_combout $end
$var wire 1 k$ DATAPATH|inst6|Mux0~1_combout $end
$var wire 1 l$ DATAPATH|QReg|A~7_combout $end
$var wire 1 m$ DATAPATH|QReg|A~8_combout $end
$var wire 1 n$ DATAPATH|R0reg|A~8_combout $end
$var wire 1 o$ DATAPATH|R0reg|A~9_combout $end
$var wire 1 p$ CONTROL|QnCLR~12_combout $end
$var wire 1 q$ CONTROL|QnCLR~10_combout $end
$var wire 1 r$ CONTROL|QnCLR~11_combout $end
$var wire 1 s$ DATAPATH|Qzero|A~0_combout $end
$var wire 1 t$ CONTROL|AccRight~3_combout $end
$var wire 1 u$ CONTROL|AccRight~4_combout $end
$var wire 1 v$ CONTROL|AccRight~5_combout $end
$var wire 1 w$ CONTROL|Mux11~7_combout $end
$var wire 1 x$ CONTROL|AccRight~6_combout $end
$var wire 1 y$ CONTROL|AccRight~0_combout $end
$var wire 1 z$ CONTROL|AccRight~1_combout $end
$var wire 1 {$ CONTROL|AccRight~combout $end
$var wire 1 |$ DATAPATH|AccReg|A[0]~1_combout $end
$var wire 1 }$ CONTROL|AccCLR~2_combout $end
$var wire 1 ~$ CONTROL|AccCLR~3_combout $end
$var wire 1 !% CONTROL|AccCLR~4_combout $end
$var wire 1 "% CONTROL|AccCLR~5_combout $end
$var wire 1 #% CONTROL|Mux5~42_combout $end
$var wire 1 $% CONTROL|Mux5~43_combout $end
$var wire 1 %% CONTROL|Mux23~0_combout $end
$var wire 1 &% CONTROL|Mux23~1_combout $end
$var wire 1 '% CONTROL|Mux23~2_combout $end
$var wire 1 (% CONTROL|AccParallel~0_combout $end
$var wire 1 )% CONTROL|Mux6~2_combout $end
$var wire 1 *% CONTROL|Mux6~3_combout $end
$var wire 1 +% CONTROL|AccParallel~combout $end
$var wire 1 ,% DATAPATH|AccReg|A[1]~2_combout $end
$var wire 1 -% DATAPATH|AccReg|A[2]~3_combout $end
$var wire 1 .% DATAPATH|AccReg|A[3]~0_combout $end
$var wire 1 /% DATAPATH|Bmux|Mux0~0_combout $end
$var wire 1 0% DATAPATH|ALU|Mux1~2_combout $end
$var wire 1 1% DATAPATH|ALU|Mux1~3_combout $end
$var wire 1 2% DATAPATH|ALU|Add2~5 $end
$var wire 1 3% DATAPATH|ALU|Add2~6_combout $end
$var wire 1 4% DATAPATH|ALU|Mux1~4_combout $end
$var wire 1 5% DATAPATH|ALU|Mux1~5_combout $end
$var wire 1 6% DATAPATH|ALU|Add1~5 $end
$var wire 1 7% DATAPATH|ALU|Add1~6_combout $end
$var wire 1 8% DATAPATH|ALU|Add0~5 $end
$var wire 1 9% DATAPATH|ALU|Add0~6_combout $end
$var wire 1 :% DATAPATH|ALU|Mux1~0_combout $end
$var wire 1 ;% DATAPATH|ALU|Mux1~1_combout $end
$var wire 1 <% DATAPATH|R1reg|A[3]~3_combout $end
$var wire 1 =% CONTROL|Mux5~63_combout $end
$var wire 1 >% CONTROL|Mux5~69_combout $end
$var wire 1 ?% CONTROL|Mux5~65_combout $end
$var wire 1 @% CONTROL|Mux5~66_combout $end
$var wire 1 A% CONTROL|Mux29~2_combout $end
$var wire 1 B% CONTROL|Mux29~3_combout $end
$var wire 1 C% CONTROL|Mux5~48_combout $end
$var wire 1 D% CONTROL|Mux7~5_combout $end
$var wire 1 E% CONTROL|Mux7~6_combout $end
$var wire 1 F% CONTROL|Mux7~2_combout $end
$var wire 1 G% CONTROL|Mux7~3_combout $end
$var wire 1 H% CONTROL|Mux7~4_combout $end
$var wire 1 I% CONTROL|Mux7~7_combout $end
$var wire 1 J% CONTROL|Mux5~49_combout $end
$var wire 1 K% CONTROL|Mux5~52_combout $end
$var wire 1 L% CONTROL|Mux5~51_combout $end
$var wire 1 M% CONTROL|Mux5~50_combout $end
$var wire 1 N% CONTROL|Mux7~0_combout $end
$var wire 1 O% CONTROL|Mux7~1_combout $end
$var wire 1 P% CONTROL|Mux7~8_combout $end
$var wire 1 Q% CONTROL|Mux27~1_combout $end
$var wire 1 R% CONTROL|Mux27~0_combout $end
$var wire 1 S% CONTROL|Mux27~2_combout $end
$var wire 1 T% CONTROL|Mux5~60_combout $end
$var wire 1 U% CONTROL|Mux5~61_combout $end
$var wire 1 V% CONTROL|Mux5~56_combout $end
$var wire 1 W% CONTROL|Mux5~62_combout $end
$var wire 1 X% CONTROL|Mux27~3_combout $end
$var wire 1 Y% CONTROL|Mux5~6_combout $end
$var wire 1 Z% CONTROL|Mux5~59_combout $end
$var wire 1 [% CONTROL|Mux27~4_combout $end
$var wire 1 \% CONTROL|Mux27~5_combout $end
$var wire 1 ]% CONTROL|Mux20~0_combout $end
$var wire 1 ^% CONTROL|Mux5~57_combout $end
$var wire 1 _% CONTROL|R0Src[1]~1_combout $end
$var wire 1 `% CONTROL|Mux5~58_combout $end
$var wire 1 a% CONTROL|Mux20~7_combout $end
$var wire 1 b% CONTROL|Mux20~8_combout $end
$var wire 1 c% CONTROL|Mux5~55_combout $end
$var wire 1 d% CONTROL|Mux5~53_combout $end
$var wire 1 e% CONTROL|Mux5~54_combout $end
$var wire 1 f% CONTROL|Mux20~1_combout $end
$var wire 1 g% CONTROL|Mux20~2_combout $end
$var wire 1 h% CONTROL|Mux20~3_combout $end
$var wire 1 i% CONTROL|Mux20~4_combout $end
$var wire 1 j% CONTROL|Mux20~5_combout $end
$var wire 1 k% CONTROL|Mux20~6_combout $end
$var wire 1 l% CONTROL|Mux20~9_combout $end
$var wire 1 m% CONTROL|Mux30~0_combout $end
$var wire 1 n% CONTROL|Mux30~1_combout $end
$var wire 1 o% CONTROL|Mux30~1clkctrl_outclk $end
$var wire 1 p% CONTROL|Mux28~0_combout $end
$var wire 1 q% CONTROL|Mux28~1_combout $end
$var wire 1 r% CONTROL|Mux28~2_combout $end
$var wire 1 s% CONTROL|Mux28~3_combout $end
$var wire 1 t% CONTROL|Mux28~4_combout $end
$var wire 1 u% CONTROL|Mux8~1_combout $end
$var wire 1 v% CONTROL|Mux8~0_combout $end
$var wire 1 w% CONTROL|Mux8~2_combout $end
$var wire 1 x% CONTROL|ALUCtrl[0]~0_combout $end
$var wire 1 y% CONTROL|ALUCtrl[0]~1_combout $end
$var wire 1 z% CONTROL|ALUCtrl[0]~2_combout $end
$var wire 1 {% CONTROL|ALUCtrl[0]~3_combout $end
$var wire 1 |% DATAPATH|ALU|Mux6~0_combout $end
$var wire 1 }% DATAPATH|ALU|Mux0~2_combout $end
$var wire 1 ~% DATAPATH|ALU|Mux0~0_combout $end
$var wire 1 !& DATAPATH|ALU|Mux0~1_combout $end
$var wire 1 "& DATAPATH|ALU|Mux0~3_combout $end
$var wire 1 #& DATAPATH|ERR_E|A~1_combout $end
$var wire 1 $& CONTROL|Mux5~67_combout $end
$var wire 1 %& CONTROL|Ready~0_combout $end
$var wire 1 && CONTROL|QzSrc~0_combout $end
$var wire 1 '& CONTROL|QzSrc~combout $end
$var wire 1 (& DATAPATH|ALU|Add1~7 $end
$var wire 1 )& DATAPATH|ALU|Add1~8_combout $end
$var wire 1 *& DATAPATH|ALU|Add2~7 $end
$var wire 1 +& DATAPATH|ALU|Add2~8_combout $end
$var wire 1 ,& DATAPATH|ALU|Add0~7 $end
$var wire 1 -& DATAPATH|ALU|Add0~8_combout $end
$var wire 1 .& DATAPATH|ALU|Mux5~0_combout $end
$var wire 1 /& DATAPATH|ALU|CO~combout $end
$var wire 1 0& DATAPATH|ALU|OVF~combout $end
$var wire 1 1& DATAPATH|ERR_E|A~0_combout $end
$var wire 1 2& DATAPATH|R0reg|A [3] $end
$var wire 1 3& DATAPATH|R0reg|A [2] $end
$var wire 1 4& DATAPATH|R0reg|A [1] $end
$var wire 1 5& DATAPATH|R0reg|A [0] $end
$var wire 1 6& CONTROL|R0Src [1] $end
$var wire 1 7& CONTROL|R0Src [0] $end
$var wire 1 8& DATAPATH|R1reg|A [3] $end
$var wire 1 9& DATAPATH|R1reg|A [2] $end
$var wire 1 :& DATAPATH|R1reg|A [1] $end
$var wire 1 ;& DATAPATH|R1reg|A [0] $end
$var wire 1 <& CONTROL|CS [4] $end
$var wire 1 =& CONTROL|CS [3] $end
$var wire 1 >& CONTROL|CS [2] $end
$var wire 1 ?& CONTROL|CS [1] $end
$var wire 1 @& CONTROL|CS [0] $end
$var wire 1 A& DATAPATH|AccReg|A [3] $end
$var wire 1 B& DATAPATH|AccReg|A [2] $end
$var wire 1 C& DATAPATH|AccReg|A [1] $end
$var wire 1 D& DATAPATH|AccReg|A [0] $end
$var wire 1 E& DATAPATH|QReg|A [3] $end
$var wire 1 F& DATAPATH|QReg|A [2] $end
$var wire 1 G& DATAPATH|QReg|A [1] $end
$var wire 1 H& DATAPATH|QReg|A [0] $end
$var wire 1 I& CONTROL|Count [2] $end
$var wire 1 J& CONTROL|Count [1] $end
$var wire 1 K& CONTROL|Count [0] $end
$var wire 1 L& DATAPATH|Qzero|A [0] $end
$var wire 1 M& DATAPATH|ERR_E|A [1] $end
$var wire 1 N& DATAPATH|ERR_E|A [0] $end
$var wire 1 O& CONTROL|ASrc [1] $end
$var wire 1 P& CONTROL|ASrc [0] $end
$var wire 1 Q& CONTROL|BSrc [1] $end
$var wire 1 R& CONTROL|BSrc [0] $end
$var wire 1 S& CONTROL|ALUCtrl [2] $end
$var wire 1 T& CONTROL|ALUCtrl [1] $end
$var wire 1 U& CONTROL|ALUCtrl [0] $end
$var wire 1 V& CONTROL|NS [4] $end
$var wire 1 W& CONTROL|NS [3] $end
$var wire 1 X& CONTROL|NS [2] $end
$var wire 1 Y& CONTROL|NS [1] $end
$var wire 1 Z& CONTROL|NS [0] $end
$var wire 1 [& CONTROL|r [1] $end
$var wire 1 \& CONTROL|r [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bxzzzzzzzz !
b0 "
b0 #
x&
x%
x$
x(
x'
x)
0-
0,
0+
0*
x.
x/
x1
x0
06
05
04
03
02
x7
0:
09
08
0;
z]
z\
1[
zZ
zY
zX
zW
1V
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
0e
0d
0c
0b
0a
0`
0_
0^
xf
xk
0j
0i
0h
0g
xl
xn
xm
xo
xp
xq
0r
1s
0w
0v
0u
0t
0x
xy
x{
xz
x|
x}
x~
x!!
z"!
0$!
0#!
0%!
1&!
x'!
1(!
1)!
1*!
0+!
x,!
x-!
x.!
x/!
x0!
x1!
x2!
x3!
x4!
x5!
x6!
x7!
x8!
x9!
x:!
x;!
x<!
x=!
x>!
x?!
x@!
xA!
xB!
xC!
xD!
xE!
1F!
1G!
zH!
zI!
zJ!
zK!
zL!
zM!
zN!
zO!
zP!
zQ!
zR!
zS!
zT!
zU!
zV!
zW!
zX!
zY!
zZ!
z[!
z\!
z]!
z^!
z_!
z`!
za!
zb!
zc!
1d!
ze!
zf!
zg!
zh!
1i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
xr!
xs!
xt!
xu!
xv!
xw!
xx!
xy!
xz!
x{!
x|!
x}!
x~!
x!"
0""
0#"
0$"
x%"
x&"
x'"
x("
x)"
1*"
z+"
x,"
x-"
x."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
x8"
x9"
x:"
x;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
zK"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
zS"
0T"
0U"
1V"
0W"
0X"
0Y"
1Z"
0["
0\"
0]"
1^"
z_"
0`"
0a"
0b"
0c"
0d"
0e"
1f"
0g"
0h"
0i"
0j"
xk"
0l"
xm"
0n"
1o"
0p"
0q"
0r"
1s"
0t"
0u"
0v"
0w"
1x"
0y"
1z"
1{"
0|"
1}"
1~"
0!#
0"#
1##
0$#
1%#
0&#
0'#
0(#
0)#
0*#
0+#
x,#
0-#
1.#
0/#
10#
01#
02#
13#
04#
05#
06#
x7#
x8#
09#
0:#
0;#
1<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
1G#
0H#
0I#
0J#
zK#
0L#
1M#
xN#
xO#
0P#
0Q#
0R#
0S#
xT#
0U#
0V#
1W#
xX#
1Y#
1Z#
1[#
1\#
x]#
x^#
x_#
x`#
0a#
0b#
0c#
0d#
0e#
0f#
1g#
0h#
1i#
1j#
1k#
xl#
0m#
1n#
1o#
0p#
1q#
1r#
xs#
xt#
xu#
xv#
xw#
xx#
xy#
xz#
x{#
x|#
x}#
0~#
0!$
0"$
x#$
0$$
0%$
0&$
0'$
0($
x)$
0*$
0+$
1,$
0-$
0.$
x/$
x0$
01$
02$
13$
14$
05$
16$
07$
08$
x9$
x:$
x;$
0<$
z=$
x>$
x?$
0@$
xA$
xB$
xC$
xD$
xE$
xF$
xG$
xH$
xI$
zJ$
xK$
xL$
xM$
xN$
xO$
xP$
xQ$
xR$
xS$
0T$
xU$
xV$
xW$
xX$
xY$
xZ$
x[$
x\$
x]$
x^$
x_$
x`$
xa$
xb$
0c$
xd$
xe$
0f$
1g$
1h$
xi$
xj$
xk$
0l$
xm$
xn$
xo$
0p$
0q$
1r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
x{$
0|$
x}$
0~$
0!%
x"%
0#%
0$%
0%%
1&%
0'%
0(%
0)%
0*%
x+%
0,%
0-%
0.%
0/%
x0%
x1%
x2%
x3%
x4%
x5%
x6%
x7%
x8%
x9%
x:%
x;%
x<%
0=%
0>%
1?%
0@%
0A%
0B%
xC%
xD%
xE%
0F%
0G%
0H%
xI%
1J%
1K%
xL%
xM%
xN%
xO%
xP%
xQ%
xR%
xS%
1T%
0U%
0V%
0W%
0X%
1Y%
xZ%
0[%
0\%
0]%
1^%
x_%
1`%
xa%
0b%
1c%
1d%
xe%
xf%
xg%
0h%
0i%
0j%
0k%
0l%
0m%
1n%
1o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
x|%
x}%
x~%
x!&
x"&
x#&
0$&
1%&
1&&
x'&
x(&
x)&
x*&
x+&
x,&
x-&
x.&
x/&
x0&
x1&
05&
04&
03&
02&
x7&
x6&
0;&
0:&
09&
08&
0@&
0?&
0>&
0=&
0<&
0D&
0C&
0B&
0A&
0H&
0G&
0F&
0E&
0K&
0J&
0I&
0L&
0N&
0M&
xP&
xO&
xR&
xQ&
xU&
xT&
xS&
xZ&
0Y&
0X&
0W&
0V&
x\&
x[&
$end
#10000
bxz1zzzzzz !
bxz10zzzzz !
bxz101zzzz !
bxz1010zzz !
b1000 #
0Z
1Y
0X
1W
1+!
0K#
1J$
0=$
1_"
#50000
b10 "
1I"
1J"
xH&
1K&
xN&
xM&
xd!
x="
x<"
1>"
x#"
xE"
xF%
xt$
xf$
xc$
xw
xx
1:
x$!
x#!
x[
1W"
0V"
xF!
xG%
x^%
xH%
x`%
#100000
b0 "
0I"
0J"
#130000
bxz0010zzz !
bxz0110zzz !
1X
0W
1=$
0_"
#150000
b10 "
1I"
1J"
1J&
0K&
0>"
1?"
19
0:
1V"
#200000
b0 "
0I"
0J"
#210000
b0 #
0+!
#240000
bxz01z0zzz !
bxz01zzzzz !
bxzz1zzzzz !
bxzzzzzzzz !
zZ
zY
zX
zW
zK#
zJ$
z=$
z_"
#250000
b10 "
1I"
1J"
1K&
1>"
1X"
1:
0W"
0V"
1Y"
#300000
b0 "
0I"
0J"
#350000
b10 "
1I"
1J"
1I&
0J&
0K&
0>"
0?"
1@"
0Z"
18
09
0:
1V"
x~#
xl"
#400000
b0 "
0I"
0J"
#450000
b10 "
1I"
1J"
1K&
1>"
1Z"
1:
1W"
0V"
0~#
0l"
#500000
b0 "
0I"
0J"
#550000
b10 "
1I"
1J"
1J&
0K&
0>"
1?"
19
0:
1V"
#600000
b0 "
0I"
0J"
#650000
b10 "
1I"
1J"
1K&
1>"
0X"
1:
0W"
0V"
0Y"
#700000
b0 "
0I"
0J"
#750000
b10 "
1I"
1J"
0I&
0J&
0K&
0>"
0?"
0@"
08
09
0:
1V"
#800000
b0 "
0I"
0J"
#850000
b10 "
1I"
1J"
1K&
1>"
1:
1W"
0V"
#900000
b0 "
0I"
0J"
#950000
b10 "
1I"
1J"
1J&
0K&
0>"
1?"
19
0:
1V"
#1000000
