# Day 31 â€“ 4-bit Asynchronous Up/Down Counter

ğŸ“… 50-Day Verilog HDL Challenge  
ğŸ“ Folder: Day-31_Asynchronous_UpDown_Counter  
ğŸ› ï¸ Tool: Xilinx Vivado  
âœï¸ Modeling Style: Behavioral + Gate-level T Flip-Flops

---

## âœ… Description

This project implements a **4-bit asynchronous up/down counter** using **T flip-flops** and conditional clock routing.

- `up_down = 1` â†’ Up counter  
- `up_down = 0` â†’ Down counter  

Each flip-flop is triggered by the output (`q` or `~q`) of the previous one, depending on the direction.

---

## ğŸ”§ Features

- Asynchronous reset (`rst`)
- Direction control using `up_down` input
- 4-bit binary output

---

## ğŸ§ª Simulation

Testbench:
- Starts with reset
- Simulates up-counting and then switches to down-counting

Result:
- Clean waveform shows transition from up to down and back to up.

---

## ğŸ“‚ Files Included

> ğŸ”— [GitHub Repo](https://github.com/dedeep-vlsi-fe-engg/verilog-50day-challenge.git)
