# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-sv --trace -CFLAGS -DMEM_DEPTH=1048576 -DMEM_PATH=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/data/test1.x_ -DVCD -DVCD_FILE=test1.vcd --cc /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/code/memory.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/code/fetch.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/code/control.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/code/decode.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/code/igen.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/code/pd2.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/tests/clockgen.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/design_wrapper.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/tests/test_pd.sv --exe /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/tests/test_pd.cpp -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/code -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/tests -top-module top --Mdir /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd +define+MEM_PATH=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/data/test1.x_ +define+TEST_VECTOR=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/data/test_vector.x_ +define+MEM_DEPTH=1048576 +define+GEN_TRACE=0 +define+TRACE_FILE=_test1.trace_ +define+LINE_COUNT=127 +define+PATTERN_FILE=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/data/test1.pattern_ +define+PATTERN_LINE_COUNT=122 +define+PATTERN_DUMP_FILE=_test1.dump_ +define+PATTERN_DUMP=0 +define+PATTERN_CHECK=1 +define+VCD_FILE=_test1.vcd_ +define+TIMEOUT=50000"
S      2351 205749257  1760307845           0  1760307845           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/code/constants.svh"
S      8920 205749258  1760154310           0  1760154310           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/code/control.sv"
S      2192 205749259  1760167196           0  1760167196           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/code/decode.sv"
S      1130 205749260  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/code/fetch.sv"
S      2359 205749261  1760295705           0  1760295705           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/code/igen.sv"
S      3400 205749262  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/code/memory.sv"
S      2936 205749263  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/code/pd2.sv"
S       314 205749264  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/design_wrapper.sv"
S       426 205749265  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/design/probes.svh"
T      4948 205749290  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop.cpp"
T      3576 205749291  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop.h"
T      2209 205749292  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop.mk"
T      1010 205749297  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop__ConstPool_0.cpp"
T       913 205749298  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop__Dpi.cpp"
T       688 205749299  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop__Dpi.h"
T       633 205749300  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop__Dpi_Export__0.cpp"
T      1541 205749301  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop__Syms.cpp"
T      1395 205749302  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop__Syms.h"
T       290 205749303  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop__TraceDecls__0__Slow.cpp"
T     14640 205749304  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop__Trace__0.cpp"
T     38883 205749305  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop__Trace__0__Slow.cpp"
T      4438 205749306  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop___024root.h"
T     16621 205749307  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h4b98a05d__0.cpp"
T       845 205749308  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h4b98a05d__0__Slow.cpp"
T     38707 205749309  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0.cpp"
T     53025 205749310  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0__Slow.cpp"
T       620 205749311  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop___024root__Slow.cpp"
T       627 205749312  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop___024unit.h"
T       467 205749313  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop___024unit__DepSet_h1e8fffb9__0__Slow.cpp"
T       620 205749314  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop___024unit__Slow.cpp"
T       773 205749315  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop__pch.h"
T      4571 205749316  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop__ver.d"
T         0        0  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop__verFiles.dat"
T      1974 205749318  1760307894           0  1760307894           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/sim/verilator/test_pd/Vtop_classes.mk"
S       893 205749332  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/tests/clockgen.sv"
S       493 205749333  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/tests/fields.h"
S       729 205749334  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/tests/pattern_check.h"
S      1048 205749336  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/tests/pattern_dump.h"
S      2368 205749337  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/tests/tasks.h"
S       768 205749341  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/tests/test_pd.sv"
S       577 205749344  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/tests/trace_dump.h"
S       757 205749345  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd2/verif/tests/tracegen.v"
S  10869344 203033992  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/bin/verilator_bin"
S      6525 203034111  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std.sv"
S      2787 203034112  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std_waiver.vlt"
