Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 16 18:16:10 2025
| Host         : ignacioCM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_r_timing_summary_routed.rpt -pb top_r_timing_summary_routed.pb -rpx top_r_timing_summary_routed.rpx -warn_on_violation
| Design       : top_r
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.792        0.000                      0                  119        0.164        0.000                      0                  119        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.792        0.000                      0                  119        0.164        0.000                      0                  119        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 s_ce_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_ce_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.890ns (21.370%)  route 3.275ns (78.630%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  s_ce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  s_ce_counter_reg[11]/Q
                         net (fo=2, routed)           1.152     6.996    s_ce_counter_reg_n_0_[11]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.124     7.120 r  s_game_ce_lento_i_7/O
                         net (fo=1, routed)           0.403     7.523    s_game_ce_lento_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.647 r  s_game_ce_lento_i_4/O
                         net (fo=27, routed)          1.719     9.366    s_game_ce_lento_i_4_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I1_O)        0.124     9.490 r  s_ce_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.490    s_ce_counter[20]_i_1_n_0
    SLICE_X3Y93          FDCE                                         r  s_ce_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  s_ce_counter_reg[20]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.031    15.282    s_ce_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.490    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             6.002ns  (required time - arrival time)
  Source:                 s_ce_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_ce_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 0.890ns (22.418%)  route 3.080ns (77.582%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  s_ce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  s_ce_counter_reg[11]/Q
                         net (fo=2, routed)           1.152     6.996    s_ce_counter_reg_n_0_[11]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.124     7.120 r  s_game_ce_lento_i_7/O
                         net (fo=1, routed)           0.403     7.523    s_game_ce_lento_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.647 r  s_game_ce_lento_i_4/O
                         net (fo=27, routed)          1.525     9.172    s_game_ce_lento_i_4_n_0
    SLICE_X4Y95          LUT5 (Prop_lut5_I1_O)        0.124     9.296 r  s_ce_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.296    s_ce_counter[25]_i_1_n_0
    SLICE_X4Y95          FDCE                                         r  s_ce_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  s_ce_counter_reg[25]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.031    15.297    s_ce_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  6.002    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 s_ce_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_ce_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.890ns (22.589%)  route 3.050ns (77.411%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  s_ce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  s_ce_counter_reg[11]/Q
                         net (fo=2, routed)           1.152     6.996    s_ce_counter_reg_n_0_[11]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.124     7.120 r  s_game_ce_lento_i_7/O
                         net (fo=1, routed)           0.403     7.523    s_game_ce_lento_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.647 r  s_game_ce_lento_i_4/O
                         net (fo=27, routed)          1.495     9.142    s_game_ce_lento_i_4_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.124     9.266 r  s_ce_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.266    s_ce_counter[5]_i_1_n_0
    SLICE_X3Y90          FDCE                                         r  s_ce_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  s_ce_counter_reg[5]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y90          FDCE (Setup_fdce_C_D)        0.031    15.280    s_ce_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 s_ce_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_ce_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.890ns (22.343%)  route 3.093ns (77.657%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  s_ce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  s_ce_counter_reg[11]/Q
                         net (fo=2, routed)           1.152     6.996    s_ce_counter_reg_n_0_[11]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.124     7.120 r  s_game_ce_lento_i_7/O
                         net (fo=1, routed)           0.403     7.523    s_game_ce_lento_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.647 r  s_game_ce_lento_i_4/O
                         net (fo=27, routed)          1.538     9.185    s_game_ce_lento_i_4_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I1_O)        0.124     9.309 r  s_ce_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.309    s_ce_counter[26]_i_1_n_0
    SLICE_X6Y95          FDCE                                         r  s_ce_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  s_ce_counter_reg[26]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y95          FDCE (Setup_fdce_C_D)        0.079    15.345    s_ce_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                          -9.309    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 s_ce_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_game_ce_lento_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.919ns (22.905%)  route 3.093ns (77.095%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  s_ce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 f  s_ce_counter_reg[11]/Q
                         net (fo=2, routed)           1.152     6.996    s_ce_counter_reg_n_0_[11]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.124     7.120 f  s_game_ce_lento_i_7/O
                         net (fo=1, routed)           0.403     7.523    s_game_ce_lento_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.647 f  s_game_ce_lento_i_4/O
                         net (fo=27, routed)          1.538     9.185    s_game_ce_lento_i_4_n_0
    SLICE_X6Y95          LUT4 (Prop_lut4_I2_O)        0.153     9.338 r  s_game_ce_lento_i_1/O
                         net (fo=1, routed)           0.000     9.338    s_game_ce_lento_i_1_n_0
    SLICE_X6Y95          FDCE                                         r  s_game_ce_lento_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  s_game_ce_lento_reg/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y95          FDCE (Setup_fdce_C_D)        0.118    15.384    s_game_ce_lento_reg
  -------------------------------------------------------------------
                         required time                         15.384    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 s_ce_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_ce_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 0.828ns (21.228%)  route 3.073ns (78.772%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  s_ce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  s_ce_counter_reg[16]/Q
                         net (fo=2, routed)           1.123     6.906    s_ce_counter_reg_n_0_[16]
    SLICE_X4Y95          LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  s_game_ce_lento_i_8/O
                         net (fo=1, routed)           0.815     7.845    s_game_ce_lento_i_8_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I3_O)        0.124     7.969 r  s_game_ce_lento_i_5/O
                         net (fo=27, routed)          1.134     9.103    s_game_ce_lento_i_5_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I2_O)        0.124     9.227 r  s_ce_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.227    s_ce_counter[7]_i_1_n_0
    SLICE_X7Y90          FDCE                                         r  s_ce_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  s_ce_counter_reg[7]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y90          FDCE (Setup_fdce_C_D)        0.031    15.278    s_ce_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 s_ce_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_ce_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.828ns (21.250%)  route 3.069ns (78.750%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  s_ce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  s_ce_counter_reg[16]/Q
                         net (fo=2, routed)           1.123     6.906    s_ce_counter_reg_n_0_[16]
    SLICE_X4Y95          LUT4 (Prop_lut4_I2_O)        0.124     7.030 r  s_game_ce_lento_i_8/O
                         net (fo=1, routed)           0.815     7.845    s_game_ce_lento_i_8_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I3_O)        0.124     7.969 r  s_game_ce_lento_i_5/O
                         net (fo=27, routed)          1.130     9.099    s_game_ce_lento_i_5_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I2_O)        0.124     9.223 r  s_ce_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.223    s_ce_counter[6]_i_1_n_0
    SLICE_X7Y90          FDCE                                         r  s_ce_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  s_ce_counter_reg[6]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X7Y90          FDCE (Setup_fdce_C_D)        0.029    15.276    s_ce_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.276    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.065ns  (required time - arrival time)
  Source:                 Carretera_UUT/s_blink_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Carretera_UUT/s_blink_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.828ns (21.304%)  route 3.059ns (78.696%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.724     5.327    Carretera_UUT/CLK
    SLICE_X4Y95          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  Carretera_UUT/s_blink_counter_reg[23]/Q
                         net (fo=2, routed)           1.123     6.906    Carretera_UUT/s_blink_counter[23]
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.124     7.030 r  Carretera_UUT/s_blink_counter[24]_i_5/O
                         net (fo=1, routed)           0.966     7.995    Carretera_UUT/s_blink_counter[24]_i_5_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I2_O)        0.124     8.119 r  Carretera_UUT/s_blink_counter[24]_i_2/O
                         net (fo=25, routed)          0.970     9.089    Carretera_UUT/s_blink_counter[24]_i_2_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I0_O)        0.124     9.213 r  Carretera_UUT/s_blink_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.213    Carretera_UUT/p_1_in[7]
    SLICE_X3Y90          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.603    15.026    Carretera_UUT/CLK
    SLICE_X3Y90          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[7]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y90          FDCE (Setup_fdce_C_D)        0.029    15.278    Carretera_UUT/s_blink_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                          -9.213    
  -------------------------------------------------------------------
                         slack                                  6.065    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 s_ce_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_ce_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.890ns (22.886%)  route 2.999ns (77.114%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  s_ce_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  s_ce_counter_reg[11]/Q
                         net (fo=2, routed)           1.152     6.996    s_ce_counter_reg_n_0_[11]
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.124     7.120 r  s_game_ce_lento_i_7/O
                         net (fo=1, routed)           0.403     7.523    s_game_ce_lento_i_7_n_0
    SLICE_X7Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.647 r  s_game_ce_lento_i_4/O
                         net (fo=27, routed)          1.443     9.090    s_game_ce_lento_i_4_n_0
    SLICE_X3Y93          LUT5 (Prop_lut5_I1_O)        0.124     9.214 r  s_ce_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.214    s_ce_counter[17]_i_1_n_0
    SLICE_X3Y93          FDCE                                         r  s_ce_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.605    15.028    clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  s_ce_counter_reg[17]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.029    15.280    s_ce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.214    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 Carretera_UUT/s_blink_counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Carretera_UUT/s_blink_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 0.828ns (21.269%)  route 3.065ns (78.731%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.724     5.327    Carretera_UUT/CLK
    SLICE_X4Y95          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  Carretera_UUT/s_blink_counter_reg[23]/Q
                         net (fo=2, routed)           1.123     6.906    Carretera_UUT/s_blink_counter[23]
    SLICE_X3Y92          LUT3 (Prop_lut3_I1_O)        0.124     7.030 r  Carretera_UUT/s_blink_counter[24]_i_5/O
                         net (fo=1, routed)           0.966     7.995    Carretera_UUT/s_blink_counter[24]_i_5_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I2_O)        0.124     8.119 r  Carretera_UUT/s_blink_counter[24]_i_2/O
                         net (fo=25, routed)          0.976     9.096    Carretera_UUT/s_blink_counter[24]_i_2_n_0
    SLICE_X5Y96          LUT5 (Prop_lut5_I0_O)        0.124     9.220 r  Carretera_UUT/s_blink_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.220    Carretera_UUT/p_1_in[22]
    SLICE_X5Y96          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.603    15.026    Carretera_UUT/CLK
    SLICE_X5Y96          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[22]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X5Y96          FDCE (Setup_fdce_C_D)        0.031    15.297    Carretera_UUT/s_blink_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.220    
  -------------------------------------------------------------------
                         slack                                  6.078    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Carretera_UUT/s_road_array_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Carretera_UUT/s_road_array_reg[6][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.739%)  route 0.126ns (47.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.604     1.523    Carretera_UUT/CLK
    SLICE_X5Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Carretera_UUT/s_road_array_reg[7][3]/Q
                         net (fo=2, routed)           0.126     1.791    Carretera_UUT/s_road_array_reg[7][3]
    SLICE_X2Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.043    Carretera_UUT/CLK
    SLICE_X2Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[6][3]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y97          FDCE (Hold_fdce_C_D)         0.063     1.626    Carretera_UUT/s_road_array_reg[6][3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Carretera_UUT/s_road_array_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Carretera_UUT/s_road_array_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.555%)  route 0.111ns (40.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.605     1.524    Carretera_UUT/CLK
    SLICE_X2Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  Carretera_UUT/s_road_array_reg[5][0]/Q
                         net (fo=2, routed)           0.111     1.800    Carretera_UUT/s_road_array_reg[5][0]
    SLICE_X1Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.043    Carretera_UUT/CLK
    SLICE_X1Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[4][0]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X1Y97          FDCE (Hold_fdce_C_D)         0.078     1.618    Carretera_UUT/s_road_array_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Carretera_UUT/s_road_array_reg[7][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Carretera_UUT/s_road_array_reg[6][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.604     1.523    Carretera_UUT/CLK
    SLICE_X5Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Carretera_UUT/s_road_array_reg[7][6]/Q
                         net (fo=2, routed)           0.127     1.792    Carretera_UUT/s_road_array_reg[7][6]
    SLICE_X5Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.875     2.040    Carretera_UUT/CLK
    SLICE_X5Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[6][6]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X5Y97          FDCE (Hold_fdce_C_D)         0.066     1.589    Carretera_UUT/s_road_array_reg[6][6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Carretera_UUT/s_road_array_reg[4][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Carretera_UUT/s_road_array_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.839%)  route 0.069ns (35.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.605     1.524    Carretera_UUT/CLK
    SLICE_X1Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.128     1.652 r  Carretera_UUT/s_road_array_reg[4][0]/Q
                         net (fo=2, routed)           0.069     1.722    Carretera_UUT/s_road_array_reg[4][0]
    SLICE_X1Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.043    Carretera_UUT/CLK
    SLICE_X1Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[3][0]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y97          FDCE (Hold_fdce_C_D)        -0.006     1.518    Carretera_UUT/s_road_array_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Carretera_UUT/s_road_array_reg[4][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Carretera_UUT/s_road_array_reg[3][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.726%)  route 0.079ns (38.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.604     1.523    Carretera_UUT/CLK
    SLICE_X4Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.128     1.651 r  Carretera_UUT/s_road_array_reg[4][6]/Q
                         net (fo=2, routed)           0.079     1.731    Carretera_UUT/s_road_array_reg[4][6]
    SLICE_X4Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[3][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.875     2.040    Carretera_UUT/CLK
    SLICE_X4Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[3][6]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X4Y97          FDCE (Hold_fdce_C_D)        -0.006     1.517    Carretera_UUT/s_road_array_reg[3][6]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Carretera_UUT/s_road_array_reg[7][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Carretera_UUT/s_road_array_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.710%)  route 0.182ns (56.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.604     1.523    Carretera_UUT/CLK
    SLICE_X5Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Carretera_UUT/s_road_array_reg[7][0]/Q
                         net (fo=2, routed)           0.182     1.846    Carretera_UUT/s_road_array_reg[7][0]
    SLICE_X2Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.043    Carretera_UUT/CLK
    SLICE_X2Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[6][0]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X2Y97          FDCE (Hold_fdce_C_D)         0.063     1.626    Carretera_UUT/s_road_array_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Carretera_UUT/s_road_array_reg[6][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Carretera_UUT/s_road_array_reg[5][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.605     1.524    Carretera_UUT/CLK
    SLICE_X2Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  Carretera_UUT/s_road_array_reg[6][3]/Q
                         net (fo=2, routed)           0.121     1.809    Carretera_UUT/s_road_array_reg[6][3]
    SLICE_X2Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.043    Carretera_UUT/CLK
    SLICE_X2Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[5][3]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y97          FDCE (Hold_fdce_C_D)         0.052     1.576    Carretera_UUT/s_road_array_reg[5][3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Carretera_UUT/s_road_array_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Carretera_UUT/s_road_array_reg[5][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.106%)  route 0.128ns (43.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.605     1.524    Carretera_UUT/CLK
    SLICE_X2Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.164     1.688 r  Carretera_UUT/s_road_array_reg[6][0]/Q
                         net (fo=2, routed)           0.128     1.817    Carretera_UUT/s_road_array_reg[6][0]
    SLICE_X2Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.043    Carretera_UUT/CLK
    SLICE_X2Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[5][0]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X2Y97          FDCE (Hold_fdce_C_D)         0.059     1.583    Carretera_UUT/s_road_array_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Carretera_UUT/s_road_array_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Carretera_UUT/s_road_array_reg[2][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.747%)  route 0.181ns (56.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.605     1.524    Carretera_UUT/CLK
    SLICE_X1Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Carretera_UUT/s_road_array_reg[3][0]/Q
                         net (fo=2, routed)           0.181     1.847    Carretera_UUT/s_road_array_reg[3][0]
    SLICE_X1Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.043    Carretera_UUT/CLK
    SLICE_X1Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[2][0]/C
                         clock pessimism             -0.518     1.524    
    SLICE_X1Y97          FDCE (Hold_fdce_C_D)         0.070     1.594    Carretera_UUT/s_road_array_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 Carretera_UUT/s_road_array_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Carretera_UUT/s_road_array_reg[1][6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.230%)  route 0.185ns (56.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.604     1.523    Carretera_UUT/CLK
    SLICE_X4Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  Carretera_UUT/s_road_array_reg[2][6]/Q
                         net (fo=2, routed)           0.185     1.849    Carretera_UUT/s_road_array_reg[2][6]
    SLICE_X4Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.875     2.040    Carretera_UUT/CLK
    SLICE_X4Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[1][6]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X4Y97          FDCE (Hold_fdce_C_D)         0.066     1.589    Carretera_UUT/s_road_array_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89     s_ce_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     s_ce_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y91     s_ce_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y91     s_ce_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y92     s_ce_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y92     s_ce_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y92     s_ce_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     s_ce_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     s_ce_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     s_ce_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     s_ce_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     s_ce_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     s_ce_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     s_ce_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     s_ce_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     s_ce_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     s_ce_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92     s_ce_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92     s_ce_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     s_ce_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y89     s_ce_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     s_ce_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     s_ce_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     s_ce_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     s_ce_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     s_ce_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y91     s_ce_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92     s_ce_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92     s_ce_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.000ns  (logic 4.467ns (44.667%)  route 5.533ns (55.333%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.726     5.329    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.419     5.748 f  Mux_Controller_UUT/s_display_select_reg[2]/Q
                         net (fo=12, routed)          1.078     6.825    Mux_Controller_UUT/s_display_select[2]
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.327     7.152 r  Mux_Controller_UUT/anodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.455    11.608    anodes_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.721    15.328 r  anodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.328    anodes[6]
    K2                                                                r  anodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.690ns  (logic 4.290ns (49.370%)  route 4.400ns (50.630%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.726     5.329    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.419     5.748 r  Mux_Controller_UUT/s_display_select_reg[2]/Q
                         net (fo=12, routed)          1.078     6.825    Mux_Controller_UUT/s_display_select[2]
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.297     7.122 r  Mux_Controller_UUT/anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.322    10.444    anodes_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.019 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.019    anodes[2]
    T9                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Carretera_UUT/s_road_array_reg[6][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.594ns  (logic 4.611ns (53.657%)  route 3.983ns (46.343%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.726     5.329    Carretera_UUT/CLK
    SLICE_X2Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDCE (Prop_fdce_C_Q)         0.518     5.847 f  Carretera_UUT/s_road_array_reg[6][0]/Q
                         net (fo=2, routed)           0.800     6.647    Carretera_UUT/s_road_array_reg[6][0]
    SLICE_X1Y97          LUT6 (Prop_lut6_I1_O)        0.124     6.771 r  Carretera_UUT/segments_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     6.771    Carretera_UUT/segments_OBUF[0]_inst_i_3_n_0
    SLICE_X1Y97          MUXF7 (Prop_muxf7_I1_O)      0.217     6.988 r  Carretera_UUT/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.183    10.170    segments_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.752    13.922 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.922    segments[0]
    T10                                                               r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.363ns (50.794%)  route 4.227ns (49.206%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.726     5.329    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 f  Mux_Controller_UUT/s_display_select_reg[0]/Q
                         net (fo=17, routed)          0.952     6.736    Mux_Controller_UUT/s_display_select[0]
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.152     6.888 r  Mux_Controller_UUT/anodes_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.275    10.164    anodes_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.755    13.919 r  anodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.919    anodes[7]
    U13                                                               r  anodes[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.986ns  (logic 4.368ns (54.693%)  route 3.618ns (45.307%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.726     5.329    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 f  Mux_Controller_UUT/s_display_select_reg[0]/Q
                         net (fo=17, routed)          0.954     6.739    Mux_Controller_UUT/s_display_select[0]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.152     6.891 r  Mux_Controller_UUT/anodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.664     9.555    anodes_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760    13.314 r  anodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.314    anodes[5]
    T14                                                               r  anodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.871ns  (logic 4.517ns (57.393%)  route 3.354ns (42.607%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.726     5.329    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  Mux_Controller_UUT/s_display_select_reg[0]/Q
                         net (fo=17, routed)          1.051     6.836    Carretera_UUT/s_display_select[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I2_O)        0.124     6.960 r  Carretera_UUT/segments_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.960    Carretera_UUT/segments_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y97          MUXF7 (Prop_muxf7_I0_O)      0.212     7.172 r  Carretera_UUT/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.303     9.474    segments_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.725    13.200 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.200    segments[3]
    K13                                                               r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 4.509ns (60.062%)  route 2.998ns (39.938%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.726     5.329    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  Mux_Controller_UUT/s_display_select_reg[0]/Q
                         net (fo=17, routed)          1.102     6.886    Carretera_UUT/s_display_select[0]
    SLICE_X4Y97          LUT6 (Prop_lut6_I4_O)        0.124     7.010 r  Carretera_UUT/segments_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.010    Carretera_UUT/segments_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y97          MUXF7 (Prop_muxf7_I1_O)      0.217     7.227 r  Carretera_UUT/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.897     9.124    segments_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.712    12.837 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.837    segments[6]
    L18                                                               r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.276ns  (logic 4.485ns (61.632%)  route 2.792ns (38.368%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.726     5.329    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.419     5.748 r  Mux_Controller_UUT/s_display_select_reg[2]/Q
                         net (fo=12, routed)          0.922     6.670    Mux_Controller_UUT/s_display_select[2]
    SLICE_X1Y97          LUT4 (Prop_lut4_I2_O)        0.327     6.997 r  Mux_Controller_UUT/anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.870     8.867    anodes_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.739    12.605 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.605    anodes[0]
    J17                                                               r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.189ns  (logic 4.132ns (57.478%)  route 3.057ns (42.522%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.726     5.329    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 f  Mux_Controller_UUT/s_display_select_reg[0]/Q
                         net (fo=17, routed)          0.952     6.736    Mux_Controller_UUT/s_display_select[0]
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.124     6.860 r  Mux_Controller_UUT/anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.105     8.966    anodes_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    12.518 r  anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.518    anodes[3]
    J14                                                               r  anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.150ns  (logic 4.130ns (57.764%)  route 3.020ns (42.236%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.726     5.329    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.456     5.785 r  Mux_Controller_UUT/s_display_select_reg[0]/Q
                         net (fo=17, routed)          0.954     6.739    Mux_Controller_UUT/s_display_select[0]
    SLICE_X0Y97          LUT4 (Prop_lut4_I3_O)        0.124     6.863 r  Mux_Controller_UUT/anodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.065     8.929    anodes_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    12.478 r  anodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.478    anodes[4]
    P14                                                               r  anodes[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.422ns (70.644%)  route 0.591ns (29.356%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.605     1.524    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  Mux_Controller_UUT/s_display_select_reg[0]/Q
                         net (fo=17, routed)          0.177     1.842    Mux_Controller_UUT/s_display_select[0]
    SLICE_X1Y97          LUT4 (Prop_lut4_I0_O)        0.045     1.887 r  Mux_Controller_UUT/anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.301    anodes_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.538 r  anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.538    anodes[1]
    J18                                                               r  anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.493ns (71.876%)  route 0.584ns (28.124%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.605     1.524    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Mux_Controller_UUT/s_display_select_reg[0]/Q
                         net (fo=17, routed)          0.177     1.842    Mux_Controller_UUT/s_display_select[0]
    SLICE_X1Y97          LUT4 (Prop_lut4_I1_O)        0.051     1.893 r  Mux_Controller_UUT/anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.301    anodes_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.301     3.602 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.602    anodes[0]
    J17                                                               r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Carretera_UUT/s_road_array_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.144ns  (logic 1.549ns (72.270%)  route 0.594ns (27.730%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.604     1.523    Carretera_UUT/CLK
    SLICE_X4Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 f  Carretera_UUT/s_road_array_reg[2][6]/Q
                         net (fo=2, routed)           0.167     1.831    Carretera_UUT/s_road_array_reg[2][6]
    SLICE_X4Y97          LUT5 (Prop_lut5_I1_O)        0.045     1.876 r  Carretera_UUT/segments_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.876    Carretera_UUT/segments_OBUF[6]_inst_i_2_n_0
    SLICE_X4Y97          MUXF7 (Prop_muxf7_I0_O)      0.062     1.938 r  Carretera_UUT/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.428     2.366    segments_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.301     3.667 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.667    segments[6]
    L18                                                               r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.477ns (68.346%)  route 0.684ns (31.654%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.605     1.524    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.128     1.652 f  Mux_Controller_UUT/s_display_select_reg[2]/Q
                         net (fo=12, routed)          0.175     1.827    Mux_Controller_UUT/s_display_select[2]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.098     1.925 r  Mux_Controller_UUT/anodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.509     2.434    anodes_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.685 r  anodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.685    anodes[4]
    P14                                                               r  anodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.479ns (67.945%)  route 0.698ns (32.055%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.605     1.524    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.128     1.652 r  Mux_Controller_UUT/s_display_select_reg[2]/Q
                         net (fo=12, routed)          0.174     1.826    Mux_Controller_UUT/s_display_select[2]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.098     1.924 r  Mux_Controller_UUT/anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.524     2.448    anodes_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.701 r  anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.701    anodes[3]
    J14                                                               r  anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Carretera_UUT/s_road_array_reg[3][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.288ns  (logic 1.562ns (68.259%)  route 0.726ns (31.741%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.605     1.524    Carretera_UUT/CLK
    SLICE_X3Y97          FDCE                                         r  Carretera_UUT/s_road_array_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 f  Carretera_UUT/s_road_array_reg[3][3]/Q
                         net (fo=2, routed)           0.122     1.787    Carretera_UUT/s_road_array_reg[3][3]
    SLICE_X3Y97          LUT5 (Prop_lut5_I1_O)        0.045     1.832 r  Carretera_UUT/segments_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.832    Carretera_UUT/segments_OBUF[3]_inst_i_2_n_0
    SLICE_X3Y97          MUXF7 (Prop_muxf7_I0_O)      0.062     1.894 r  Carretera_UUT/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.605     2.499    segments_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.314     3.813 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.813    segments[3]
    K13                                                               r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.477ns  (logic 1.549ns (62.561%)  route 0.927ns (37.439%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.605     1.524    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.128     1.652 f  Mux_Controller_UUT/s_display_select_reg[2]/Q
                         net (fo=12, routed)          0.175     1.827    Mux_Controller_UUT/s_display_select[2]
    SLICE_X0Y97          LUT4 (Prop_lut4_I2_O)        0.102     1.929 r  Mux_Controller_UUT/anodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.753     2.682    anodes_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.319     4.001 r  anodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.001    anodes[5]
    T14                                                               r  anodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.695ns  (logic 1.588ns (58.933%)  route 1.107ns (41.067%))
  Logic Levels:           3  (LUT5=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.605     1.524    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Mux_Controller_UUT/s_display_select_reg[1]/Q
                         net (fo=16, routed)          0.110     1.776    Carretera_UUT/s_display_select[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I2_O)        0.045     1.821 r  Carretera_UUT/segments_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.821    Carretera_UUT/segments_OBUF[0]_inst_i_2_n_0
    SLICE_X1Y97          MUXF7 (Prop_muxf7_I0_O)      0.062     1.883 r  Carretera_UUT/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.997     2.879    segments_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.340     4.220 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.220    segments[0]
    T10                                                               r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.751ns  (logic 1.545ns (56.167%)  route 1.206ns (43.833%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.605     1.524    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.128     1.652 f  Mux_Controller_UUT/s_display_select_reg[2]/Q
                         net (fo=12, routed)          0.174     1.826    Mux_Controller_UUT/s_display_select[2]
    SLICE_X0Y97          LUT4 (Prop_lut4_I0_O)        0.101     1.927 r  Mux_Controller_UUT/anodes_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.032     2.959    anodes_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.316     4.275 r  anodes_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.275    anodes[7]
    U13                                                               r  anodes[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mux_Controller_UUT/s_display_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.843ns  (logic 1.461ns (51.382%)  route 1.382ns (48.618%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.605     1.524    Mux_Controller_UUT/CLK
    SLICE_X0Y97          FDCE                                         r  Mux_Controller_UUT/s_display_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDCE (Prop_fdce_C_Q)         0.141     1.665 r  Mux_Controller_UUT/s_display_select_reg[0]/Q
                         net (fo=17, routed)          0.333     1.998    Mux_Controller_UUT/s_display_select[0]
    SLICE_X4Y97          LUT4 (Prop_lut4_I1_O)        0.045     2.043 r  Mux_Controller_UUT/anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.049     3.093    anodes_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.367 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.367    anodes[2]
    T9                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           173 Endpoints
Min Delay           173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s_ce_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.476ns  (logic 1.631ns (21.817%)  route 5.845ns (78.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.885     4.392    Carretera_UUT/rst_IBUF
    SLICE_X6Y97          LUT1 (Prop_lut1_I0_O)        0.124     4.516 f  Carretera_UUT/s_game_ce_lento_i_2/O
                         net (fo=97, routed)          2.960     7.476    Carretera_UUT_n_1
    SLICE_X6Y91          FDCE                                         f  s_ce_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.602     5.025    clk_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  s_ce_counter_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s_ce_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.476ns  (logic 1.631ns (21.817%)  route 5.845ns (78.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.885     4.392    Carretera_UUT/rst_IBUF
    SLICE_X6Y97          LUT1 (Prop_lut1_I0_O)        0.124     4.516 f  Carretera_UUT/s_game_ce_lento_i_2/O
                         net (fo=97, routed)          2.960     7.476    Carretera_UUT_n_1
    SLICE_X6Y91          FDCE                                         f  s_ce_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.602     5.025    clk_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  s_ce_counter_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s_ce_counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.476ns  (logic 1.631ns (21.817%)  route 5.845ns (78.183%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.885     4.392    Carretera_UUT/rst_IBUF
    SLICE_X6Y97          LUT1 (Prop_lut1_I0_O)        0.124     4.516 f  Carretera_UUT/s_game_ce_lento_i_2/O
                         net (fo=97, routed)          2.960     7.476    Carretera_UUT_n_1
    SLICE_X6Y91          FDCE                                         f  s_ce_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.602     5.025    clk_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  s_ce_counter_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Carretera_UUT/s_blink_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.338ns  (logic 1.631ns (22.228%)  route 5.707ns (77.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.885     4.392    Carretera_UUT/rst_IBUF
    SLICE_X6Y97          LUT1 (Prop_lut1_I0_O)        0.124     4.516 f  Carretera_UUT/s_game_ce_lento_i_2/O
                         net (fo=97, routed)          2.822     7.338    Carretera_UUT/rst
    SLICE_X6Y90          FDCE                                         f  Carretera_UUT/s_blink_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.601     5.024    Carretera_UUT/CLK
    SLICE_X6Y90          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Carretera_UUT/s_blink_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.338ns  (logic 1.631ns (22.228%)  route 5.707ns (77.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.885     4.392    Carretera_UUT/rst_IBUF
    SLICE_X6Y97          LUT1 (Prop_lut1_I0_O)        0.124     4.516 f  Carretera_UUT/s_game_ce_lento_i_2/O
                         net (fo=97, routed)          2.822     7.338    Carretera_UUT/rst
    SLICE_X6Y90          FDCE                                         f  Carretera_UUT/s_blink_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.601     5.024    Carretera_UUT/CLK
    SLICE_X6Y90          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Carretera_UUT/s_blink_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.338ns  (logic 1.631ns (22.228%)  route 5.707ns (77.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.885     4.392    Carretera_UUT/rst_IBUF
    SLICE_X6Y97          LUT1 (Prop_lut1_I0_O)        0.124     4.516 f  Carretera_UUT/s_game_ce_lento_i_2/O
                         net (fo=97, routed)          2.822     7.338    Carretera_UUT/rst
    SLICE_X6Y90          FDCE                                         f  Carretera_UUT/s_blink_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.601     5.024    Carretera_UUT/CLK
    SLICE_X6Y90          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s_ce_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.338ns  (logic 1.631ns (22.228%)  route 5.707ns (77.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.885     4.392    Carretera_UUT/rst_IBUF
    SLICE_X6Y97          LUT1 (Prop_lut1_I0_O)        0.124     4.516 f  Carretera_UUT/s_game_ce_lento_i_2/O
                         net (fo=97, routed)          2.822     7.338    Carretera_UUT_n_1
    SLICE_X7Y90          FDCE                                         f  s_ce_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  s_ce_counter_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s_ce_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.338ns  (logic 1.631ns (22.228%)  route 5.707ns (77.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.885     4.392    Carretera_UUT/rst_IBUF
    SLICE_X6Y97          LUT1 (Prop_lut1_I0_O)        0.124     4.516 f  Carretera_UUT/s_game_ce_lento_i_2/O
                         net (fo=97, routed)          2.822     7.338    Carretera_UUT_n_1
    SLICE_X7Y90          FDCE                                         f  s_ce_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  s_ce_counter_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            s_ce_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.338ns  (logic 1.631ns (22.228%)  route 5.707ns (77.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.885     4.392    Carretera_UUT/rst_IBUF
    SLICE_X6Y97          LUT1 (Prop_lut1_I0_O)        0.124     4.516 f  Carretera_UUT/s_game_ce_lento_i_2/O
                         net (fo=97, routed)          2.822     7.338    Carretera_UUT_n_1
    SLICE_X7Y90          FDCE                                         f  s_ce_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.601     5.024    clk_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  s_ce_counter_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Carretera_UUT/s_blink_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.182ns  (logic 1.631ns (22.710%)  route 5.551ns (77.290%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=2, routed)           2.885     4.392    Carretera_UUT/rst_IBUF
    SLICE_X6Y97          LUT1 (Prop_lut1_I0_O)        0.124     4.516 f  Carretera_UUT/s_game_ce_lento_i_2/O
                         net (fo=97, routed)          2.666     7.182    Carretera_UUT/rst
    SLICE_X6Y89          FDCE                                         f  Carretera_UUT/s_blink_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.601     5.024    Carretera_UUT/CLK
    SLICE_X6Y89          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modo_f
                            (input port)
  Destination:            Carretera_UUT/s_blink_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.292ns (38.529%)  route 0.467ns (61.471%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  modo_f (IN)
                         net (fo=0)                   0.000     0.000    modo_f
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  modo_f_IBUF_inst/O
                         net (fo=28, routed)          0.467     0.714    Carretera_UUT/modo_f_IBUF
    SLICE_X6Y94          LUT5 (Prop_lut5_I4_O)        0.045     0.759 r  Carretera_UUT/s_blink_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     0.759    Carretera_UUT/p_1_in[18]
    SLICE_X6Y94          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.874     2.039    Carretera_UUT/CLK
    SLICE_X6Y94          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[18]/C

Slack:                    inf
  Source:                 modo_m
                            (input port)
  Destination:            Carretera_UUT/s_blink_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.298ns (37.663%)  route 0.493ns (62.337%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  modo_m (IN)
                         net (fo=0)                   0.000     0.000    modo_m
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  modo_m_IBUF_inst/O
                         net (fo=28, routed)          0.493     0.746    Carretera_UUT/modo_m_IBUF
    SLICE_X3Y89          LUT5 (Prop_lut5_I3_O)        0.045     0.791 r  Carretera_UUT/s_blink_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.791    Carretera_UUT/p_1_in[1]
    SLICE_X3Y89          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.875     2.040    Carretera_UUT/CLK
    SLICE_X3Y89          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[1]/C

Slack:                    inf
  Source:                 modo_m
                            (input port)
  Destination:            Carretera_UUT/s_blink_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.298ns (37.568%)  route 0.495ns (62.432%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  modo_m (IN)
                         net (fo=0)                   0.000     0.000    modo_m
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  modo_m_IBUF_inst/O
                         net (fo=28, routed)          0.495     0.748    Carretera_UUT/modo_m_IBUF
    SLICE_X3Y89          LUT5 (Prop_lut5_I3_O)        0.045     0.793 r  Carretera_UUT/s_blink_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.793    Carretera_UUT/p_1_in[2]
    SLICE_X3Y89          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.875     2.040    Carretera_UUT/CLK
    SLICE_X3Y89          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[2]/C

Slack:                    inf
  Source:                 CE
                            (input port)
  Destination:            s_ce_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.805ns  (logic 0.290ns (36.100%)  route 0.514ns (63.900%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  CE (IN)
                         net (fo=0)                   0.000     0.000    CE
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CE_IBUF_inst/O
                         net (fo=28, routed)          0.514     0.760    CE_IBUF
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.805 r  s_ce_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     0.805    s_ce_counter[22]_i_1_n_0
    SLICE_X6Y95          FDCE                                         r  s_ce_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  s_ce_counter_reg[22]/C

Slack:                    inf
  Source:                 CE
                            (input port)
  Destination:            s_ce_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.290ns (35.629%)  route 0.525ns (64.371%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  CE (IN)
                         net (fo=0)                   0.000     0.000    CE
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  CE_IBUF_inst/O
                         net (fo=28, routed)          0.525     0.770    CE_IBUF
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.045     0.815 r  s_ce_counter[25]_i_1/O
                         net (fo=1, routed)           0.000     0.815    s_ce_counter[25]_i_1_n_0
    SLICE_X4Y95          FDCE                                         r  s_ce_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  s_ce_counter_reg[25]/C

Slack:                    inf
  Source:                 modo_f
                            (input port)
  Destination:            Carretera_UUT/s_blink_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.292ns (35.644%)  route 0.528ns (64.356%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  modo_f (IN)
                         net (fo=0)                   0.000     0.000    modo_f
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  modo_f_IBUF_inst/O
                         net (fo=28, routed)          0.528     0.775    Carretera_UUT/modo_f_IBUF
    SLICE_X3Y92          LUT5 (Prop_lut5_I4_O)        0.045     0.820 r  Carretera_UUT/s_blink_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     0.820    Carretera_UUT/p_1_in[13]
    SLICE_X3Y92          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.876     2.041    Carretera_UUT/CLK
    SLICE_X3Y92          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[13]/C

Slack:                    inf
  Source:                 modo_m
                            (input port)
  Destination:            Carretera_UUT/s_blink_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.298ns (36.153%)  route 0.526ns (63.847%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  modo_m (IN)
                         net (fo=0)                   0.000     0.000    modo_m
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  modo_m_IBUF_inst/O
                         net (fo=28, routed)          0.526     0.779    Carretera_UUT/modo_m_IBUF
    SLICE_X3Y89          LUT5 (Prop_lut5_I3_O)        0.045     0.824 r  Carretera_UUT/s_blink_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.824    Carretera_UUT/p_1_in[3]
    SLICE_X3Y89          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.875     2.040    Carretera_UUT/CLK
    SLICE_X3Y89          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[3]/C

Slack:                    inf
  Source:                 modo_f
                            (input port)
  Destination:            Carretera_UUT/s_blink_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.292ns (34.981%)  route 0.544ns (65.019%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  modo_f (IN)
                         net (fo=0)                   0.000     0.000    modo_f
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  modo_f_IBUF_inst/O
                         net (fo=28, routed)          0.544     0.791    Carretera_UUT/modo_f_IBUF
    SLICE_X6Y93          LUT5 (Prop_lut5_I4_O)        0.045     0.836 r  Carretera_UUT/s_blink_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     0.836    Carretera_UUT/p_1_in[14]
    SLICE_X6Y93          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.874     2.039    Carretera_UUT/CLK
    SLICE_X6Y93          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[14]/C

Slack:                    inf
  Source:                 modo_f
                            (input port)
  Destination:            Carretera_UUT/s_blink_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.292ns (34.838%)  route 0.547ns (65.162%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  modo_f (IN)
                         net (fo=0)                   0.000     0.000    modo_f
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  modo_f_IBUF_inst/O
                         net (fo=28, routed)          0.547     0.794    Carretera_UUT/modo_f_IBUF
    SLICE_X3Y91          LUT5 (Prop_lut5_I4_O)        0.045     0.839 r  Carretera_UUT/s_blink_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.839    Carretera_UUT/p_1_in[9]
    SLICE_X3Y91          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.876     2.041    Carretera_UUT/CLK
    SLICE_X3Y91          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[9]/C

Slack:                    inf
  Source:                 modo_f
                            (input port)
  Destination:            Carretera_UUT/s_blink_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.292ns (34.814%)  route 0.548ns (65.186%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  modo_f (IN)
                         net (fo=0)                   0.000     0.000    modo_f
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  modo_f_IBUF_inst/O
                         net (fo=28, routed)          0.548     0.795    Carretera_UUT/modo_f_IBUF
    SLICE_X6Y93          LUT5 (Prop_lut5_I4_O)        0.045     0.840 r  Carretera_UUT/s_blink_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.840    Carretera_UUT/p_1_in[5]
    SLICE_X6Y93          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.874     2.039    Carretera_UUT/CLK
    SLICE_X6Y93          FDCE                                         r  Carretera_UUT/s_blink_counter_reg[5]/C





