# AES-GCM Accelerator Report

## 1. Task Description

**Aim:** This project aims to design a hardware accelerator for the AES-GCM encryption/decryption algorithm. AES-GCM is a widely used authenticated encryption algorithm providing both confidentiality and integrity.  The accelerator will be optimized for high throughput and low latency, crucial for applications like secure communication, storage, and data processing.

**Overview:** The AES-GCM accelerator will consist of two main components: an AES core implementing the AES round function and a GCM module handling the Galois/Counter Mode operations, including authentication tag generation.  The accelerator will be designed to be pipelined and, where possible, parallelized to maximize performance.

**Significance:** Hardware acceleration is essential for achieving the performance required by many real-time applications using AES-GCM. Software implementations are often limited by the processor's clock speed and instruction set architecture. A dedicated hardware accelerator can significantly improve throughput and reduce latency, making AES-GCM practical for demanding applications.

## 2. Verilog Codes

```verilog
// AES Core Module
module aes_core (
  input clk,
  input rst,
  input enable,
  input [127:0] data_in,
  input encrypt,
  output reg [127:0] data_out,
  output reg done
);

  // Internal signals and parameters (simplified for brevity)
  localparam ROUNDS = 10;
  reg [127:0] state;
  reg [127:0] round_key;

  always @(posedge clk) begin
    if (rst) begin
      state <= 0;
      data_out <= 0;
      done <= 0;
    end else if (enable) begin
      // AES Round Function Implementation (Simplified)
      // ... (Implementation of SubBytes, ShiftRows, MixColumns, AddRoundKey)
      // ... (Key Scheduling Algorithm)
      // ... (Round Transformations)

      // For demonstration, a placeholder is used:
      state <= data_in;
      data_out <= state;
      done <= 1;
    end else begin
      done <= 0;
    end
  end

endmodule

// GCM Module
module gcm_module (
  input clk,
  input rst,
  input enable,
  input [127:0] data_in,
  input [127:0] aes_out,
  input [127:0] key,
  output reg [127:0] tag_out,
  output reg done
);

  // Internal signals and parameters
  localparam TAG_SIZE = 12;
  reg [127:0] counter;
  reg [127:0] ghash_input;

  always @(posedge clk) begin
    if (rst) begin
      counter <= 0;
      tag_out <= 0;
      done <= 0;
    end else if (enable) begin
      // GCM Operations
      // ... (Initialization Vector (IV) generation)
      // ... (Counter generation)
      // ... (Galois Hash calculation)
      // ... (Authentication Tag generation)

      // Placeholder for demonstration:
      counter <= counter + 1;
      tag_out <= counter;
      done <= 1;
    end else begin
      done <= 0;
    end
  end

endmodule

// Top-Level AES-GCM Accelerator Module
module aes_gcm_accelerator (
  input clk,
  input rst,
  input enable,
  input [127:0] data_in,
  input [127:0] key,
  input encrypt,
  output reg [127:0] data_out,
  output reg [127:0] tag_out,
  output reg done
);

  reg [127:0] aes_out;
  aes_core aes_inst (
    .clk(clk),
    .rst(rst),
    .enable(enable),
    .data_in(data_in),
    .encrypt(encrypt),
    .data_out(aes_out),
    .done()
  );

  gcm_module gcm_inst (
    .clk(clk),
    .rst(rst),
    .enable(enable),
    .data_in(data_in),
    .aes_out(aes_out),
    .key(key),
    .tag_out(tag_out),
    .done()
  );

  always @(posedge clk) begin
    if (rst) begin
      data_out <= 0;
      tag_out <= 0;
      done <= 0;
    end else if (enable) begin
      data_out <= aes_out;
      tag_out <= tag_out;
      done <= 1;
    end else begin
      done <= 0;
    end
  end

endmodule
```

## 3. Code Explanation

The design consists of three modules: `aes_core`, `gcm_module`, and `aes_gcm_accelerator`.

* **`aes_core`:** This module implements the AES round function. It takes input data, a round key, and performs the SubBytes, ShiftRows, MixColumns, and AddRoundKey transformations for each round.  The code provided is a simplified placeholder. A full implementation would require detailed logic for each AES transformation.  The `encrypt` input determines whether the module performs encryption or decryption.

* **`gcm_module`:** This module implements the Galois/Counter Mode operations. It takes the output from the AES core, an initialization vector (IV), and a key. It generates the authentication tag by calculating the Galois Hash and XORing it with the counter. The code provided is a simplified placeholder. A full implementation would require detailed logic for counter generation, Galois field multiplication, and the Galois Hash calculation.

* **`aes_gcm_accelerator`:** This is the top-level module that instantiates the `aes_core` and `gcm_module`. It orchestrates the AES and GCM operations, passing the output of the AES core as input to the GCM module.  The `enable` signal controls the operation of both modules.

**Design Choices:**

* **Modularity:** The design is modular, separating the AES and GCM functionalities into distinct modules. This promotes reusability and simplifies debugging.
* **Pipelining:**  The design is intended to be pipelined.  Each module can be further pipelined to improve throughput.
* **Placeholder Implementation:** The AES and GCM modules contain placeholder implementations for demonstration purposes. A complete implementation would require detailed logic for each transformation.

## 4. Testbench (Simplified)

```verilog
module aes_gcm_accelerator_tb;

  reg clk;
  reg rst;
  reg enable;
  reg [127:0] data_in;
  reg [127:0] key;
  reg encrypt;
  wire [127:0] data_out;
  wire [127:0] tag_out;
  wire done;

  aes_gcm_accelerator uut (
    .clk(clk),
    .rst(rst),
    .enable(enable),
    .data_in(data_in),
    .key(key),
    .encrypt(encrypt),
    .data_out(data_out),
    .tag_out(tag_out),
    .done(done)
  );

  initial begin
    clk = 0;
    rst = 0;
    enable = 0;
    data_in = 128'h0000000000000000;
    key = 128'h0000000000000000;
    encrypt = 1;

    #10 rst = 1;
    #10 rst = 0;
    #10 enable = 1;
    #10 enable = 0;

    $finish;
  end

  always #5 clk = ~clk;
endmodule
```

## 5. Future Improvements

* **Full AES Implementation:** Implement the complete AES round function, including SubBytes, ShiftRows, MixColumns, and AddRoundKey transformations.
* **Full GCM Implementation:** Implement the complete GCM operations, including IV generation, counter generation, Galois Hash calculation, and authentication tag generation.
* **Pipelining:** Pipeline the AES and GCM modules to improve throughput.
* **Optimization:** Optimize the design for area and performance.
* **Testbench:** Develop a comprehensive testbench to verify the functionality of the design.
* **Galois Field Multiplication:** Implement efficient Galois field multiplication for the GCM module.
* **Initialization Vector (IV) Generation:** Implement a mechanism for generating a random or pseudo-random IV.