<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_pdb.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_pdb.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_PDB_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_PDB_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 PDB</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Programmable Delay Block</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_PDB_SC - Status and Control register</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_PDB_MOD - Modulus register</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_PDB_CNT - Counter register</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_PDB_IDLY - Interrupt Delay register</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_PDB_CHnC1 - Channel n Control register 1</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_PDB_CHnS - Channel n Status register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_PDB_CHnDLY0 - Channel n Delay 0 register</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_PDB_CHnDLY1 - Channel n Delay 1 register</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_PDB_DACINTCn - DAC Interval Trigger n Control register</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_PDB_DACINTn - DAC Interval n register</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_PDB_POEN - Pulse-Out n Enable register</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * - HW_PDB_POnDLY - Pulse-Out n Delay register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * - hw_pdb_t - Struct containing all module registers.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define HW_PDB_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * HW_PDB_SC - Status and Control register</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="union__hw__pdb__sc.html">  119</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pdb__sc.html">_hw_pdb_sc</a></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;{</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    uint32_t U;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html">  122</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html">_hw_pdb_sc_bitfields</a></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    {</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#ac30d5823724a438162afaf3cb710cdda">  124</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#ac30d5823724a438162afaf3cb710cdda">LDOK</a> : 1;             </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#ac9e0a68cf5e9c23d8601338bca26c923">  125</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#ac9e0a68cf5e9c23d8601338bca26c923">CONT</a> : 1;             </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#ae81b37393795ab08d606b18edc27a550">  126</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#ae81b37393795ab08d606b18edc27a550">MULT</a> : 2;             </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9c3c5afd7bf4ca2cf28e7bf6a199b1cf">  128</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9c3c5afd7bf4ca2cf28e7bf6a199b1cf">RESERVED0</a> : 1;        </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#aff2fd5298b32b0348278bdcb499bb8bb">  129</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#aff2fd5298b32b0348278bdcb499bb8bb">PDBIE</a> : 1;            </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a59eefcf322ab773baab7d164bb00cea0">  130</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a59eefcf322ab773baab7d164bb00cea0">PDBIF</a> : 1;            </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a128080fee119478363066c8224e25988">  131</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a128080fee119478363066c8224e25988">PDBEN</a> : 1;            </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#acf729a36d7964081a55b73e95d71c062">  132</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#acf729a36d7964081a55b73e95d71c062">TRGSEL</a> : 4;           </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9433569efe0e466c6697ec0cc531f140">  133</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9433569efe0e466c6697ec0cc531f140">PRESCALER</a> : 3;        </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#af486c5de7ef0acae09588b7a688f8d3c">  134</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#af486c5de7ef0acae09588b7a688f8d3c">DMAEN</a> : 1;            </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a944787b0230f8b0c4ba78cb66d7bbc58">  135</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a944787b0230f8b0c4ba78cb66d7bbc58">SWTRIG</a> : 1;           </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a34840d5036a5bae6da343ee29a099c16">  136</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a34840d5036a5bae6da343ee29a099c16">PDBEIE</a> : 1;           </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a7ea95cb2d77afa4ac30cc6eb56b69c1e">  137</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a7ea95cb2d77afa4ac30cc6eb56b69c1e">LDMOD</a> : 2;            </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a997e2b820941be9939324e0fe8640deb">  138</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a997e2b820941be9939324e0fe8640deb">RESERVED1</a> : 12;       </div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    } B;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;} <a class="code" href="union__hw__pdb__sc.html">hw_pdb_sc_t</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define HW_PDB_SC_ADDR(x)        ((x) + 0x0U)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define HW_PDB_SC(x)             (*(__IO hw_pdb_sc_t *) HW_PDB_SC_ADDR(x))</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define HW_PDB_SC_RD(x)          (HW_PDB_SC(x).U)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define HW_PDB_SC_WR(x, v)       (HW_PDB_SC(x).U = (v))</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define HW_PDB_SC_SET(x, v)      (HW_PDB_SC_WR(x, HW_PDB_SC_RD(x) |  (v)))</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define HW_PDB_SC_CLR(x, v)      (HW_PDB_SC_WR(x, HW_PDB_SC_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define HW_PDB_SC_TOG(x, v)      (HW_PDB_SC_WR(x, HW_PDB_SC_RD(x) ^  (v)))</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_SC bitfields</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define BP_PDB_SC_LDOK       (0U)          </span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define BM_PDB_SC_LDOK       (0x00000001U) </span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define BS_PDB_SC_LDOK       (1U)          </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define BR_PDB_SC_LDOK(x)    (BITBAND_ACCESS32(HW_PDB_SC_ADDR(x), BP_PDB_SC_LDOK))</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define BF_PDB_SC_LDOK(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_SC_LDOK) &amp; BM_PDB_SC_LDOK)</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define BW_PDB_SC_LDOK(x, v) (BITBAND_ACCESS32(HW_PDB_SC_ADDR(x), BP_PDB_SC_LDOK) = (v))</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define BP_PDB_SC_CONT       (1U)          </span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define BM_PDB_SC_CONT       (0x00000002U) </span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define BS_PDB_SC_CONT       (1U)          </span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define BR_PDB_SC_CONT(x)    (BITBAND_ACCESS32(HW_PDB_SC_ADDR(x), BP_PDB_SC_CONT))</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define BF_PDB_SC_CONT(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_SC_CONT) &amp; BM_PDB_SC_CONT)</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define BW_PDB_SC_CONT(x, v) (BITBAND_ACCESS32(HW_PDB_SC_ADDR(x), BP_PDB_SC_CONT) = (v))</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define BP_PDB_SC_MULT       (2U)          </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define BM_PDB_SC_MULT       (0x0000000CU) </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define BS_PDB_SC_MULT       (2U)          </span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define BR_PDB_SC_MULT(x)    (HW_PDB_SC(x).B.MULT)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define BF_PDB_SC_MULT(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_SC_MULT) &amp; BM_PDB_SC_MULT)</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define BW_PDB_SC_MULT(x, v) (HW_PDB_SC_WR(x, (HW_PDB_SC_RD(x) &amp; ~BM_PDB_SC_MULT) | BF_PDB_SC_MULT(v)))</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define BP_PDB_SC_PDBIE      (5U)          </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define BM_PDB_SC_PDBIE      (0x00000020U) </span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define BS_PDB_SC_PDBIE      (1U)          </span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define BR_PDB_SC_PDBIE(x)   (BITBAND_ACCESS32(HW_PDB_SC_ADDR(x), BP_PDB_SC_PDBIE))</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define BF_PDB_SC_PDBIE(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_SC_PDBIE) &amp; BM_PDB_SC_PDBIE)</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define BW_PDB_SC_PDBIE(x, v) (BITBAND_ACCESS32(HW_PDB_SC_ADDR(x), BP_PDB_SC_PDBIE) = (v))</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define BP_PDB_SC_PDBIF      (6U)          </span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define BM_PDB_SC_PDBIF      (0x00000040U) </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define BS_PDB_SC_PDBIF      (1U)          </span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define BR_PDB_SC_PDBIF(x)   (BITBAND_ACCESS32(HW_PDB_SC_ADDR(x), BP_PDB_SC_PDBIF))</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define BF_PDB_SC_PDBIF(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_SC_PDBIF) &amp; BM_PDB_SC_PDBIF)</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define BW_PDB_SC_PDBIF(x, v) (BITBAND_ACCESS32(HW_PDB_SC_ADDR(x), BP_PDB_SC_PDBIF) = (v))</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define BP_PDB_SC_PDBEN      (7U)          </span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define BM_PDB_SC_PDBEN      (0x00000080U) </span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define BS_PDB_SC_PDBEN      (1U)          </span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define BR_PDB_SC_PDBEN(x)   (BITBAND_ACCESS32(HW_PDB_SC_ADDR(x), BP_PDB_SC_PDBEN))</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define BF_PDB_SC_PDBEN(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_SC_PDBEN) &amp; BM_PDB_SC_PDBEN)</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define BW_PDB_SC_PDBEN(x, v) (BITBAND_ACCESS32(HW_PDB_SC_ADDR(x), BP_PDB_SC_PDBEN) = (v))</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define BP_PDB_SC_TRGSEL     (8U)          </span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define BM_PDB_SC_TRGSEL     (0x00000F00U) </span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define BS_PDB_SC_TRGSEL     (4U)          </span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define BR_PDB_SC_TRGSEL(x)  (HW_PDB_SC(x).B.TRGSEL)</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define BF_PDB_SC_TRGSEL(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_SC_TRGSEL) &amp; BM_PDB_SC_TRGSEL)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define BW_PDB_SC_TRGSEL(x, v) (HW_PDB_SC_WR(x, (HW_PDB_SC_RD(x) &amp; ~BM_PDB_SC_TRGSEL) | BF_PDB_SC_TRGSEL(v)))</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define BP_PDB_SC_PRESCALER  (12U)         </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define BM_PDB_SC_PRESCALER  (0x00007000U) </span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">#define BS_PDB_SC_PRESCALER  (3U)          </span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">#define BR_PDB_SC_PRESCALER(x) (HW_PDB_SC(x).B.PRESCALER)</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define BF_PDB_SC_PRESCALER(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_SC_PRESCALER) &amp; BM_PDB_SC_PRESCALER)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define BW_PDB_SC_PRESCALER(x, v) (HW_PDB_SC_WR(x, (HW_PDB_SC_RD(x) &amp; ~BM_PDB_SC_PRESCALER) | BF_PDB_SC_PRESCALER(v)))</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define BP_PDB_SC_DMAEN      (15U)         </span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define BM_PDB_SC_DMAEN      (0x00008000U) </span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define BS_PDB_SC_DMAEN      (1U)          </span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define BR_PDB_SC_DMAEN(x)   (BITBAND_ACCESS32(HW_PDB_SC_ADDR(x), BP_PDB_SC_DMAEN))</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define BF_PDB_SC_DMAEN(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_SC_DMAEN) &amp; BM_PDB_SC_DMAEN)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define BW_PDB_SC_DMAEN(x, v) (BITBAND_ACCESS32(HW_PDB_SC_ADDR(x), BP_PDB_SC_DMAEN) = (v))</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define BP_PDB_SC_SWTRIG     (16U)         </span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define BM_PDB_SC_SWTRIG     (0x00010000U) </span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define BS_PDB_SC_SWTRIG     (1U)          </span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define BF_PDB_SC_SWTRIG(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_SC_SWTRIG) &amp; BM_PDB_SC_SWTRIG)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define BW_PDB_SC_SWTRIG(x, v) (BITBAND_ACCESS32(HW_PDB_SC_ADDR(x), BP_PDB_SC_SWTRIG) = (v))</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define BP_PDB_SC_PDBEIE     (17U)         </span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define BM_PDB_SC_PDBEIE     (0x00020000U) </span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define BS_PDB_SC_PDBEIE     (1U)          </span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define BR_PDB_SC_PDBEIE(x)  (BITBAND_ACCESS32(HW_PDB_SC_ADDR(x), BP_PDB_SC_PDBEIE))</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define BF_PDB_SC_PDBEIE(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_SC_PDBEIE) &amp; BM_PDB_SC_PDBEIE)</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define BW_PDB_SC_PDBEIE(x, v) (BITBAND_ACCESS32(HW_PDB_SC_ADDR(x), BP_PDB_SC_PDBEIE) = (v))</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define BP_PDB_SC_LDMOD      (18U)         </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define BM_PDB_SC_LDMOD      (0x000C0000U) </span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define BS_PDB_SC_LDMOD      (2U)          </span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define BR_PDB_SC_LDMOD(x)   (HW_PDB_SC(x).B.LDMOD)</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define BF_PDB_SC_LDMOD(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_SC_LDMOD) &amp; BM_PDB_SC_LDMOD)</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor">#define BW_PDB_SC_LDMOD(x, v) (HW_PDB_SC_WR(x, (HW_PDB_SC_RD(x) &amp; ~BM_PDB_SC_LDMOD) | BF_PDB_SC_LDMOD(v)))</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"> * HW_PDB_MOD - Modulus register</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="union__hw__pdb__mod.html">  494</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pdb__mod.html">_hw_pdb_mod</a></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;{</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    uint32_t U;</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="struct__hw__pdb__mod_1_1__hw__pdb__mod__bitfields.html">  497</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pdb__mod_1_1__hw__pdb__mod__bitfields.html">_hw_pdb_mod_bitfields</a></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    {</div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="struct__hw__pdb__mod_1_1__hw__pdb__mod__bitfields.html#a9393f042e5c10da9ab590d068dc4a7e8">  499</a></span>&#160;        uint32_t MOD : 16;             </div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="struct__hw__pdb__mod_1_1__hw__pdb__mod__bitfields.html#a567ff017f05588930ed36bedd8aa5e1f">  500</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9c3c5afd7bf4ca2cf28e7bf6a199b1cf">RESERVED0</a> : 16;       </div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    } B;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;} <a class="code" href="union__hw__pdb__mod.html">hw_pdb_mod_t</a>;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define HW_PDB_MOD_ADDR(x)       ((x) + 0x4U)</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define HW_PDB_MOD(x)            (*(__IO hw_pdb_mod_t *) HW_PDB_MOD_ADDR(x))</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define HW_PDB_MOD_RD(x)         (HW_PDB_MOD(x).U)</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define HW_PDB_MOD_WR(x, v)      (HW_PDB_MOD(x).U = (v))</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define HW_PDB_MOD_SET(x, v)     (HW_PDB_MOD_WR(x, HW_PDB_MOD_RD(x) |  (v)))</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define HW_PDB_MOD_CLR(x, v)     (HW_PDB_MOD_WR(x, HW_PDB_MOD_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define HW_PDB_MOD_TOG(x, v)     (HW_PDB_MOD_WR(x, HW_PDB_MOD_RD(x) ^  (v)))</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_MOD bitfields</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define BP_PDB_MOD_MOD       (0U)          </span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define BM_PDB_MOD_MOD       (0x0000FFFFU) </span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define BS_PDB_MOD_MOD       (16U)         </span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor">#define BR_PDB_MOD_MOD(x)    (HW_PDB_MOD(x).B.MOD)</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#define BF_PDB_MOD_MOD(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_MOD_MOD) &amp; BM_PDB_MOD_MOD)</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define BW_PDB_MOD_MOD(x, v) (HW_PDB_MOD_WR(x, (HW_PDB_MOD_RD(x) &amp; ~BM_PDB_MOD_MOD) | BF_PDB_MOD_MOD(v)))</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"> * HW_PDB_CNT - Counter register</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="union__hw__pdb__cnt.html">  554</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pdb__cnt.html">_hw_pdb_cnt</a></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;{</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    uint32_t U;</div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="struct__hw__pdb__cnt_1_1__hw__pdb__cnt__bitfields.html">  557</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pdb__cnt_1_1__hw__pdb__cnt__bitfields.html">_hw_pdb_cnt_bitfields</a></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    {</div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="struct__hw__pdb__cnt_1_1__hw__pdb__cnt__bitfields.html#ab474d0d8e7dd5065a077e96932adb5ca">  559</a></span>&#160;        uint32_t CNT : 16;             </div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="struct__hw__pdb__cnt_1_1__hw__pdb__cnt__bitfields.html#abac1a3498f30251f2d87dde6782b463c">  560</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9c3c5afd7bf4ca2cf28e7bf6a199b1cf">RESERVED0</a> : 16;       </div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    } B;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;} <a class="code" href="union__hw__pdb__cnt.html">hw_pdb_cnt_t</a>;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define HW_PDB_CNT_ADDR(x)       ((x) + 0x8U)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define HW_PDB_CNT(x)            (*(__I hw_pdb_cnt_t *) HW_PDB_CNT_ADDR(x))</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor">#define HW_PDB_CNT_RD(x)         (HW_PDB_CNT(x).U)</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_CNT bitfields</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define BP_PDB_CNT_CNT       (0U)          </span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define BM_PDB_CNT_CNT       (0x0000FFFFU) </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define BS_PDB_CNT_CNT       (16U)         </span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define BR_PDB_CNT_CNT(x)    (HW_PDB_CNT(x).B.CNT)</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"> * HW_PDB_IDLY - Interrupt Delay register</span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="union__hw__pdb__idly.html">  601</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pdb__idly.html">_hw_pdb_idly</a></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;{</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    uint32_t U;</div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="struct__hw__pdb__idly_1_1__hw__pdb__idly__bitfields.html">  604</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pdb__idly_1_1__hw__pdb__idly__bitfields.html">_hw_pdb_idly_bitfields</a></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    {</div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="struct__hw__pdb__idly_1_1__hw__pdb__idly__bitfields.html#a33984c85b4159f621a5b29ac58ea451f">  606</a></span>&#160;        uint32_t IDLY : 16;            </div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="struct__hw__pdb__idly_1_1__hw__pdb__idly__bitfields.html#a1705c6e53e124d71204c521ea0337642">  607</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9c3c5afd7bf4ca2cf28e7bf6a199b1cf">RESERVED0</a> : 16;       </div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    } B;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;} <a class="code" href="union__hw__pdb__idly.html">hw_pdb_idly_t</a>;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define HW_PDB_IDLY_ADDR(x)      ((x) + 0xCU)</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define HW_PDB_IDLY(x)           (*(__IO hw_pdb_idly_t *) HW_PDB_IDLY_ADDR(x))</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define HW_PDB_IDLY_RD(x)        (HW_PDB_IDLY(x).U)</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define HW_PDB_IDLY_WR(x, v)     (HW_PDB_IDLY(x).U = (v))</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define HW_PDB_IDLY_SET(x, v)    (HW_PDB_IDLY_WR(x, HW_PDB_IDLY_RD(x) |  (v)))</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define HW_PDB_IDLY_CLR(x, v)    (HW_PDB_IDLY_WR(x, HW_PDB_IDLY_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define HW_PDB_IDLY_TOG(x, v)    (HW_PDB_IDLY_WR(x, HW_PDB_IDLY_RD(x) ^  (v)))</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_IDLY bitfields</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define BP_PDB_IDLY_IDLY     (0U)          </span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define BM_PDB_IDLY_IDLY     (0x0000FFFFU) </span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define BS_PDB_IDLY_IDLY     (16U)         </span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define BR_PDB_IDLY_IDLY(x)  (HW_PDB_IDLY(x).B.IDLY)</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define BF_PDB_IDLY_IDLY(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_IDLY_IDLY) &amp; BM_PDB_IDLY_IDLY)</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define BW_PDB_IDLY_IDLY(x, v) (HW_PDB_IDLY_WR(x, (HW_PDB_IDLY_RD(x) &amp; ~BM_PDB_IDLY_IDLY) | BF_PDB_IDLY_IDLY(v)))</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment"> * HW_PDB_CHnC1 - Channel n Control register 1</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="union__hw__pdb__chnc1.html">  665</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pdb__chnc1.html">_hw_pdb_chnc1</a></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;{</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    uint32_t U;</div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chnc1_1_1__hw__pdb__chnc1__bitfields.html">  668</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pdb__chnc1_1_1__hw__pdb__chnc1__bitfields.html">_hw_pdb_chnc1_bitfields</a></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    {</div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chnc1_1_1__hw__pdb__chnc1__bitfields.html#a80438054d954603be54f7017eb17040b">  670</a></span>&#160;        uint32_t EN : 8;               </div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chnc1_1_1__hw__pdb__chnc1__bitfields.html#a4888a8c7af688c5b557d3e363f4b6a15">  671</a></span>&#160;        uint32_t TOS : 8;              </div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chnc1_1_1__hw__pdb__chnc1__bitfields.html#ad6980d80dd19cf89472131d1149779ea">  672</a></span>&#160;        uint32_t BB : 8;               </div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chnc1_1_1__hw__pdb__chnc1__bitfields.html#af85e26a6185af5f9c6b8feeed6dd5421">  674</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9c3c5afd7bf4ca2cf28e7bf6a199b1cf">RESERVED0</a> : 8;        </div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    } B;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;} <a class="code" href="union__hw__pdb__chnc1.html">hw_pdb_chnc1_t</a>;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define HW_PDB_CHnC1_COUNT (2U)</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define HW_PDB_CHnC1_ADDR(x, n)  ((x) + 0x10U + (0x28U * (n)))</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define HW_PDB_CHnC1(x, n)       (*(__IO hw_pdb_chnc1_t *) HW_PDB_CHnC1_ADDR(x, n))</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define HW_PDB_CHnC1_RD(x, n)    (HW_PDB_CHnC1(x, n).U)</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define HW_PDB_CHnC1_WR(x, n, v) (HW_PDB_CHnC1(x, n).U = (v))</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define HW_PDB_CHnC1_SET(x, n, v) (HW_PDB_CHnC1_WR(x, n, HW_PDB_CHnC1_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="preprocessor">#define HW_PDB_CHnC1_CLR(x, n, v) (HW_PDB_CHnC1_WR(x, n, HW_PDB_CHnC1_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define HW_PDB_CHnC1_TOG(x, n, v) (HW_PDB_CHnC1_WR(x, n, HW_PDB_CHnC1_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_CHnC1 bitfields</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define BP_PDB_CHnC1_EN      (0U)          </span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define BM_PDB_CHnC1_EN      (0x000000FFU) </span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define BS_PDB_CHnC1_EN      (8U)          </span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define BR_PDB_CHnC1_EN(x, n) (HW_PDB_CHnC1(x, n).B.EN)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define BF_PDB_CHnC1_EN(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_CHnC1_EN) &amp; BM_PDB_CHnC1_EN)</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define BW_PDB_CHnC1_EN(x, n, v) (HW_PDB_CHnC1_WR(x, n, (HW_PDB_CHnC1_RD(x, n) &amp; ~BM_PDB_CHnC1_EN) | BF_PDB_CHnC1_EN(v)))</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define BP_PDB_CHnC1_TOS     (8U)          </span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define BM_PDB_CHnC1_TOS     (0x0000FF00U) </span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define BS_PDB_CHnC1_TOS     (8U)          </span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define BR_PDB_CHnC1_TOS(x, n) (HW_PDB_CHnC1(x, n).B.TOS)</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define BF_PDB_CHnC1_TOS(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_CHnC1_TOS) &amp; BM_PDB_CHnC1_TOS)</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define BW_PDB_CHnC1_TOS(x, n, v) (HW_PDB_CHnC1_WR(x, n, (HW_PDB_CHnC1_RD(x, n) &amp; ~BM_PDB_CHnC1_TOS) | BF_PDB_CHnC1_TOS(v)))</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define BP_PDB_CHnC1_BB      (16U)         </span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define BM_PDB_CHnC1_BB      (0x00FF0000U) </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define BS_PDB_CHnC1_BB      (8U)          </span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define BR_PDB_CHnC1_BB(x, n) (HW_PDB_CHnC1(x, n).B.BB)</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define BF_PDB_CHnC1_BB(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_CHnC1_BB) &amp; BM_PDB_CHnC1_BB)</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define BW_PDB_CHnC1_BB(x, n, v) (HW_PDB_CHnC1_WR(x, n, (HW_PDB_CHnC1_RD(x, n) &amp; ~BM_PDB_CHnC1_BB) | BF_PDB_CHnC1_BB(v)))</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment"> * HW_PDB_CHnS - Channel n Status register</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="union__hw__pdb__chns.html">  792</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pdb__chns.html">_hw_pdb_chns</a></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;{</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    uint32_t U;</div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chns_1_1__hw__pdb__chns__bitfields.html">  795</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pdb__chns_1_1__hw__pdb__chns__bitfields.html">_hw_pdb_chns_bitfields</a></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    {</div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chns_1_1__hw__pdb__chns__bitfields.html#af58d63b81b15b1054b0d1ab4d6eebd6f">  797</a></span>&#160;        uint32_t ERR : 8;              </div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chns_1_1__hw__pdb__chns__bitfields.html#ab502d91b5c3f4de3b4ad9451afb6cdad">  798</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9c3c5afd7bf4ca2cf28e7bf6a199b1cf">RESERVED0</a> : 8;        </div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chns_1_1__hw__pdb__chns__bitfields.html#adf0065a48b2d48699c05f2e43f58ef2c">  799</a></span>&#160;        uint32_t CF : 8;               </div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chns_1_1__hw__pdb__chns__bitfields.html#af24e37c6931bdc4360eff858268e1a9c">  800</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a997e2b820941be9939324e0fe8640deb">RESERVED1</a> : 8;        </div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    } B;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;} <a class="code" href="union__hw__pdb__chns.html">hw_pdb_chns_t</a>;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define HW_PDB_CHnS_COUNT (2U)</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define HW_PDB_CHnS_ADDR(x, n)   ((x) + 0x14U + (0x28U * (n)))</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define HW_PDB_CHnS(x, n)        (*(__IO hw_pdb_chns_t *) HW_PDB_CHnS_ADDR(x, n))</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define HW_PDB_CHnS_RD(x, n)     (HW_PDB_CHnS(x, n).U)</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define HW_PDB_CHnS_WR(x, n, v)  (HW_PDB_CHnS(x, n).U = (v))</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define HW_PDB_CHnS_SET(x, n, v) (HW_PDB_CHnS_WR(x, n, HW_PDB_CHnS_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define HW_PDB_CHnS_CLR(x, n, v) (HW_PDB_CHnS_WR(x, n, HW_PDB_CHnS_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define HW_PDB_CHnS_TOG(x, n, v) (HW_PDB_CHnS_WR(x, n, HW_PDB_CHnS_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_CHnS bitfields</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define BP_PDB_CHnS_ERR      (0U)          </span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define BM_PDB_CHnS_ERR      (0x000000FFU) </span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define BS_PDB_CHnS_ERR      (8U)          </span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define BR_PDB_CHnS_ERR(x, n) (HW_PDB_CHnS(x, n).B.ERR)</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define BF_PDB_CHnS_ERR(v)   ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_CHnS_ERR) &amp; BM_PDB_CHnS_ERR)</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define BW_PDB_CHnS_ERR(x, n, v) (HW_PDB_CHnS_WR(x, n, (HW_PDB_CHnS_RD(x, n) &amp; ~BM_PDB_CHnS_ERR) | BF_PDB_CHnS_ERR(v)))</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define BP_PDB_CHnS_CF       (16U)         </span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define BM_PDB_CHnS_CF       (0x00FF0000U) </span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define BS_PDB_CHnS_CF       (8U)          </span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define BR_PDB_CHnS_CF(x, n) (HW_PDB_CHnS(x, n).B.CF)</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define BF_PDB_CHnS_CF(v)    ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_CHnS_CF) &amp; BM_PDB_CHnS_CF)</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define BW_PDB_CHnS_CF(x, n, v) (HW_PDB_CHnS_WR(x, n, (HW_PDB_CHnS_RD(x, n) &amp; ~BM_PDB_CHnS_CF) | BF_PDB_CHnS_CF(v)))</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment"> * HW_PDB_CHnDLY0 - Channel n Delay 0 register</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="union__hw__pdb__chndly0.html">  882</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pdb__chndly0.html">_hw_pdb_chndly0</a></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;{</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    uint32_t U;</div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chndly0_1_1__hw__pdb__chndly0__bitfields.html">  885</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pdb__chndly0_1_1__hw__pdb__chndly0__bitfields.html">_hw_pdb_chndly0_bitfields</a></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    {</div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chndly0_1_1__hw__pdb__chndly0__bitfields.html#a35533d73769a78e433aa4ba04c2c8db9">  887</a></span>&#160;        uint32_t DLY : 16;             </div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chndly0_1_1__hw__pdb__chndly0__bitfields.html#a1d112ef24724d14339072a9e6a89f8fb">  888</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9c3c5afd7bf4ca2cf28e7bf6a199b1cf">RESERVED0</a> : 16;       </div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    } B;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;} <a class="code" href="union__hw__pdb__chndly0.html">hw_pdb_chndly0_t</a>;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY0_COUNT (2U)</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY0_ADDR(x, n) ((x) + 0x18U + (0x28U * (n)))</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY0(x, n)     (*(__IO hw_pdb_chndly0_t *) HW_PDB_CHnDLY0_ADDR(x, n))</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY0_RD(x, n)  (HW_PDB_CHnDLY0(x, n).U)</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY0_WR(x, n, v) (HW_PDB_CHnDLY0(x, n).U = (v))</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY0_SET(x, n, v) (HW_PDB_CHnDLY0_WR(x, n, HW_PDB_CHnDLY0_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY0_CLR(x, n, v) (HW_PDB_CHnDLY0_WR(x, n, HW_PDB_CHnDLY0_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY0_TOG(x, n, v) (HW_PDB_CHnDLY0_WR(x, n, HW_PDB_CHnDLY0_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_CHnDLY0 bitfields</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define BP_PDB_CHnDLY0_DLY   (0U)          </span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define BM_PDB_CHnDLY0_DLY   (0x0000FFFFU) </span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define BS_PDB_CHnDLY0_DLY   (16U)         </span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define BR_PDB_CHnDLY0_DLY(x, n) (HW_PDB_CHnDLY0(x, n).B.DLY)</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define BF_PDB_CHnDLY0_DLY(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_CHnDLY0_DLY) &amp; BM_PDB_CHnDLY0_DLY)</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define BW_PDB_CHnDLY0_DLY(x, n, v) (HW_PDB_CHnDLY0_WR(x, n, (HW_PDB_CHnDLY0_RD(x, n) &amp; ~BM_PDB_CHnDLY0_DLY) | BF_PDB_CHnDLY0_DLY(v)))</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment"> * HW_PDB_CHnDLY1 - Channel n Delay 1 register</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="union__hw__pdb__chndly1.html">  942</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pdb__chndly1.html">_hw_pdb_chndly1</a></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;{</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    uint32_t U;</div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chndly1_1_1__hw__pdb__chndly1__bitfields.html">  945</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pdb__chndly1_1_1__hw__pdb__chndly1__bitfields.html">_hw_pdb_chndly1_bitfields</a></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    {</div><div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chndly1_1_1__hw__pdb__chndly1__bitfields.html#a5331346a35b2680aa9482f4ec7b78bbd">  947</a></span>&#160;        uint32_t DLY : 16;             </div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="struct__hw__pdb__chndly1_1_1__hw__pdb__chndly1__bitfields.html#a9c75359bd0cd2d6e5b42dc5e70c61c50">  948</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9c3c5afd7bf4ca2cf28e7bf6a199b1cf">RESERVED0</a> : 16;       </div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    } B;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;} <a class="code" href="union__hw__pdb__chndly1.html">hw_pdb_chndly1_t</a>;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY1_COUNT (2U)</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY1_ADDR(x, n) ((x) + 0x1CU + (0x28U * (n)))</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY1(x, n)     (*(__IO hw_pdb_chndly1_t *) HW_PDB_CHnDLY1_ADDR(x, n))</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY1_RD(x, n)  (HW_PDB_CHnDLY1(x, n).U)</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY1_WR(x, n, v) (HW_PDB_CHnDLY1(x, n).U = (v))</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY1_SET(x, n, v) (HW_PDB_CHnDLY1_WR(x, n, HW_PDB_CHnDLY1_RD(x, n) |  (v)))</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY1_CLR(x, n, v) (HW_PDB_CHnDLY1_WR(x, n, HW_PDB_CHnDLY1_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define HW_PDB_CHnDLY1_TOG(x, n, v) (HW_PDB_CHnDLY1_WR(x, n, HW_PDB_CHnDLY1_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_CHnDLY1 bitfields</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define BP_PDB_CHnDLY1_DLY   (0U)          </span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define BM_PDB_CHnDLY1_DLY   (0x0000FFFFU) </span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define BS_PDB_CHnDLY1_DLY   (16U)         </span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define BR_PDB_CHnDLY1_DLY(x, n) (HW_PDB_CHnDLY1(x, n).B.DLY)</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define BF_PDB_CHnDLY1_DLY(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_CHnDLY1_DLY) &amp; BM_PDB_CHnDLY1_DLY)</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define BW_PDB_CHnDLY1_DLY(x, n, v) (HW_PDB_CHnDLY1_WR(x, n, (HW_PDB_CHnDLY1_RD(x, n) &amp; ~BM_PDB_CHnDLY1_DLY) | BF_PDB_CHnDLY1_DLY(v)))</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment"> * HW_PDB_DACINTCn - DAC Interval Trigger n Control register</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="union__hw__pdb__dacintcn.html"> 1004</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pdb__dacintcn.html">_hw_pdb_dacintcn</a></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;{</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;    uint32_t U;</div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields.html"> 1007</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields.html">_hw_pdb_dacintcn_bitfields</a></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    {</div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields.html#ae94340eec727b3cc394868dbc9d22be7"> 1009</a></span>&#160;        uint32_t TOE : 1;              </div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields.html#ab6263c94a00634266b2e02d4d1f9d2b3"> 1010</a></span>&#160;        uint32_t EXT : 1;              </div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields.html#a0328d6f9b6c3afc60e07a19ce7ea6b51"> 1011</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9c3c5afd7bf4ca2cf28e7bf6a199b1cf">RESERVED0</a> : 30;       </div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    } B;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;} <a class="code" href="union__hw__pdb__dacintcn.html">hw_pdb_dacintcn_t</a>;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTCn_COUNT (2U)</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTCn_ADDR(x, n) ((x) + 0x150U + (0x8U * (n)))</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTCn(x, n)    (*(__IO hw_pdb_dacintcn_t *) HW_PDB_DACINTCn_ADDR(x, n))</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTCn_RD(x, n) (HW_PDB_DACINTCn(x, n).U)</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTCn_WR(x, n, v) (HW_PDB_DACINTCn(x, n).U = (v))</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTCn_SET(x, n, v) (HW_PDB_DACINTCn_WR(x, n, HW_PDB_DACINTCn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTCn_CLR(x, n, v) (HW_PDB_DACINTCn_WR(x, n, HW_PDB_DACINTCn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTCn_TOG(x, n, v) (HW_PDB_DACINTCn_WR(x, n, HW_PDB_DACINTCn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_DACINTCn bitfields</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define BP_PDB_DACINTCn_TOE  (0U)          </span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define BM_PDB_DACINTCn_TOE  (0x00000001U) </span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define BS_PDB_DACINTCn_TOE  (1U)          </span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define BR_PDB_DACINTCn_TOE(x, n) (BITBAND_ACCESS32(HW_PDB_DACINTCn_ADDR(x, n), BP_PDB_DACINTCn_TOE))</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define BF_PDB_DACINTCn_TOE(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_DACINTCn_TOE) &amp; BM_PDB_DACINTCn_TOE)</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define BW_PDB_DACINTCn_TOE(x, n, v) (BITBAND_ACCESS32(HW_PDB_DACINTCn_ADDR(x, n), BP_PDB_DACINTCn_TOE) = (v))</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">#define BP_PDB_DACINTCn_EXT  (1U)          </span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define BM_PDB_DACINTCn_EXT  (0x00000002U) </span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define BS_PDB_DACINTCn_EXT  (1U)          </span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define BR_PDB_DACINTCn_EXT(x, n) (BITBAND_ACCESS32(HW_PDB_DACINTCn_ADDR(x, n), BP_PDB_DACINTCn_EXT))</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define BF_PDB_DACINTCn_EXT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_DACINTCn_EXT) &amp; BM_PDB_DACINTCn_EXT)</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define BW_PDB_DACINTCn_EXT(x, n, v) (BITBAND_ACCESS32(HW_PDB_DACINTCn_ADDR(x, n), BP_PDB_DACINTCn_EXT) = (v))</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment"> * HW_PDB_DACINTn - DAC Interval n register</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="union__hw__pdb__dacintn.html"> 1094</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pdb__dacintn.html">_hw_pdb_dacintn</a></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;{</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    uint32_t U;</div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="struct__hw__pdb__dacintn_1_1__hw__pdb__dacintn__bitfields.html"> 1097</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pdb__dacintn_1_1__hw__pdb__dacintn__bitfields.html">_hw_pdb_dacintn_bitfields</a></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    {</div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="struct__hw__pdb__dacintn_1_1__hw__pdb__dacintn__bitfields.html#a03cbdc8cb96af1d04ea3096b6afccf24"> 1099</a></span>&#160;        uint32_t INT : 16;             </div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="struct__hw__pdb__dacintn_1_1__hw__pdb__dacintn__bitfields.html#a25c83c76dda679f48cdbe9e4586e666b"> 1100</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9c3c5afd7bf4ca2cf28e7bf6a199b1cf">RESERVED0</a> : 16;       </div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    } B;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;} <a class="code" href="union__hw__pdb__dacintn.html">hw_pdb_dacintn_t</a>;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTn_COUNT (2U)</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTn_ADDR(x, n) ((x) + 0x154U + (0x8U * (n)))</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTn(x, n)     (*(__IO hw_pdb_dacintn_t *) HW_PDB_DACINTn_ADDR(x, n))</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTn_RD(x, n)  (HW_PDB_DACINTn(x, n).U)</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTn_WR(x, n, v) (HW_PDB_DACINTn(x, n).U = (v))</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTn_SET(x, n, v) (HW_PDB_DACINTn_WR(x, n, HW_PDB_DACINTn_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTn_CLR(x, n, v) (HW_PDB_DACINTn_WR(x, n, HW_PDB_DACINTn_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define HW_PDB_DACINTn_TOG(x, n, v) (HW_PDB_DACINTn_WR(x, n, HW_PDB_DACINTn_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_DACINTn bitfields</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define BP_PDB_DACINTn_INT   (0U)          </span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define BM_PDB_DACINTn_INT   (0x0000FFFFU) </span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define BS_PDB_DACINTn_INT   (16U)         </span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define BR_PDB_DACINTn_INT(x, n) (HW_PDB_DACINTn(x, n).B.INT)</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define BF_PDB_DACINTn_INT(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_DACINTn_INT) &amp; BM_PDB_DACINTn_INT)</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define BW_PDB_DACINTn_INT(x, n, v) (HW_PDB_DACINTn_WR(x, n, (HW_PDB_DACINTn_RD(x, n) &amp; ~BM_PDB_DACINTn_INT) | BF_PDB_DACINTn_INT(v)))</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment"> * HW_PDB_POEN - Pulse-Out n Enable register</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="union__hw__pdb__poen.html"> 1156</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pdb__poen.html">_hw_pdb_poen</a></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;{</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    uint32_t U;</div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="struct__hw__pdb__poen_1_1__hw__pdb__poen__bitfields.html"> 1159</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pdb__poen_1_1__hw__pdb__poen__bitfields.html">_hw_pdb_poen_bitfields</a></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    {</div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="struct__hw__pdb__poen_1_1__hw__pdb__poen__bitfields.html#a282f48cecac7037e16413175579d60e2"> 1161</a></span>&#160;        uint32_t POEN : 8;             </div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="struct__hw__pdb__poen_1_1__hw__pdb__poen__bitfields.html#aefa0ca7e831070e6fcbad1fe46ca1376"> 1162</a></span>&#160;        uint32_t <a class="code" href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9c3c5afd7bf4ca2cf28e7bf6a199b1cf">RESERVED0</a> : 24;       </div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    } B;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;} <a class="code" href="union__hw__pdb__poen.html">hw_pdb_poen_t</a>;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define HW_PDB_POEN_ADDR(x)      ((x) + 0x190U)</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define HW_PDB_POEN(x)           (*(__IO hw_pdb_poen_t *) HW_PDB_POEN_ADDR(x))</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define HW_PDB_POEN_RD(x)        (HW_PDB_POEN(x).U)</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define HW_PDB_POEN_WR(x, v)     (HW_PDB_POEN(x).U = (v))</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define HW_PDB_POEN_SET(x, v)    (HW_PDB_POEN_WR(x, HW_PDB_POEN_RD(x) |  (v)))</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define HW_PDB_POEN_CLR(x, v)    (HW_PDB_POEN_WR(x, HW_PDB_POEN_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define HW_PDB_POEN_TOG(x, v)    (HW_PDB_POEN_WR(x, HW_PDB_POEN_RD(x) ^  (v)))</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_POEN bitfields</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define BP_PDB_POEN_POEN     (0U)          </span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#define BM_PDB_POEN_POEN     (0x000000FFU) </span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define BS_PDB_POEN_POEN     (8U)          </span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define BR_PDB_POEN_POEN(x)  (HW_PDB_POEN(x).B.POEN)</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define BF_PDB_POEN_POEN(v)  ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_POEN_POEN) &amp; BM_PDB_POEN_POEN)</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define BW_PDB_POEN_POEN(x, v) (HW_PDB_POEN_WR(x, (HW_PDB_POEN_RD(x) &amp; ~BM_PDB_POEN_POEN) | BF_PDB_POEN_POEN(v)))</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment"> * HW_PDB_POnDLY - Pulse-Out n Delay register</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="union__hw__pdb__pondly.html"> 1217</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__pdb__pondly.html">_hw_pdb_pondly</a></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;{</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    uint32_t U;</div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="struct__hw__pdb__pondly_1_1__hw__pdb__pondly__bitfields.html"> 1220</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__pdb__pondly_1_1__hw__pdb__pondly__bitfields.html">_hw_pdb_pondly_bitfields</a></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    {</div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="struct__hw__pdb__pondly_1_1__hw__pdb__pondly__bitfields.html#a38220909a6637d25e4f78e20e28314a4"> 1222</a></span>&#160;        uint32_t DLY2 : 16;            </div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="struct__hw__pdb__pondly_1_1__hw__pdb__pondly__bitfields.html#a34d2d5c609ff14e3caa6165c04cca8b3"> 1223</a></span>&#160;        uint32_t DLY1 : 16;            </div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    } B;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;} <a class="code" href="union__hw__pdb__pondly.html">hw_pdb_pondly_t</a>;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define HW_PDB_POnDLY_COUNT (3U)</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define HW_PDB_POnDLY_ADDR(x, n) ((x) + 0x194U + (0x4U * (n)))</span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define HW_PDB_POnDLY(x, n)      (*(__IO hw_pdb_pondly_t *) HW_PDB_POnDLY_ADDR(x, n))</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define HW_PDB_POnDLY_RD(x, n)   (HW_PDB_POnDLY(x, n).U)</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define HW_PDB_POnDLY_WR(x, n, v) (HW_PDB_POnDLY(x, n).U = (v))</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define HW_PDB_POnDLY_SET(x, n, v) (HW_PDB_POnDLY_WR(x, n, HW_PDB_POnDLY_RD(x, n) |  (v)))</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define HW_PDB_POnDLY_CLR(x, n, v) (HW_PDB_POnDLY_WR(x, n, HW_PDB_POnDLY_RD(x, n) &amp; ~(v)))</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define HW_PDB_POnDLY_TOG(x, n, v) (HW_PDB_POnDLY_WR(x, n, HW_PDB_POnDLY_RD(x, n) ^  (v)))</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment"> * Constants &amp; macros for individual PDB_POnDLY bitfields</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define BP_PDB_POnDLY_DLY2   (0U)          </span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="preprocessor">#define BM_PDB_POnDLY_DLY2   (0x0000FFFFU) </span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define BS_PDB_POnDLY_DLY2   (16U)         </span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define BR_PDB_POnDLY_DLY2(x, n) (HW_PDB_POnDLY(x, n).B.DLY2)</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define BF_PDB_POnDLY_DLY2(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_POnDLY_DLY2) &amp; BM_PDB_POnDLY_DLY2)</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define BW_PDB_POnDLY_DLY2(x, n, v) (HW_PDB_POnDLY_WR(x, n, (HW_PDB_POnDLY_RD(x, n) &amp; ~BM_PDB_POnDLY_DLY2) | BF_PDB_POnDLY_DLY2(v)))</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define BP_PDB_POnDLY_DLY1   (16U)         </span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="preprocessor">#define BM_PDB_POnDLY_DLY1   (0xFFFF0000U) </span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">#define BS_PDB_POnDLY_DLY1   (16U)         </span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define BR_PDB_POnDLY_DLY1(x, n) (HW_PDB_POnDLY(x, n).B.DLY1)</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define BF_PDB_POnDLY_DLY1(v) ((uint32_t)((uint32_t)(v) &lt;&lt; BP_PDB_POnDLY_DLY1) &amp; BM_PDB_POnDLY_DLY1)</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define BW_PDB_POnDLY_DLY1(x, n, v) (HW_PDB_POnDLY_WR(x, n, (HW_PDB_POnDLY_RD(x, n) &amp; ~BM_PDB_POnDLY_DLY1) | BF_PDB_POnDLY_DLY1(v)))</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment"> * hw_pdb_t - module struct</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="struct__hw__pdb.html"> 1298</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__pdb.html">_hw_pdb</a></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;{</div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="struct__hw__pdb.html#a85e39451c651f57f7228210e6ed72292"> 1300</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pdb__sc.html">hw_pdb_sc_t</a> <a class="code" href="struct__hw__pdb.html#a85e39451c651f57f7228210e6ed72292">SC</a>;                   </div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="struct__hw__pdb.html#a8c9f4083784a5a9ecf7afa5d15ec26f5"> 1301</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pdb__mod.html">hw_pdb_mod_t</a> <a class="code" href="struct__hw__pdb.html#a8c9f4083784a5a9ecf7afa5d15ec26f5">MOD</a>;                 </div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="struct__hw__pdb.html#a42c59d9c9753d9af7e9f333ae64e36c5"> 1302</a></span>&#160;    <a class="code" href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="code" href="union__hw__pdb__cnt.html">hw_pdb_cnt_t</a> <a class="code" href="struct__hw__pdb.html#a42c59d9c9753d9af7e9f333ae64e36c5">CNT</a>;                  </div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="struct__hw__pdb.html#af46f675018d92896d7999c03f2849a9a"> 1303</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pdb__idly.html">hw_pdb_idly_t</a> <a class="code" href="struct__hw__pdb.html#af46f675018d92896d7999c03f2849a9a">IDLY</a>;               </div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="struct__hw__pdb.html#a0b64eff3dac33d1d9e4a4b22d2ab792c"> 1305</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pdb__chnc1.html">hw_pdb_chnc1_t</a> <a class="code" href="struct__hw__pdb.html#a0b64eff3dac33d1d9e4a4b22d2ab792c">CHnC1</a>;         </div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="struct__hw__pdb.html#ab64651cd96a5aaea89f5ff307e0e3f42"> 1306</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pdb__chns.html">hw_pdb_chns_t</a> <a class="code" href="struct__hw__pdb.html#ab64651cd96a5aaea89f5ff307e0e3f42">CHnS</a>;           </div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="struct__hw__pdb.html#abbe59362e51a6c883afa38ae4066fdde"> 1307</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pdb__chndly0.html">hw_pdb_chndly0_t</a> <a class="code" href="struct__hw__pdb.html#abbe59362e51a6c883afa38ae4066fdde">CHnDLY0</a>;     </div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="struct__hw__pdb.html#a4c64a431a28839a76b5bafd3ef5ce6c8"> 1308</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pdb__chndly1.html">hw_pdb_chndly1_t</a> <a class="code" href="struct__hw__pdb.html#a4c64a431a28839a76b5bafd3ef5ce6c8">CHnDLY1</a>;     </div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;        uint8_t _reserved0[24];</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    } CH[2];</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    uint8_t _reserved0[240];</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="struct__hw__pdb.html#a3ebb817d26eb2afe7bf5649d265186f0"> 1313</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pdb__dacintcn.html">hw_pdb_dacintcn_t</a> <a class="code" href="struct__hw__pdb.html#a3ebb817d26eb2afe7bf5649d265186f0">DACINTCn</a>;   </div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="struct__hw__pdb.html#a445262c1560c3741f71dbb256688191a"> 1314</a></span>&#160;        <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pdb__dacintn.html">hw_pdb_dacintn_t</a> <a class="code" href="struct__hw__pdb.html#a445262c1560c3741f71dbb256688191a">DACINTn</a>;     </div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    } DAC[2];</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    uint8_t _reserved1[48];</div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="struct__hw__pdb.html#a95efa2922bac7bf585014e369bbcff04"> 1317</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pdb__poen.html">hw_pdb_poen_t</a> <a class="code" href="struct__hw__pdb.html#a95efa2922bac7bf585014e369bbcff04">POEN</a>;               </div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="struct__hw__pdb.html#a29e1cc44c17145f1ec6c1a915216d532"> 1318</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__pdb__pondly.html">hw_pdb_pondly_t</a> POnDLY[3];        </div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;} <a class="code" href="struct__hw__pdb.html">hw_pdb_t</a>;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define HW_PDB(x)      (*(hw_pdb_t *)(x))</span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_PDB_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields_html_aff2fd5298b32b0348278bdcb499bb8bb"><div class="ttname"><a href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#aff2fd5298b32b0348278bdcb499bb8bb">_hw_pdb_sc::_hw_pdb_sc_bitfields::PDBIE</a></div><div class="ttdeci">uint32_t PDBIE</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:129</div></div>
<div class="ttc" id="struct__hw__pdb_html"><div class="ttname"><a href="struct__hw__pdb.html">_hw_pdb</a></div><div class="ttdoc">All PDB module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1298</div></div>
<div class="ttc" id="struct__hw__pdb_html_a8c9f4083784a5a9ecf7afa5d15ec26f5"><div class="ttname"><a href="struct__hw__pdb.html#a8c9f4083784a5a9ecf7afa5d15ec26f5">_hw_pdb::MOD</a></div><div class="ttdeci">__IO hw_pdb_mod_t MOD</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1301</div></div>
<div class="ttc" id="union__hw__pdb__chnc1_html"><div class="ttname"><a href="union__hw__pdb__chnc1.html">_hw_pdb_chnc1</a></div><div class="ttdoc">HW_PDB_CHnC1 - Channel n Control register 1 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:665</div></div>
<div class="ttc" id="struct__hw__pdb__poen_1_1__hw__pdb__poen__bitfields_html"><div class="ttname"><a href="struct__hw__pdb__poen_1_1__hw__pdb__poen__bitfields.html">_hw_pdb_poen::_hw_pdb_poen_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1159</div></div>
<div class="ttc" id="struct__hw__pdb__pondly_1_1__hw__pdb__pondly__bitfields_html"><div class="ttname"><a href="struct__hw__pdb__pondly_1_1__hw__pdb__pondly__bitfields.html">_hw_pdb_pondly::_hw_pdb_pondly_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1220</div></div>
<div class="ttc" id="core__ca9_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__ca9_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_ca9.h:223</div></div>
<div class="ttc" id="struct__hw__pdb__dacintn_1_1__hw__pdb__dacintn__bitfields_html"><div class="ttname"><a href="struct__hw__pdb__dacintn_1_1__hw__pdb__dacintn__bitfields.html">_hw_pdb_dacintn::_hw_pdb_dacintn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1097</div></div>
<div class="ttc" id="struct__hw__pdb_html_a95efa2922bac7bf585014e369bbcff04"><div class="ttname"><a href="struct__hw__pdb.html#a95efa2922bac7bf585014e369bbcff04">_hw_pdb::POEN</a></div><div class="ttdeci">__IO hw_pdb_poen_t POEN</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1317</div></div>
<div class="ttc" id="struct__hw__pdb_html_a42c59d9c9753d9af7e9f333ae64e36c5"><div class="ttname"><a href="struct__hw__pdb.html#a42c59d9c9753d9af7e9f333ae64e36c5">_hw_pdb::CNT</a></div><div class="ttdeci">__I hw_pdb_cnt_t CNT</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1302</div></div>
<div class="ttc" id="struct__hw__pdb_html_a0b64eff3dac33d1d9e4a4b22d2ab792c"><div class="ttname"><a href="struct__hw__pdb.html#a0b64eff3dac33d1d9e4a4b22d2ab792c">_hw_pdb::CHnC1</a></div><div class="ttdeci">__IO hw_pdb_chnc1_t CHnC1</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1305</div></div>
<div class="ttc" id="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields_html_ac30d5823724a438162afaf3cb710cdda"><div class="ttname"><a href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#ac30d5823724a438162afaf3cb710cdda">_hw_pdb_sc::_hw_pdb_sc_bitfields::LDOK</a></div><div class="ttdeci">uint32_t LDOK</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:124</div></div>
<div class="ttc" id="union__hw__pdb__dacintcn_html"><div class="ttname"><a href="union__hw__pdb__dacintcn.html">_hw_pdb_dacintcn</a></div><div class="ttdoc">HW_PDB_DACINTCn - DAC Interval Trigger n Control register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1004</div></div>
<div class="ttc" id="struct__hw__pdb_html_a445262c1560c3741f71dbb256688191a"><div class="ttname"><a href="struct__hw__pdb.html#a445262c1560c3741f71dbb256688191a">_hw_pdb::DACINTn</a></div><div class="ttdeci">__IO hw_pdb_dacintn_t DACINTn</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1314</div></div>
<div class="ttc" id="union__hw__pdb__chndly0_html"><div class="ttname"><a href="union__hw__pdb__chndly0.html">_hw_pdb_chndly0</a></div><div class="ttdoc">HW_PDB_CHnDLY0 - Channel n Delay 0 register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:882</div></div>
<div class="ttc" id="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields_html_a34840d5036a5bae6da343ee29a099c16"><div class="ttname"><a href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a34840d5036a5bae6da343ee29a099c16">_hw_pdb_sc::_hw_pdb_sc_bitfields::PDBEIE</a></div><div class="ttdeci">uint32_t PDBEIE</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:136</div></div>
<div class="ttc" id="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields_html_a997e2b820941be9939324e0fe8640deb"><div class="ttname"><a href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a997e2b820941be9939324e0fe8640deb">_hw_pdb_sc::_hw_pdb_sc_bitfields::RESERVED1</a></div><div class="ttdeci">uint32_t RESERVED1</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:138</div></div>
<div class="ttc" id="union__hw__pdb__sc_html"><div class="ttname"><a href="union__hw__pdb__sc.html">_hw_pdb_sc</a></div><div class="ttdoc">HW_PDB_SC - Status and Control register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:119</div></div>
<div class="ttc" id="struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields_html"><div class="ttname"><a href="struct__hw__pdb__dacintcn_1_1__hw__pdb__dacintcn__bitfields.html">_hw_pdb_dacintcn::_hw_pdb_dacintcn_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1007</div></div>
<div class="ttc" id="struct__hw__pdb_html_af46f675018d92896d7999c03f2849a9a"><div class="ttname"><a href="struct__hw__pdb.html#af46f675018d92896d7999c03f2849a9a">_hw_pdb::IDLY</a></div><div class="ttdeci">__IO hw_pdb_idly_t IDLY</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1303</div></div>
<div class="ttc" id="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields_html_acf729a36d7964081a55b73e95d71c062"><div class="ttname"><a href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#acf729a36d7964081a55b73e95d71c062">_hw_pdb_sc::_hw_pdb_sc_bitfields::TRGSEL</a></div><div class="ttdeci">uint32_t TRGSEL</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:132</div></div>
<div class="ttc" id="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields_html_a944787b0230f8b0c4ba78cb66d7bbc58"><div class="ttname"><a href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a944787b0230f8b0c4ba78cb66d7bbc58">_hw_pdb_sc::_hw_pdb_sc_bitfields::SWTRIG</a></div><div class="ttdeci">uint32_t SWTRIG</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:135</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__pdb_html_a3ebb817d26eb2afe7bf5649d265186f0"><div class="ttname"><a href="struct__hw__pdb.html#a3ebb817d26eb2afe7bf5649d265186f0">_hw_pdb::DACINTCn</a></div><div class="ttdeci">__IO hw_pdb_dacintcn_t DACINTCn</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1313</div></div>
<div class="ttc" id="struct__hw__pdb__cnt_1_1__hw__pdb__cnt__bitfields_html"><div class="ttname"><a href="struct__hw__pdb__cnt_1_1__hw__pdb__cnt__bitfields.html">_hw_pdb_cnt::_hw_pdb_cnt_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:557</div></div>
<div class="ttc" id="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields_html_ae81b37393795ab08d606b18edc27a550"><div class="ttname"><a href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#ae81b37393795ab08d606b18edc27a550">_hw_pdb_sc::_hw_pdb_sc_bitfields::MULT</a></div><div class="ttdeci">uint32_t MULT</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:126</div></div>
<div class="ttc" id="union__hw__pdb__chndly1_html"><div class="ttname"><a href="union__hw__pdb__chndly1.html">_hw_pdb_chndly1</a></div><div class="ttdoc">HW_PDB_CHnDLY1 - Channel n Delay 1 register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:942</div></div>
<div class="ttc" id="struct__hw__pdb__chns_1_1__hw__pdb__chns__bitfields_html"><div class="ttname"><a href="struct__hw__pdb__chns_1_1__hw__pdb__chns__bitfields.html">_hw_pdb_chns::_hw_pdb_chns_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:795</div></div>
<div class="ttc" id="union__hw__pdb__pondly_html"><div class="ttname"><a href="union__hw__pdb__pondly.html">_hw_pdb_pondly</a></div><div class="ttdoc">HW_PDB_POnDLY - Pulse-Out n Delay register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1217</div></div>
<div class="ttc" id="struct__hw__pdb__idly_1_1__hw__pdb__idly__bitfields_html"><div class="ttname"><a href="struct__hw__pdb__idly_1_1__hw__pdb__idly__bitfields.html">_hw_pdb_idly::_hw_pdb_idly_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:604</div></div>
<div class="ttc" id="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields_html_a7ea95cb2d77afa4ac30cc6eb56b69c1e"><div class="ttname"><a href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a7ea95cb2d77afa4ac30cc6eb56b69c1e">_hw_pdb_sc::_hw_pdb_sc_bitfields::LDMOD</a></div><div class="ttdeci">uint32_t LDMOD</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:137</div></div>
<div class="ttc" id="struct__hw__pdb__chnc1_1_1__hw__pdb__chnc1__bitfields_html"><div class="ttname"><a href="struct__hw__pdb__chnc1_1_1__hw__pdb__chnc1__bitfields.html">_hw_pdb_chnc1::_hw_pdb_chnc1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:668</div></div>
<div class="ttc" id="union__hw__pdb__poen_html"><div class="ttname"><a href="union__hw__pdb__poen.html">_hw_pdb_poen</a></div><div class="ttdoc">HW_PDB_POEN - Pulse-Out n Enable register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1156</div></div>
<div class="ttc" id="struct__hw__pdb_html_a85e39451c651f57f7228210e6ed72292"><div class="ttname"><a href="struct__hw__pdb.html#a85e39451c651f57f7228210e6ed72292">_hw_pdb::SC</a></div><div class="ttdeci">__IO hw_pdb_sc_t SC</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1300</div></div>
<div class="ttc" id="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields_html_ac9e0a68cf5e9c23d8601338bca26c923"><div class="ttname"><a href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#ac9e0a68cf5e9c23d8601338bca26c923">_hw_pdb_sc::_hw_pdb_sc_bitfields::CONT</a></div><div class="ttdeci">uint32_t CONT</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:125</div></div>
<div class="ttc" id="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields_html_a128080fee119478363066c8224e25988"><div class="ttname"><a href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a128080fee119478363066c8224e25988">_hw_pdb_sc::_hw_pdb_sc_bitfields::PDBEN</a></div><div class="ttdeci">uint32_t PDBEN</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:131</div></div>
<div class="ttc" id="struct__hw__pdb__chndly0_1_1__hw__pdb__chndly0__bitfields_html"><div class="ttname"><a href="struct__hw__pdb__chndly0_1_1__hw__pdb__chndly0__bitfields.html">_hw_pdb_chndly0::_hw_pdb_chndly0_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:885</div></div>
<div class="ttc" id="struct__hw__pdb__mod_1_1__hw__pdb__mod__bitfields_html"><div class="ttname"><a href="struct__hw__pdb__mod_1_1__hw__pdb__mod__bitfields.html">_hw_pdb_mod::_hw_pdb_mod_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:497</div></div>
<div class="ttc" id="union__hw__pdb__chns_html"><div class="ttname"><a href="union__hw__pdb__chns.html">_hw_pdb_chns</a></div><div class="ttdoc">HW_PDB_CHnS - Channel n Status register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:792</div></div>
<div class="ttc" id="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields_html_a59eefcf322ab773baab7d164bb00cea0"><div class="ttname"><a href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a59eefcf322ab773baab7d164bb00cea0">_hw_pdb_sc::_hw_pdb_sc_bitfields::PDBIF</a></div><div class="ttdeci">uint32_t PDBIF</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:130</div></div>
<div class="ttc" id="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields_html"><div class="ttname"><a href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html">_hw_pdb_sc::_hw_pdb_sc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:122</div></div>
<div class="ttc" id="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields_html_a9c3c5afd7bf4ca2cf28e7bf6a199b1cf"><div class="ttname"><a href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9c3c5afd7bf4ca2cf28e7bf6a199b1cf">_hw_pdb_sc::_hw_pdb_sc_bitfields::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:128</div></div>
<div class="ttc" id="struct__hw__pdb_html_abbe59362e51a6c883afa38ae4066fdde"><div class="ttname"><a href="struct__hw__pdb.html#abbe59362e51a6c883afa38ae4066fdde">_hw_pdb::CHnDLY0</a></div><div class="ttdeci">__IO hw_pdb_chndly0_t CHnDLY0</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1307</div></div>
<div class="ttc" id="union__hw__pdb__dacintn_html"><div class="ttname"><a href="union__hw__pdb__dacintn.html">_hw_pdb_dacintn</a></div><div class="ttdoc">HW_PDB_DACINTn - DAC Interval n register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1094</div></div>
<div class="ttc" id="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields_html_a9433569efe0e466c6697ec0cc531f140"><div class="ttname"><a href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#a9433569efe0e466c6697ec0cc531f140">_hw_pdb_sc::_hw_pdb_sc_bitfields::PRESCALER</a></div><div class="ttdeci">uint32_t PRESCALER</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:133</div></div>
<div class="ttc" id="struct__hw__pdb__chndly1_1_1__hw__pdb__chndly1__bitfields_html"><div class="ttname"><a href="struct__hw__pdb__chndly1_1_1__hw__pdb__chndly1__bitfields.html">_hw_pdb_chndly1::_hw_pdb_chndly1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:945</div></div>
<div class="ttc" id="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields_html_af486c5de7ef0acae09588b7a688f8d3c"><div class="ttname"><a href="struct__hw__pdb__sc_1_1__hw__pdb__sc__bitfields.html#af486c5de7ef0acae09588b7a688f8d3c">_hw_pdb_sc::_hw_pdb_sc_bitfields::DMAEN</a></div><div class="ttdeci">uint32_t DMAEN</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:134</div></div>
<div class="ttc" id="union__hw__pdb__cnt_html"><div class="ttname"><a href="union__hw__pdb__cnt.html">_hw_pdb_cnt</a></div><div class="ttdoc">HW_PDB_CNT - Counter register (RO) </div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:554</div></div>
<div class="ttc" id="union__hw__pdb__mod_html"><div class="ttname"><a href="union__hw__pdb__mod.html">_hw_pdb_mod</a></div><div class="ttdoc">HW_PDB_MOD - Modulus register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:494</div></div>
<div class="ttc" id="union__hw__pdb__idly_html"><div class="ttname"><a href="union__hw__pdb__idly.html">_hw_pdb_idly</a></div><div class="ttdoc">HW_PDB_IDLY - Interrupt Delay register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:601</div></div>
<div class="ttc" id="struct__hw__pdb_html_a4c64a431a28839a76b5bafd3ef5ce6c8"><div class="ttname"><a href="struct__hw__pdb.html#a4c64a431a28839a76b5bafd3ef5ce6c8">_hw_pdb::CHnDLY1</a></div><div class="ttdeci">__IO hw_pdb_chndly1_t CHnDLY1</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1308</div></div>
<div class="ttc" id="struct__hw__pdb_html_ab64651cd96a5aaea89f5ff307e0e3f42"><div class="ttname"><a href="struct__hw__pdb.html#ab64651cd96a5aaea89f5ff307e0e3f42">_hw_pdb::CHnS</a></div><div class="ttdeci">__IO hw_pdb_chns_t CHnS</div><div class="ttdef"><b>Definition:</b> MK64F12_pdb.h:1306</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
