
---------- Begin Simulation Statistics ----------
final_tick                               380235707500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 269173                       # Simulator instruction rate (inst/s)
host_mem_usage                                 843908                       # Number of bytes of host memory used
host_op_rate                                   338604                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   371.51                       # Real time elapsed on the host
host_tick_rate                             1023492653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     125793993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.380236                       # Number of seconds simulated
sim_ticks                                380235707500                       # Number of ticks simulated
system.cpu.Branches                           5058678                       # Number of branches fetched
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     125793993                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    47374248                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        154484                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    17694721                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        442815                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   146030520                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        760471415                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  760471415                       # Number of busy cycles
system.cpu.num_cc_register_reads             26575754                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            36968347                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      3953386                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                    835                       # Number of float alu accesses
system.cpu.num_fp_insts                           835                       # number of float instructions
system.cpu.num_fp_register_reads                 1311                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_func_calls                       69318                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             124882992                       # Number of integer alu accesses
system.cpu.num_int_insts                    124882992                       # number of integer instructions
system.cpu.num_int_register_reads           314740254                       # number of times the integer registers were read
system.cpu.num_int_register_writes          102332038                       # number of times the integer registers were written
system.cpu.num_load_insts                    47374238                       # Number of load instructions
system.cpu.num_mem_refs                      65068958                       # number of memory refs
system.cpu.num_store_insts                   17694720                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               8069700      6.07%      6.07% # Class of executed instruction
system.cpu.op_class::IntAlu                  59683295     44.89%     50.96% # Class of executed instruction
system.cpu.op_class::IntMult                   130946      0.10%     51.06% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatAdd                      21      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAlu                      142      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                      126      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdMisc                     241      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     51.06% # Class of executed instruction
system.cpu.op_class::MemRead                 47374156     35.63%     86.69% # Class of executed instruction
system.cpu.op_class::MemWrite                17694556     13.31%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  82      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                164      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  132953499                       # Class of executed instruction
system.cpu.workload.numSyscalls                    89                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2112351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4290753                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2432516                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          808                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4867595                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            808                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            1032146                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1124450                       # Transaction distribution
system.membus.trans_dist::CleanEvict           987901                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1146256                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1146256                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1032146                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6469155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6469155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6469155                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    211382528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    211382528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               211382528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2178402                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2178402    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2178402                       # Request fanout histogram
system.membus.reqLayer2.occupancy          8819139500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        11488268500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 380235707500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1192146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2549241                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            6                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1996319                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1242933                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1242933                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           521                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1191625                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7301626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7302674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        33728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    246998336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              247032064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2113050                       # Total snoops (count)
system.tol2bus.snoopTraffic                  71964800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4548129                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000178                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013336                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4547320     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    809      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4548129                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3858594500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3651837000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            781500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 380235707500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               256676                       # number of demand (read+write) hits
system.l2.demand_hits::total                   256677                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data              256676                       # number of overall hits
system.l2.overall_hits::total                  256677                       # number of overall hits
system.l2.demand_misses::.cpu.inst                520                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2177882                       # number of demand (read+write) misses
system.l2.demand_misses::total                2178402                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               520                       # number of overall misses
system.l2.overall_misses::.cpu.data           2177882                       # number of overall misses
system.l2.overall_misses::total               2178402                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39575500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 167939583500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     167979159000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39575500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 167939583500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    167979159000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              521                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2434558                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2435079                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             521                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2434558                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2435079                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.998081                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.894570                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.894592                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.998081                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.894570                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.894592                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76106.730769                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77111.424540                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77111.184712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76106.730769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77111.424540                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77111.184712                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1124450                       # number of writebacks
system.l2.writebacks::total                   1124450                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2177882                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2178402                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2177882                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2178402                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     34375500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 146160763500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 146195139000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     34375500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 146160763500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 146195139000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.998081                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.894570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.894592                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.998081                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.894570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.894592                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66106.730769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67111.424540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67111.184712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66106.730769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67111.424540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67111.184712                       # average overall mshr miss latency
system.l2.replacements                        2113050                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1424791                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1424791                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1424791                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1424791                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            6                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                6                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            6                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            6                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          109                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           109                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             96677                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 96677                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1146256                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1146256                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  90290861500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   90290861500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1242933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1242933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.922219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.922219                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78770.241115                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78770.241115                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1146256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1146256                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  78828301500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  78828301500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.922219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.922219                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68770.241115                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68770.241115                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39575500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39575500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.998081                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998081                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76106.730769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76106.730769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          520                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     34375500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34375500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.998081                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998081                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66106.730769                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66106.730769                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        159999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            159999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data      1031626                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1031626                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  77648722000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  77648722000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1191625                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1191625                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.865730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.865730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75268.287151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75268.287151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data      1031626                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1031626                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  67332462000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67332462000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.865730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.865730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65268.287151                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65268.287151                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 380235707500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 61256.583766                       # Cycle average of tags in use
system.l2.tags.total_refs                     4867485                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2178586                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.234240                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.342122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        66.242435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     61164.999209                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000387                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.933304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.934701                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          466                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        59605                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7046180                       # Number of tag accesses
system.l2.tags.data_accesses                  7046180                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 380235707500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      139384448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          139417728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     71964800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        71964800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2177882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2178402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1124450                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1124450                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             87525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         366573799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             366661324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        87525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            87525                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189263656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189263656                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189263656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            87525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        366573799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            555924980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1124450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       520.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2177867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.067747682500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        70119                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        70119                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5502008                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1055647                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2178402                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1124450                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2178402                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1124450                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            136351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            136053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            135910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            135959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            136344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            136504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            136471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            136332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            136381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            136219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           136135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           136015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           135814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           135754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           136166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           135979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             70476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             70257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             70173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             70270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             70287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             70278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             70283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             70273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            70227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            70148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            70223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            70363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70305                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  16480519000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10891935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             57325275250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7565.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26315.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1932346                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1022806                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2178402                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1124450                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2142815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   30731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  70138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  70130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  70291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  70327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  70166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  70121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  70140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  70120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  70178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  70132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       347652                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    608.020250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   433.170170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   373.155268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        53264     15.32%     15.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22291      6.41%     21.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33559      9.65%     31.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19384      5.58%     36.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        61363     17.65%     54.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10720      3.08%     57.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9984      2.87%     60.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8239      2.37%     62.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       128848     37.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       347652                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        70119                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.066259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.566527                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    110.739214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        70102     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           14      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         70119                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        70119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.035882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.033778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.270636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            68880     98.23%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               20      0.03%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1172      1.67%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         70119                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              139416768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                71962880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               139417728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             71964800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       366.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    366.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  380235404500                       # Total gap between requests
system.mem_ctrls.avgGap                     115123.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    139383488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     71962880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 87524.657320617363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366571274.740155756474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189258606.123939573765                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          520                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2177882                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1124450                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13147750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  57312127500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9311579765000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25284.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26315.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8281008.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1240803480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            659495100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7771625820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2934172440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30015329760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     107133211710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      55793070240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       205547708550                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.579710                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 143627393000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12696840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 223911474500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1241453220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            659844240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7782057360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2935299960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30015329760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107981925750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      55078363680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       205694273970                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        540.965170                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 141760662750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12696840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 225778204750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 380235707500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    146029999                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        146029999                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    146029999                       # number of overall hits
system.cpu.icache.overall_hits::total       146029999                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          521                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            521                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          521                       # number of overall misses
system.cpu.icache.overall_misses::total           521                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     40889500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40889500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     40889500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40889500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    146030520                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    146030520                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    146030520                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    146030520                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78482.725528                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78482.725528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78482.725528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78482.725528                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            6                       # number of writebacks
system.cpu.icache.writebacks::total                 6                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          521                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          521                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          521                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          521                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     40368500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40368500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     40368500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40368500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77482.725528                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77482.725528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77482.725528                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77482.725528                       # average overall mshr miss latency
system.cpu.icache.replacements                      6                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    146029999                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       146029999                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          521                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           521                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     40889500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40889500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    146030520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    146030520                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78482.725528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78482.725528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          521                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          521                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     40368500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40368500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77482.725528                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77482.725528                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 380235707500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           420.146379                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           146030520                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               521                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          280288.905950                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   420.146379                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.205150                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.205150                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          515                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          515                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.251465                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         292061561                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        292061561                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 380235707500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 380235707500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 380235707500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 380235707500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 380235707500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 380235707500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 380235707500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     62584313                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         62584313                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     62584313                       # number of overall hits
system.cpu.dcache.overall_hits::total        62584313                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2369022                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2369022                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2434558                       # number of overall misses
system.cpu.dcache.overall_misses::total       2434558                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 170911426500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 170911426500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 170911426500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 170911426500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     64953335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64953335                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     65018871                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     65018871                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.036473                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036473                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.037444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037444                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72144.296887                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72144.296887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70202.240612                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70202.240612                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1265730                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             19658                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.387527                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1424791                       # number of writebacks
system.cpu.dcache.writebacks::total           1424791                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      2369022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2369022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2434558                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2434558                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 168542404500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 168542404500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 174286833889                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 174286833889                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036473                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036473                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.037444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037444                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71144.296887                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71144.296887                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71588.696547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71588.696547                       # average overall mshr miss latency
system.cpu.dcache.replacements                2432510                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     46182623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        46182623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1126089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1126089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  76498122000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76498122000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     47308712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     47308712                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023803                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023803                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67932.571937                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67932.571937                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1126089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1126089                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  75372033000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  75372033000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023803                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023803                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66932.571937                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66932.571937                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16401690                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16401690                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1242933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1242933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  94413304500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  94413304500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     17644623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17644623                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.070443                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.070443                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75960.091574                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75960.091574                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1242933                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1242933                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  93170371500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  93170371500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.070443                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.070443                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74960.091574                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74960.091574                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   5744429389                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5744429389                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87653.036331                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87653.036331                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 380235707500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1945.448328                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            65018871                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2434558                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.706643                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1945.448328                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.949926                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.949926                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1310                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         132472300                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        132472300                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 380235707500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 380235707500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
