// Seed: 1176938748
module module_0 (
    input tri id_0,
    input wor module_0,
    input supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    output wand id_5,
    input tri0 id_6,
    input wor id_7,
    input wor id_8,
    input tri id_9,
    input tri id_10,
    output wand id_11
    , id_27,
    input wand id_12,
    input supply1 id_13,
    output supply0 id_14,
    input wand id_15,
    output wand id_16,
    input wand id_17,
    input supply1 id_18,
    output tri0 id_19,
    output wand id_20,
    output uwire id_21,
    input wand id_22,
    input wand id_23,
    output wire id_24,
    input tri id_25
);
  wire id_28;
  wire id_29;
  wire  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ,  id_72  ,  id_73  ,  id_74  ,  id_75  ,  id_76  ,  id_77  ,  id_78  ;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    output supply1 id_2,
    input logic id_3
    , id_11,
    output wor id_4,
    input tri id_5,
    input uwire id_6,
    input supply1 id_7,
    input wor id_8,
    input wor id_9
    , id_12, id_13
);
  wire id_14;
  assign id_0 = id_5;
  task id_15;
    begin : LABEL_0
      id_15 <= id_3;
    end
  endtask
  module_0 modCall_1 (
      id_8,
      id_6,
      id_9,
      id_6,
      id_9,
      id_4,
      id_7,
      id_5,
      id_1,
      id_5,
      id_9,
      id_2,
      id_7,
      id_8,
      id_4,
      id_1,
      id_4,
      id_7,
      id_9,
      id_0,
      id_2,
      id_2,
      id_7,
      id_1,
      id_0,
      id_9
  );
  assign modCall_1.id_23 = 0;
  wire id_16;
  assign id_11 = 1;
endmodule
