
%%1
@article{BookOfMoore,
    author =        {G. E. Moore},
    title =            {Cramming more components onto integrated circuits},
    journaltitle =    {Electronics},
    volume =        {38},
    number =        {8},
    year =             {1965},
    pages =         {114-117}
}

%%2
@article{TheEndOfMooreTheis,    
    author =        {T. N. Theis and H.-S. P. Wong},
    title =            {The End of Moore's Law: A New Beginning for Information Technology},
    journaltitle =    {Computing in Science and Engineering Magazine},
    volume =        {19},
    number =        {2},
    year =             {2017},
    pages =         {41-50}
}

%%3
@article{SmallDimensionMosfets,    
    author =        {R. Dennard and V. L. Rideout and E. Bassous and A. R. LeBlanc},
    title =            {Design of ion-implanted MOSFET's with very small physical dimensions},
    journaltitle =    {IEEE Journal of Solid-State Circuits},
    volume =        {9},
    number =        {5},
    year =             {1974},
    pages =         {256-268}
}

%%4
@article{ReviewOfDennard,    
    author =        {M. Bohr},
    title =            {A 30 Year Retrospective on Dennard's MOSFET Scaling Paper},
    journaltitle =    {IEEE Solid-State-Circuits Society},
    volume =        {12},
    number =        {1},
    year =             {2007},
    pages =         {11-13}
}



%%5
@incollection{MinEnergyInComputing, 
    author = {Victor Zhirnov and Ralph Cavin and Luca Gammaitoni}, 
    title = {Minimum Energy of Computing, Fundamental Considerations}, 
    booktitle = {ICT - Energy - Concepts Towards Zero}, 
    publisher = {IntechOpen}, 
    address = {Rijeka}, 
    year = {2014}, 
    editor = {Giorgos Fagas and Luca Gammaitoni and Douglas Paul and Gabriel Abadal Berini}, 
    chapter = {7}, 
    doi = {10.5772/57346}, 
    url = {https://doi.org/10.5772/57346}
}

%%6
@inbook{Interconnects,
    author =     {X. Qi and R. W. Dutton}, 
    title =     {Interconnect Parasitic Extraction of Resistance, Capacitance, and Inductance}, 
    booktitle = {Interconnect Technology and Design for Gigascale Integration}, 
    publisher = {Springer}, 
    address =     {Boston, MA}, 
    year =         {2003}, 
    pages =     {67-109}
}

%%7
@inproceedings{InefficiencyInGeneralPurposeChips,
    author        = {R. Hameed and W. Qadeer and M. Wachs and O. Azizi and 
                        A. Solomatnikov and B. C. Lee and S. Richardson and
                        C. Kozyrakis and M. Horowitz},
    title         = {Understanding Sources of Inefficiency in General-Purpose Chips},
    eventtitle    = {37th Annual International Symposium on Computer Architecture},
    location      = {Saint-Malo},
    year          = {2010}
}

%%8
@book{DarkSideOfSilicon,
    author        = {A. M. Rahmani and P. Liljeberg and A. Hemani and A. Jantsch and H. Tenhunen},
    title         = {The Dark Side of Silicon},
    publisher     = {Springer},
    location      = {Stockholm},
    year          = {2017}
}




%%9
@article{TheFourHorsemen,    
    author =        {M. B. Taylor},
    title =            {A Landscape of the New Dark Silicon Design Regime},
    journaltitle =    {IEEE Micro},
    volume =        {33},
    number =        {5},
    year =             {2013},
    pages =         {8-19}
}


%%11
@article{ComputationalSprinting,    
    author =        {A. Raghavan and L. Emurian and L. Shao and M. Papaefthymiou and 
                        K. P. Pipe and T. F. Wenisch and M. M. K. Martin},
    title =            {Utilizing Dark Silicon to Save Energy with Computation Sprinting},
    journaltitle =    {IEEE Micro},
    volume =        {33},
    number =        {5},
    pages =         {20-28},
    year =             {2013}
}

%%10
@inproceedings{DVS,
	author        = {C. T. Chow and L. S. M. Tsui and P. H. W. Leong and W. Luk and S. J. E. Wilton},
	title         = {Dynamic Voltage Scaling for Commercial FPGAs},
	eventtitle    = {IEEE International Conference on Field-Programmable Technology},
	location      = {Singapore},
	year          = {2005}
}

%%12
@article{EndOfMooresLawWilliams,    
    author =        {R. S. Williams},
    title =            {What next? The end of Moore's Law},
    journaltitle =    {Computing in Science and Engineering},
    volume =        {19},
    number =        {2},
    pages =         {7-13},
    year =             {2017}
}



%%14
@inbook{SiLagoSolution,
    author =     {A. Hemani and N. Farahini and S. M. A. H. Jafri and H. Sohofi and S. Li}, 
    title =     {The SiLago Solution: Architecture and Design}, 
    booktitle = {The Dark Side of Silicon}, 
    publisher = {Springer}, 
    address =     {Stockholm}, 
    year =         {2017}, 
    pages =     {47-94}
}

%%15
@inproceedings{DynamicDirectories,
    author        = {A. Das and M. Schuchhardt and N. Hardavellas and G. Memik and A. Choudhary},
    title         = {Dynamic Directories: A mechanism for reducing on-chip interconnect power in multicores},
    eventtitle    = {Design, Automation and Test in Europe Conference and Exhibition},
    location      = {Dresden},
    year          = {2012}
}

%%16
@inbook{CPUScheduling,
    author        = {A. Silberschatz and G. Gagne and P. B. Galvin},
    title         = {CPU Scheduling},
    booktitle      = {Operating System Concepts},
    publisher     = {John Wiley and Sons, Inc},
    address          = {Hoboken},
    pages          = {261-314},
    year          = {2013}
}






%%13
@inbook{HeterogenousCoreDesign,
	author =     {S. Garg and Y. Turakhia and D. Marculescu}, 
	title =     {Heterogeneous Dark Silicon Chip Multi-Processors: Design and Run-Time Management}, 
	booktitle = {The Dark Side of Silicon}, 
	publisher = {Springer}, 
	address =     {Stockholm}, 
	year =         {2017}, 
	pages =     {95-122}
}

@inproceedings{HotspotsInDie,
	author =	{Wang, Jian and Hu, Fu-Yuan},
	editor = 	{Chen, Ran},
	title =		{Thermal Hotspots in CPU Die and It's Future Architecture},
	booktitle =	{Intelligent Computing and Information Science},
	year =		{2011},
	publisher = {Springer Berlin Heidelberg},
	address =	{Berlin, Heidelberg},
	pages =		{180--185},
	abstract =	{Owing to the increasing core frequency and chip integration and the limited die dimension, the power densities in CPU chip have been increasing fastly. The high temperature on chip resulted by power densities threats the processor's performance and chip's reliability. This paper analyzed the thermal hotspots in die and their properties. A new architecture of function units in die ---- hot units distributed architecture is suggested to cope with the problems of high power densities for future processor chip.},
	isbn =		{978-3-642-18129-0}
}

@article{Bar-CohenAvram2012Tmoo,
	issn = {0022-1481},
	journal = {Journal of Heat Transfer},
	pages = {051017--1-051017-11},
	volume = {134},
	publisher = {American Society of Mechanical Engineers},
	number = {5},
	year = {2012},
	title = {Thermal management of on-chip hot spot.(Report)},
	language = {English},
	author = {Bar-Cohen, Avram and Peng Wang},
	keywords = {Complementary Metal Oxide Semiconductors -- Technology Application ; Cooling Systems -- Innovations ; Electrical Resistance -- Measurement ; Fourier Transforms -- Usage ; Integrated Circuits -- Usage},
}

%%17
@inproceedings{ThermalAwareDesign,    
	author =        {B. Khaleghi and R. T. S.},
	title =            {Thermal-Aware Design and Flow for FPGA Performance Improvement},
	eventtitle =    {Design, Automation and Test in Europe Conference and Exhibition},
	location      = {Florence},
	year          = {2019}
}



%%18
@inproceedings{ThermalSafePower,
    author        = {S. Pagani and H. Khdr and W. Munawar and J.-J. Chen and M. Shafique and M. Li and J. Henkel},
    title         = {TSP: thermal safe power: efficient power budgetting for many-core systems in dark silicon},
    eventtitle    = {International Conference on hardware/software codesign and system synthesis},
    location      = {New Delhi},
    year          = {2014}
}








@manual{riscvUnprivIsa,
  title         = {The RISC-V Instruction Set Manual Volume I: Unpriviledged ISA},
  organization  = {University of California, Berkeley},
  year          = {2019}
}

@manual{riscvPrivIsa,
  title         = {The RISC-V Instruction Set Manual Volume II: Priviledged ISA},
  organization  = {University of California, Berkeley},
  year          = {2019}
}





@online{riscvCores,
  author        = {RISC-V International},
  title         = {RISC-V Cores},
  url           = {https://riscv.org/risc-v-cores/},
  year          = {2020}
}

%%19
@thesis{SchedulingDarkSilicon,
	author        = {A. Tomlinson},
	title         = {Scheduling Dark Silicon},
	institution   = {University of Woolongong},
	type          = {B. Eng. Thesis},
	location      = {Woolongong},
	year          = {2015}
}

%%20
@thesis{EnergyEfficientScheduling,
	author        = {J. Sankalp},
	title         = {Energy-efficient Scheduling for Heterogeneous Servers in the Dark Silicon Era},
	institution   = {Arizona State University},
	type          = {B. Eng. Thesis},
	location      = {Tempe},
	year          = {2015}
}



%%21
@online{WarpBoardOverview,
	author        = {Rice University Centre for Multimedia Communications},
	title         = {WARP FPGA Board Overview},
	institution   = {Rice University Center for Multimedia Communications},
	location      = {Houston, Texas},
	url           = {https://warpproject.org/trac/wiki/HardwareUsersGuides/FPGABoard_v2.2.},
	year          = {2009}
}

%%22
@article{DarkSiliconAndFutureSOC,    
	author =        {A. R. Hurson and Sarbazi-Azad},
	title =         {Dark Silicon and Future On-chip Systems},
	journaltitle =  {Advances in Computers},
	volume =        {110},
	pages =         {1-294},
	year =             {2018}
}

@misc{ShinJun2015TDfS,
	isbn = 		{978-1-321-85476-3},
	year = 		{2015},
	title = 	{Temperature-Aware Design for SoCs using Thermal Gradient Analysis},
	language = 	{eng},
	author = 	{Shin, Jun},
	keywords = 	{Computer Engineering ; Electrical Engineering ; Computer Science ; Computer Engineering ; Electrical Engineering ; Computer Science ; Applied Sciences ; Computer Vision ; Image Processing ; Interconnect Routing ; Temperature ; Thermal Profile ; Thermal Sensors},
	url = 		{http://search.proquest.com/docview/1699285925/},
}


@article{LiMengquan2018CTOf,
	issn = 		{0278-0070},
	journal = 	{IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
	pages = 	{941--953},
	volume = 	{37},
	publisher = {IEEE},
	number = 	{5},
	year = 		{2018},
	title = 	{Chip Temperature Optimization for Dark Silicon Many-Core Systems},
	language = 	{eng},
	author = 	{Li, Mengquan and Liu, Weichen and Yang, Lei and Chen, Peng and Chen, Chao},
	keywords = 	{Silicon ; Computational Modeling ; Optimization ; Integrated Circuit Modeling ; Predictive Models ; Temperature Distribution ; System Performance ; Chip Temperature Optimization ; Dark Silicon ; Mixed Integer Linear Programming (Milp) Model ; Thermal Model ; Engineering},
}

