{
    "name": "Taiga",
    "folder": "Taiga",
    "sim_files": [
        "test_benches/axi_mem_sim.sv",
        "test_benches/sim_mem.sv",
        "test_benches/taiga_tb.sv",
        "test_benches/unit_test_benches/alu_unit_tb.sv",
        "test_benches/unit_test_benches/div_unit_tb.sv",
        "test_benches/unit_test_benches/mul_unit_tb.sv",
        "test_benches/verilator/taiga_sim.sv",
        "test_benches/verilator/AXI_DDR_simulation/axi_l2_test.sv"
    ],
    "files": [
        "examples/zedboard/scripts/design_1_wrapper.v",
        "core/addr_hash.sv",
        "core/alu_unit.sv",
        "core/amo_alu.sv",
        "core/avalon_master.sv",
        "core/axi_master.sv",
        "core/axi_to_arb.sv",
        "core/barrel_shifter.sv",
        "core/binary_occupancy.sv",
        "core/branch_comparator.sv",
        "core/branch_predictor.sv",
        "core/branch_predictor_ram.sv",
        "core/branch_unit.sv",
        "core/byte_en_BRAM.sv",
        "core/clz.sv",
        "core/csr_types.sv",
        "core/csr_unit.sv",
        "core/cycler.sv",
        "core/dbram.sv",
        "core/dcache.sv",
        "core/ddata_bank.sv",
        "core/decode_and_issue.sv",
        "core/div_core.sv",
        "core/div_unit.sv",
        "core/dtag_banks.sv",
        "core/external_interfaces.sv",
        "core/fetch.sv",
        "core/gc_unit.sv",
        "core/ibram.sv",
        "core/icache.sv",
        "core/illegal_instruction_checker.sv",
        "core/instruction_metadata_and_id_management.sv",
        "core/interfaces.sv",
        "core/itag_banks.sv",
        "core/l1_arbiter.sv",
        "core/lfsr.sv",
        "core/load_queue.sv",
        "core/load_store_queue.sv",
        "core/load_store_unit.sv",
        "core/mmu.sv",
        "core/mul_unit.sv",
        "core/one_hot_occupancy.sv",
        "core/one_hot_to_integer.sv",
        "core/placer_randomizer.sv",
        "core/priority_encoder.sv",
        "core/ras.sv",
        "core/reg_inuse.sv",
        "core/register_bank.sv",
        "core/register_file.sv",
        "core/register_free_list.sv",
        "core/renamer.sv",
        "core/riscv_types.sv",
        "core/set_clr_reg_with_rst.sv",
        "core/shift_counter.sv",
        "core/store_queue.sv",
        "core/tag_bank.sv",
        "core/taiga.sv",
        "core/taiga_config.sv",
        "core/taiga_fifo.sv",
        "core/taiga_types.sv",
        "core/tlb_lut_ram.sv",
        "core/toggle_memory.sv",
        "core/toggle_memory_set.sv",
        "core/wishbone_master.sv",
        "core/writeback.sv",
        "core/intel/intel_byte_enable_ram.sv",
        "core/lutrams/lutram_1w_1r.sv",
        "core/lutrams/lutram_1w_mr.sv",
        "core/xilinx/taiga_wrapper_xilinx.sv",
        "core/xilinx/xilinx_byte_enable_ram.sv",
        "debug_module/debug_cfg_types.sv",
        "debug_module/debug_interfaces.sv",
        "debug_module/debug_module.sv",
        "debug_module/jtag_module.sv",
        "debug_module/jtag_register.sv",
        "debug_module/jtag_registers.sv",
        "examples/zedboard/taiga_wrapper.sv",
        "formal/interfaces/axi4_basic_props.sv",
        "formal/models/taiga_fbm.sv",
        "formal/models/taiga_formal_wrapper.sv",
        "l2_arbiter/l2_arbiter.sv",
        "l2_arbiter/l2_config_and_types.sv",
        "l2_arbiter/l2_external_interfaces.sv",
        "l2_arbiter/l2_fifo.sv",
        "l2_arbiter/l2_interfaces.sv",
        "l2_arbiter/l2_reservation_logic.sv",
        "l2_arbiter/l2_round_robin.sv",
        "local_memory/local_mem.sv",
        "local_memory/local_memory_interface.sv"
    ],
    "include_dirs": [],
    "repository": "https://gitlab.com/sfu-rcl/Taiga",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2012",
    "modules": [
        {
            "module": "design_1_wrapper",
            "file": "examples/zedboard/scripts/design_1_wrapper.v"
        },
        {
            "module": "addr_hash",
            "file": "core/addr_hash.sv"
        },
        {
            "module": "alu_unit",
            "file": "core/alu_unit.sv"
        },
        {
            "module": "amo_alu",
            "file": "core/amo_alu.sv"
        },
        {
            "module": "avalon_master",
            "file": "core/avalon_master.sv"
        },
        {
            "module": "axi_master",
            "file": "core/axi_master.sv"
        },
        {
            "module": "axi_to_arb",
            "file": "core/axi_to_arb.sv"
        },
        {
            "module": "barrel_shifter",
            "file": "core/barrel_shifter.sv"
        },
        {
            "module": "binary_occupancy",
            "file": "core/binary_occupancy.sv"
        },
        {
            "module": "branch_comparator",
            "file": "core/branch_comparator.sv"
        },
        {
            "module": "branch_predictor",
            "file": "core/branch_predictor.sv"
        },
        {
            "module": "branch_predictor_ram",
            "file": "core/branch_predictor_ram.sv"
        },
        {
            "module": "branch_unit",
            "file": "core/branch_unit.sv"
        },
        {
            "module": "byte_en_BRAM",
            "file": "core/byte_en_BRAM.sv"
        },
        {
            "module": "clz",
            "file": "core/clz.sv"
        },
        {
            "module": "csr_unit",
            "file": "core/csr_unit.sv"
        },
        {
            "module": "cycler",
            "file": "core/cycler.sv"
        },
        {
            "module": "dbram",
            "file": "core/dbram.sv"
        },
        {
            "module": "dcache",
            "file": "core/dcache.sv"
        },
        {
            "module": "ddata_bank",
            "file": "core/ddata_bank.sv"
        },
        {
            "module": "decode_and_issue",
            "file": "core/decode_and_issue.sv"
        },
        {
            "module": "div_core",
            "file": "core/div_core.sv"
        },
        {
            "module": "div_unit",
            "file": "core/div_unit.sv"
        },
        {
            "module": "dtag_banks",
            "file": "core/dtag_banks.sv"
        },
        {
            "module": "fetch",
            "file": "core/fetch.sv"
        },
        {
            "module": "gc_unit",
            "file": "core/gc_unit.sv"
        },
        {
            "module": "ibram",
            "file": "core/ibram.sv"
        },
        {
            "module": "icache",
            "file": "core/icache.sv"
        },
        {
            "module": "illegal_instruction_checker",
            "file": "core/illegal_instruction_checker.sv"
        },
        {
            "module": "instruction_metadata_and_id_management",
            "file": "core/instruction_metadata_and_id_management.sv"
        },
        {
            "module": "itag_banks",
            "file": "core/itag_banks.sv"
        },
        {
            "module": "l1_arbiter",
            "file": "core/l1_arbiter.sv"
        },
        {
            "module": "lfsr",
            "file": "core/lfsr.sv"
        },
        {
            "module": "load_queue",
            "file": "core/load_queue.sv"
        },
        {
            "module": "load_store_queue",
            "file": "core/load_store_queue.sv"
        },
        {
            "module": "load_store_unit",
            "file": "core/load_store_unit.sv"
        },
        {
            "module": "mmu",
            "file": "core/mmu.sv"
        },
        {
            "module": "mul_unit",
            "file": "core/mul_unit.sv"
        },
        {
            "module": "one_hot_occupancy",
            "file": "core/one_hot_occupancy.sv"
        },
        {
            "module": "requires",
            "file": "core/one_hot_to_integer.sv"
        },
        {
            "module": "one_hot_to_integer",
            "file": "core/one_hot_to_integer.sv"
        },
        {
            "module": "placer_randomizer",
            "file": "core/placer_randomizer.sv"
        },
        {
            "module": "priority_encoder",
            "file": "core/priority_encoder.sv"
        },
        {
            "module": "ras",
            "file": "core/ras.sv"
        },
        {
            "module": "reg_inuse",
            "file": "core/reg_inuse.sv"
        },
        {
            "module": "register_bank",
            "file": "core/register_bank.sv"
        },
        {
            "module": "register_file",
            "file": "core/register_file.sv"
        },
        {
            "module": "as",
            "file": "core/register_file.sv"
        },
        {
            "module": "register_free_list",
            "file": "core/register_free_list.sv"
        },
        {
            "module": "renamer",
            "file": "core/renamer.sv"
        },
        {
            "module": "set_clr_reg_with_rst",
            "file": "core/set_clr_reg_with_rst.sv"
        },
        {
            "module": "shift_counter",
            "file": "core/shift_counter.sv"
        },
        {
            "module": "store_queue",
            "file": "core/store_queue.sv"
        },
        {
            "module": "tag_bank",
            "file": "core/tag_bank.sv"
        },
        {
            "module": "taiga",
            "file": "core/taiga.sv"
        },
        {
            "module": "taiga_fifo",
            "file": "core/taiga_fifo.sv"
        },
        {
            "module": "tlb_lut_ram",
            "file": "core/tlb_lut_ram.sv"
        },
        {
            "module": "toggle_memory",
            "file": "core/toggle_memory.sv"
        },
        {
            "module": "toggle_memory_set",
            "file": "core/toggle_memory_set.sv"
        },
        {
            "module": "wishbone_master",
            "file": "core/wishbone_master.sv"
        },
        {
            "module": "writeback",
            "file": "core/writeback.sv"
        },
        {
            "module": "intel_byte_enable_ram",
            "file": "core/intel/intel_byte_enable_ram.sv"
        },
        {
            "module": "lutram_1w_1r",
            "file": "core/lutrams/lutram_1w_1r.sv"
        },
        {
            "module": "lutram_1w_mr",
            "file": "core/lutrams/lutram_1w_mr.sv"
        },
        {
            "module": "taiga_wrapper_xilinx",
            "file": "core/xilinx/taiga_wrapper_xilinx.sv"
        },
        {
            "module": "xilinx_byte_enable_ram",
            "file": "core/xilinx/xilinx_byte_enable_ram.sv"
        },
        {
            "module": "debug_module",
            "file": "debug_module/debug_module.sv"
        },
        {
            "module": "jtag_module",
            "file": "debug_module/jtag_module.sv"
        },
        {
            "module": "jtag_register",
            "file": "debug_module/jtag_register.sv"
        },
        {
            "module": "jtag_registers",
            "file": "debug_module/jtag_registers.sv"
        },
        {
            "module": "taiga_wrapper",
            "file": "examples/zedboard/taiga_wrapper.sv"
        },
        {
            "module": "axi4_basic_props",
            "file": "formal/interfaces/axi4_basic_props.sv"
        },
        {
            "module": "taiga_fbm",
            "file": "formal/models/taiga_fbm.sv"
        },
        {
            "module": "taiga_formal_wrapper",
            "file": "formal/models/taiga_formal_wrapper.sv"
        },
        {
            "module": "l2_arbiter",
            "file": "l2_arbiter/l2_arbiter.sv"
        },
        {
            "module": "l2_fifo",
            "file": "l2_arbiter/l2_fifo.sv"
        },
        {
            "module": "l2_reservation_logic",
            "file": "l2_arbiter/l2_reservation_logic.sv"
        },
        {
            "module": "l2_round_robin",
            "file": "l2_arbiter/l2_round_robin.sv"
        },
        {
            "module": "local_mem",
            "file": "local_memory/local_mem.sv"
        },
        {
            "module": "axi_mem_sim",
            "file": "test_benches/axi_mem_sim.sv"
        },
        {
            "module": "taiga_tb",
            "file": "test_benches/taiga_tb.sv"
        },
        {
            "module": "alu_unit_tb",
            "file": "test_benches/unit_test_benches/alu_unit_tb.sv"
        },
        {
            "module": "div_unit_tb",
            "file": "test_benches/unit_test_benches/div_unit_tb.sv"
        },
        {
            "module": "mul_unit_tb",
            "file": "test_benches/unit_test_benches/mul_unit_tb.sv"
        },
        {
            "module": "taiga_sim",
            "file": "test_benches/verilator/taiga_sim.sv"
        },
        {
            "module": "axi_l2_test",
            "file": "test_benches/verilator/AXI_DDR_simulation/axi_l2_test.sv"
        }
    ],
    "module_graph": {
        "design_1_wrapper": [],
        "addr_hash": [
            "load_store_queue"
        ],
        "alu_unit": [
            "taiga",
            "alu_unit_tb"
        ],
        "amo_alu": [],
        "avalon_master": [],
        "axi_master": [],
        "axi_to_arb": [
            "taiga_wrapper",
            "taiga_tb",
            "taiga_sim",
            "axi_l2_test"
        ],
        "barrel_shifter": [],
        "binary_occupancy": [],
        "branch_comparator": [
            "branch_unit"
        ],
        "branch_predictor": [
            "taiga"
        ],
        "branch_predictor_ram": [],
        "branch_unit": [
            "taiga"
        ],
        "byte_en_BRAM": [
            "ddata_bank",
            "taiga_wrapper",
            "local_mem"
        ],
        "clz": [
            "div_unit"
        ],
        "csr_unit": [
            "taiga"
        ],
        "cycler": [
            "branch_predictor",
            "tlb_lut_ram"
        ],
        "dbram": [
            "load_store_unit"
        ],
        "dcache": [
            "load_store_unit"
        ],
        "ddata_bank": [],
        "decode_and_issue": [
            "taiga"
        ],
        "div_core": [],
        "div_unit": [
            "div_unit_tb"
        ],
        "dtag_banks": [],
        "fetch": [
            "taiga"
        ],
        "gc_unit": [
            "taiga"
        ],
        "ibram": [
            "fetch"
        ],
        "icache": [
            "fetch"
        ],
        "illegal_instruction_checker": [],
        "instruction_metadata_and_id_management": [
            "taiga"
        ],
        "itag_banks": [
            "icache"
        ],
        "l1_arbiter": [],
        "lfsr": [
            "taiga_fifo",
            "taiga_fifo"
        ],
        "load_queue": [
            "load_store_queue"
        ],
        "load_store_queue": [],
        "load_store_unit": [
            "taiga"
        ],
        "mmu": [
            "taiga",
            "taiga"
        ],
        "mul_unit": [
            "mul_unit_tb"
        ],
        "one_hot_occupancy": [],
        "requires": [],
        "one_hot_to_integer": [
            "dcache",
            "dcache",
            "fetch",
            "load_store_unit"
        ],
        "placer_randomizer": [],
        "priority_encoder": [
            "l1_arbiter"
        ],
        "ras": [
            "taiga"
        ],
        "reg_inuse": [],
        "register_bank": [],
        "register_file": [
            "taiga"
        ],
        "as": [],
        "register_free_list": [
            "renamer"
        ],
        "renamer": [
            "taiga"
        ],
        "set_clr_reg_with_rst": [
            "axi_master",
            "branch_unit",
            "decode_and_issue",
            "div_unit"
        ],
        "shift_counter": [],
        "store_queue": [],
        "tag_bank": [
            "dtag_banks"
        ],
        "taiga": [
            "taiga_wrapper_xilinx",
            "taiga_wrapper",
            "taiga_formal_wrapper",
            "taiga_tb",
            "taiga_sim"
        ],
        "taiga_fifo": [
            "fetch",
            "load_queue",
            "load_store_unit",
            "l2_arbiter",
            "l2_arbiter",
            "l2_arbiter",
            "l2_arbiter"
        ],
        "tlb_lut_ram": [],
        "toggle_memory": [],
        "toggle_memory_set": [
            "register_file"
        ],
        "wishbone_master": [],
        "writeback": [
            "taiga"
        ],
        "intel_byte_enable_ram": [
            "byte_en_BRAM"
        ],
        "lutram_1w_1r": [
            "taiga_fifo"
        ],
        "lutram_1w_mr": [],
        "taiga_wrapper_xilinx": [],
        "xilinx_byte_enable_ram": [],
        "debug_module": [],
        "jtag_module": [],
        "jtag_register": [
            "jtag_register",
            "jtag_registers",
            "jtag_registers"
        ],
        "jtag_registers": [
            "jtag_module"
        ],
        "taiga_wrapper": [],
        "axi4_basic_props": [
            "taiga_fbm"
        ],
        "taiga_fbm": [
            "taiga_formal_wrapper"
        ],
        "taiga_formal_wrapper": [],
        "l2_arbiter": [
            "taiga_tb",
            "taiga_sim",
            "axi_l2_test"
        ],
        "l2_fifo": [],
        "l2_reservation_logic": [
            "l2_arbiter"
        ],
        "l2_round_robin": [
            "l2_arbiter"
        ],
        "local_mem": [],
        "axi_mem_sim": [
            "taiga_tb"
        ],
        "taiga_tb": [],
        "alu_unit_tb": [],
        "div_unit_tb": [],
        "mul_unit_tb": [],
        "taiga_sim": [],
        "axi_l2_test": []
    },
    "module_graph_inverse": {
        "design_1_wrapper": [],
        "addr_hash": [],
        "alu_unit": [],
        "amo_alu": [],
        "avalon_master": [],
        "axi_master": [
            "set_clr_reg_with_rst"
        ],
        "axi_to_arb": [],
        "barrel_shifter": [],
        "binary_occupancy": [],
        "branch_comparator": [],
        "branch_predictor": [
            "cycler"
        ],
        "branch_predictor_ram": [],
        "branch_unit": [
            "set_clr_reg_with_rst",
            "branch_comparator"
        ],
        "byte_en_BRAM": [
            "intel_byte_enable_ram"
        ],
        "clz": [],
        "csr_unit": [],
        "cycler": [],
        "dbram": [],
        "dcache": [
            "one_hot_to_integer",
            "one_hot_to_integer"
        ],
        "ddata_bank": [
            "byte_en_BRAM"
        ],
        "decode_and_issue": [
            "set_clr_reg_with_rst"
        ],
        "div_core": [],
        "div_unit": [
            "clz",
            "set_clr_reg_with_rst"
        ],
        "dtag_banks": [
            "tag_bank"
        ],
        "fetch": [
            "one_hot_to_integer",
            "taiga_fifo",
            "ibram",
            "icache"
        ],
        "gc_unit": [],
        "ibram": [],
        "icache": [
            "itag_banks"
        ],
        "illegal_instruction_checker": [],
        "instruction_metadata_and_id_management": [],
        "itag_banks": [],
        "l1_arbiter": [
            "priority_encoder"
        ],
        "lfsr": [],
        "load_queue": [
            "taiga_fifo"
        ],
        "load_store_queue": [
            "addr_hash",
            "load_queue"
        ],
        "load_store_unit": [
            "one_hot_to_integer",
            "taiga_fifo",
            "dbram",
            "dcache"
        ],
        "mmu": [],
        "mul_unit": [],
        "one_hot_occupancy": [],
        "requires": [],
        "one_hot_to_integer": [],
        "placer_randomizer": [],
        "priority_encoder": [],
        "ras": [],
        "reg_inuse": [],
        "register_bank": [],
        "register_file": [
            "toggle_memory_set"
        ],
        "as": [],
        "register_free_list": [],
        "renamer": [
            "register_free_list"
        ],
        "set_clr_reg_with_rst": [],
        "shift_counter": [],
        "store_queue": [],
        "tag_bank": [],
        "taiga": [
            "instruction_metadata_and_id_management",
            "fetch",
            "branch_predictor",
            "ras",
            "mmu",
            "renamer",
            "decode_and_issue",
            "register_file",
            "branch_unit",
            "alu_unit",
            "load_store_unit",
            "mmu",
            "csr_unit",
            "gc_unit",
            "writeback"
        ],
        "taiga_fifo": [
            "lfsr",
            "lfsr",
            "lutram_1w_1r"
        ],
        "tlb_lut_ram": [
            "cycler"
        ],
        "toggle_memory": [],
        "toggle_memory_set": [],
        "wishbone_master": [],
        "writeback": [],
        "intel_byte_enable_ram": [],
        "lutram_1w_1r": [],
        "lutram_1w_mr": [],
        "taiga_wrapper_xilinx": [
            "taiga"
        ],
        "xilinx_byte_enable_ram": [],
        "debug_module": [],
        "jtag_module": [
            "jtag_registers"
        ],
        "jtag_register": [
            "jtag_register"
        ],
        "jtag_registers": [
            "jtag_register",
            "jtag_register"
        ],
        "taiga_wrapper": [
            "taiga",
            "axi_to_arb",
            "byte_en_BRAM"
        ],
        "axi4_basic_props": [],
        "taiga_fbm": [
            "axi4_basic_props"
        ],
        "taiga_formal_wrapper": [
            "taiga",
            "taiga_fbm"
        ],
        "l2_arbiter": [
            "l2_round_robin",
            "taiga_fifo",
            "l2_reservation_logic",
            "taiga_fifo",
            "taiga_fifo",
            "taiga_fifo"
        ],
        "l2_fifo": [],
        "l2_reservation_logic": [],
        "l2_round_robin": [],
        "local_mem": [
            "byte_en_BRAM"
        ],
        "axi_mem_sim": [],
        "taiga_tb": [
            "taiga",
            "l2_arbiter",
            "axi_to_arb",
            "axi_mem_sim"
        ],
        "alu_unit_tb": [
            "alu_unit"
        ],
        "div_unit_tb": [
            "div_unit"
        ],
        "mul_unit_tb": [
            "mul_unit"
        ],
        "taiga_sim": [
            "axi_to_arb",
            "l2_arbiter",
            "taiga"
        ],
        "axi_l2_test": [
            "axi_to_arb",
            "l2_arbiter"
        ]
    }
}