-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in0_V_TDATA : IN STD_LOGIC_VECTOR (399 downto 0);
    in0_V_TVALID : IN STD_LOGIC;
    in0_V_TREADY : OUT STD_LOGIC;
    out_V_TDATA : OUT STD_LOGIC_VECTOR (399 downto 0);
    out_V_TVALID : OUT STD_LOGIC;
    out_V_TREADY : IN STD_LOGIC );
end;


architecture behav of StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal yp_2_fu_1163_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal yp_2_reg_1269 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln155_fu_1175_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln155_reg_1277 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal select_ln155_fu_1187_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln155_reg_1282 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln155_fu_1169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln156_fu_1249_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln156_reg_1537 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_load_reg_1542 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal buf_V_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_1_load_reg_1547 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_2_load_reg_1552 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_3_load_reg_1557 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_4_load_reg_1562 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_5_load_reg_1567 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_6_load_reg_1572 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_7_load_reg_1577 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_8_load_reg_1582 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_9_load_reg_1587 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_10_load_reg_1592 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_11_load_reg_1597 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_12_load_reg_1602 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_13_load_reg_1607 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_14_load_reg_1612 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_15_load_reg_1617 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_16_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_16_load_reg_1622 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_17_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_17_load_reg_1627 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_18_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_18_load_reg_1632 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_19_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_19_load_reg_1637 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_20_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_20_load_reg_1642 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_21_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_21_load_reg_1647 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_22_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_22_load_reg_1652 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_23_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_23_load_reg_1657 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_24_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_24_load_reg_1662 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_25_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_25_load_reg_1667 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_26_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_26_load_reg_1672 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_27_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_27_load_reg_1677 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_28_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_28_load_reg_1682 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_29_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_29_load_reg_1687 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_30_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_30_load_reg_1692 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_31_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_31_load_reg_1697 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_32_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_32_load_reg_1702 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_33_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_33_load_reg_1707 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_34_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_34_load_reg_1712 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_35_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_35_load_reg_1717 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_36_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_36_load_reg_1722 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_37_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_37_load_reg_1727 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_38_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_38_load_reg_1732 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_39_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_39_load_reg_1737 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_40_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_40_load_reg_1742 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_41_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_41_load_reg_1747 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_42_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_42_load_reg_1752 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_43_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_43_load_reg_1757 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_44_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_44_load_reg_1762 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_45_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_45_load_reg_1767 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_46_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_46_load_reg_1772 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_47_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_47_load_reg_1777 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_48_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_48_load_reg_1782 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_49_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_49_load_reg_1787 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_ce0 : STD_LOGIC;
    signal buf_V_we0 : STD_LOGIC;
    signal buf_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_1_ce0 : STD_LOGIC;
    signal buf_V_1_we0 : STD_LOGIC;
    signal buf_V_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_2_ce0 : STD_LOGIC;
    signal buf_V_2_we0 : STD_LOGIC;
    signal buf_V_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_3_ce0 : STD_LOGIC;
    signal buf_V_3_we0 : STD_LOGIC;
    signal buf_V_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_4_ce0 : STD_LOGIC;
    signal buf_V_4_we0 : STD_LOGIC;
    signal buf_V_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_5_ce0 : STD_LOGIC;
    signal buf_V_5_we0 : STD_LOGIC;
    signal buf_V_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_6_ce0 : STD_LOGIC;
    signal buf_V_6_we0 : STD_LOGIC;
    signal buf_V_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_7_ce0 : STD_LOGIC;
    signal buf_V_7_we0 : STD_LOGIC;
    signal buf_V_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_8_ce0 : STD_LOGIC;
    signal buf_V_8_we0 : STD_LOGIC;
    signal buf_V_8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_9_ce0 : STD_LOGIC;
    signal buf_V_9_we0 : STD_LOGIC;
    signal buf_V_9_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_10_ce0 : STD_LOGIC;
    signal buf_V_10_we0 : STD_LOGIC;
    signal buf_V_10_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_11_ce0 : STD_LOGIC;
    signal buf_V_11_we0 : STD_LOGIC;
    signal buf_V_11_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_12_ce0 : STD_LOGIC;
    signal buf_V_12_we0 : STD_LOGIC;
    signal buf_V_12_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_13_ce0 : STD_LOGIC;
    signal buf_V_13_we0 : STD_LOGIC;
    signal buf_V_13_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_14_ce0 : STD_LOGIC;
    signal buf_V_14_we0 : STD_LOGIC;
    signal buf_V_14_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_15_ce0 : STD_LOGIC;
    signal buf_V_15_we0 : STD_LOGIC;
    signal buf_V_15_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_16_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_16_ce0 : STD_LOGIC;
    signal buf_V_16_we0 : STD_LOGIC;
    signal buf_V_16_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_17_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_17_ce0 : STD_LOGIC;
    signal buf_V_17_we0 : STD_LOGIC;
    signal buf_V_17_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_18_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_18_ce0 : STD_LOGIC;
    signal buf_V_18_we0 : STD_LOGIC;
    signal buf_V_18_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_19_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_19_ce0 : STD_LOGIC;
    signal buf_V_19_we0 : STD_LOGIC;
    signal buf_V_19_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_20_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_20_ce0 : STD_LOGIC;
    signal buf_V_20_we0 : STD_LOGIC;
    signal buf_V_20_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_21_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_21_ce0 : STD_LOGIC;
    signal buf_V_21_we0 : STD_LOGIC;
    signal buf_V_21_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_22_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_22_ce0 : STD_LOGIC;
    signal buf_V_22_we0 : STD_LOGIC;
    signal buf_V_22_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_23_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_23_ce0 : STD_LOGIC;
    signal buf_V_23_we0 : STD_LOGIC;
    signal buf_V_23_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_24_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_24_ce0 : STD_LOGIC;
    signal buf_V_24_we0 : STD_LOGIC;
    signal buf_V_24_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_25_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_25_ce0 : STD_LOGIC;
    signal buf_V_25_we0 : STD_LOGIC;
    signal buf_V_25_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_26_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_26_ce0 : STD_LOGIC;
    signal buf_V_26_we0 : STD_LOGIC;
    signal buf_V_26_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_27_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_27_ce0 : STD_LOGIC;
    signal buf_V_27_we0 : STD_LOGIC;
    signal buf_V_27_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_28_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_28_ce0 : STD_LOGIC;
    signal buf_V_28_we0 : STD_LOGIC;
    signal buf_V_28_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_29_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_29_ce0 : STD_LOGIC;
    signal buf_V_29_we0 : STD_LOGIC;
    signal buf_V_29_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_30_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_30_ce0 : STD_LOGIC;
    signal buf_V_30_we0 : STD_LOGIC;
    signal buf_V_30_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_31_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_31_ce0 : STD_LOGIC;
    signal buf_V_31_we0 : STD_LOGIC;
    signal buf_V_31_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_32_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_32_ce0 : STD_LOGIC;
    signal buf_V_32_we0 : STD_LOGIC;
    signal buf_V_32_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_33_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_33_ce0 : STD_LOGIC;
    signal buf_V_33_we0 : STD_LOGIC;
    signal buf_V_33_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_34_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_34_ce0 : STD_LOGIC;
    signal buf_V_34_we0 : STD_LOGIC;
    signal buf_V_34_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_35_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_35_ce0 : STD_LOGIC;
    signal buf_V_35_we0 : STD_LOGIC;
    signal buf_V_35_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_36_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_36_ce0 : STD_LOGIC;
    signal buf_V_36_we0 : STD_LOGIC;
    signal buf_V_36_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_37_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_37_ce0 : STD_LOGIC;
    signal buf_V_37_we0 : STD_LOGIC;
    signal buf_V_37_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_38_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_38_ce0 : STD_LOGIC;
    signal buf_V_38_we0 : STD_LOGIC;
    signal buf_V_38_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_39_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_39_ce0 : STD_LOGIC;
    signal buf_V_39_we0 : STD_LOGIC;
    signal buf_V_39_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_40_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_40_ce0 : STD_LOGIC;
    signal buf_V_40_we0 : STD_LOGIC;
    signal buf_V_40_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_41_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_41_ce0 : STD_LOGIC;
    signal buf_V_41_we0 : STD_LOGIC;
    signal buf_V_41_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_42_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_42_ce0 : STD_LOGIC;
    signal buf_V_42_we0 : STD_LOGIC;
    signal buf_V_42_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_43_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_43_ce0 : STD_LOGIC;
    signal buf_V_43_we0 : STD_LOGIC;
    signal buf_V_43_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_44_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_44_ce0 : STD_LOGIC;
    signal buf_V_44_we0 : STD_LOGIC;
    signal buf_V_44_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_45_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_45_ce0 : STD_LOGIC;
    signal buf_V_45_we0 : STD_LOGIC;
    signal buf_V_45_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_46_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_46_ce0 : STD_LOGIC;
    signal buf_V_46_we0 : STD_LOGIC;
    signal buf_V_46_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_47_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_47_ce0 : STD_LOGIC;
    signal buf_V_47_we0 : STD_LOGIC;
    signal buf_V_47_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_48_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_48_ce0 : STD_LOGIC;
    signal buf_V_48_we0 : STD_LOGIC;
    signal buf_V_48_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_V_49_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal buf_V_49_ce0 : STD_LOGIC;
    signal buf_V_49_we0 : STD_LOGIC;
    signal buf_V_49_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_start : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_done : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_idle : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_ready : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_start : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_done : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_idle : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_ready : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_out_V_TREADY : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_out_V_TDATA : STD_LOGIC_VECTOR (399 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_out_V_TVALID : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_start : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_done : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_idle : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_ready : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_ce0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_we0 : STD_LOGIC;
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_in0_V_TREADY : STD_LOGIC;
    signal indvar_flatten_reg_860 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln154_fu_1157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal xp_reg_871 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal zext_ln156_fu_1195_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal yp_fu_56 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln156_fu_1181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_we0 : OUT STD_LOGIC;
        buf_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_1_ce0 : OUT STD_LOGIC;
        buf_V_1_we0 : OUT STD_LOGIC;
        buf_V_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_2_ce0 : OUT STD_LOGIC;
        buf_V_2_we0 : OUT STD_LOGIC;
        buf_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_3_ce0 : OUT STD_LOGIC;
        buf_V_3_we0 : OUT STD_LOGIC;
        buf_V_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_4_ce0 : OUT STD_LOGIC;
        buf_V_4_we0 : OUT STD_LOGIC;
        buf_V_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_5_ce0 : OUT STD_LOGIC;
        buf_V_5_we0 : OUT STD_LOGIC;
        buf_V_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_6_ce0 : OUT STD_LOGIC;
        buf_V_6_we0 : OUT STD_LOGIC;
        buf_V_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_7_ce0 : OUT STD_LOGIC;
        buf_V_7_we0 : OUT STD_LOGIC;
        buf_V_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_8_ce0 : OUT STD_LOGIC;
        buf_V_8_we0 : OUT STD_LOGIC;
        buf_V_8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_9_ce0 : OUT STD_LOGIC;
        buf_V_9_we0 : OUT STD_LOGIC;
        buf_V_9_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_10_ce0 : OUT STD_LOGIC;
        buf_V_10_we0 : OUT STD_LOGIC;
        buf_V_10_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_11_ce0 : OUT STD_LOGIC;
        buf_V_11_we0 : OUT STD_LOGIC;
        buf_V_11_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_12_ce0 : OUT STD_LOGIC;
        buf_V_12_we0 : OUT STD_LOGIC;
        buf_V_12_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_13_ce0 : OUT STD_LOGIC;
        buf_V_13_we0 : OUT STD_LOGIC;
        buf_V_13_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_14_ce0 : OUT STD_LOGIC;
        buf_V_14_we0 : OUT STD_LOGIC;
        buf_V_14_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_15_ce0 : OUT STD_LOGIC;
        buf_V_15_we0 : OUT STD_LOGIC;
        buf_V_15_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_16_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_16_ce0 : OUT STD_LOGIC;
        buf_V_16_we0 : OUT STD_LOGIC;
        buf_V_16_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_17_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_17_ce0 : OUT STD_LOGIC;
        buf_V_17_we0 : OUT STD_LOGIC;
        buf_V_17_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_18_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_18_ce0 : OUT STD_LOGIC;
        buf_V_18_we0 : OUT STD_LOGIC;
        buf_V_18_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_19_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_19_ce0 : OUT STD_LOGIC;
        buf_V_19_we0 : OUT STD_LOGIC;
        buf_V_19_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_20_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_20_ce0 : OUT STD_LOGIC;
        buf_V_20_we0 : OUT STD_LOGIC;
        buf_V_20_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_21_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_21_ce0 : OUT STD_LOGIC;
        buf_V_21_we0 : OUT STD_LOGIC;
        buf_V_21_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_22_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_22_ce0 : OUT STD_LOGIC;
        buf_V_22_we0 : OUT STD_LOGIC;
        buf_V_22_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_23_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_23_ce0 : OUT STD_LOGIC;
        buf_V_23_we0 : OUT STD_LOGIC;
        buf_V_23_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_24_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_24_ce0 : OUT STD_LOGIC;
        buf_V_24_we0 : OUT STD_LOGIC;
        buf_V_24_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_25_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_25_ce0 : OUT STD_LOGIC;
        buf_V_25_we0 : OUT STD_LOGIC;
        buf_V_25_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_26_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_26_ce0 : OUT STD_LOGIC;
        buf_V_26_we0 : OUT STD_LOGIC;
        buf_V_26_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_27_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_27_ce0 : OUT STD_LOGIC;
        buf_V_27_we0 : OUT STD_LOGIC;
        buf_V_27_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_28_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_28_ce0 : OUT STD_LOGIC;
        buf_V_28_we0 : OUT STD_LOGIC;
        buf_V_28_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_29_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_29_ce0 : OUT STD_LOGIC;
        buf_V_29_we0 : OUT STD_LOGIC;
        buf_V_29_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_30_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_30_ce0 : OUT STD_LOGIC;
        buf_V_30_we0 : OUT STD_LOGIC;
        buf_V_30_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_31_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_31_ce0 : OUT STD_LOGIC;
        buf_V_31_we0 : OUT STD_LOGIC;
        buf_V_31_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_32_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_32_ce0 : OUT STD_LOGIC;
        buf_V_32_we0 : OUT STD_LOGIC;
        buf_V_32_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_33_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_33_ce0 : OUT STD_LOGIC;
        buf_V_33_we0 : OUT STD_LOGIC;
        buf_V_33_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_34_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_34_ce0 : OUT STD_LOGIC;
        buf_V_34_we0 : OUT STD_LOGIC;
        buf_V_34_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_35_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_35_ce0 : OUT STD_LOGIC;
        buf_V_35_we0 : OUT STD_LOGIC;
        buf_V_35_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_36_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_36_ce0 : OUT STD_LOGIC;
        buf_V_36_we0 : OUT STD_LOGIC;
        buf_V_36_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_37_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_37_ce0 : OUT STD_LOGIC;
        buf_V_37_we0 : OUT STD_LOGIC;
        buf_V_37_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_38_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_38_ce0 : OUT STD_LOGIC;
        buf_V_38_we0 : OUT STD_LOGIC;
        buf_V_38_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_39_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_39_ce0 : OUT STD_LOGIC;
        buf_V_39_we0 : OUT STD_LOGIC;
        buf_V_39_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_40_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_40_ce0 : OUT STD_LOGIC;
        buf_V_40_we0 : OUT STD_LOGIC;
        buf_V_40_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_41_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_41_ce0 : OUT STD_LOGIC;
        buf_V_41_we0 : OUT STD_LOGIC;
        buf_V_41_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_42_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_42_ce0 : OUT STD_LOGIC;
        buf_V_42_we0 : OUT STD_LOGIC;
        buf_V_42_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_43_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_43_ce0 : OUT STD_LOGIC;
        buf_V_43_we0 : OUT STD_LOGIC;
        buf_V_43_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_44_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_44_ce0 : OUT STD_LOGIC;
        buf_V_44_we0 : OUT STD_LOGIC;
        buf_V_44_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_45_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_45_ce0 : OUT STD_LOGIC;
        buf_V_45_we0 : OUT STD_LOGIC;
        buf_V_45_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_46_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_46_ce0 : OUT STD_LOGIC;
        buf_V_46_we0 : OUT STD_LOGIC;
        buf_V_46_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_47_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_47_ce0 : OUT STD_LOGIC;
        buf_V_47_we0 : OUT STD_LOGIC;
        buf_V_47_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_48_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_48_ce0 : OUT STD_LOGIC;
        buf_V_48_we0 : OUT STD_LOGIC;
        buf_V_48_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_49_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_49_ce0 : OUT STD_LOGIC;
        buf_V_49_we0 : OUT STD_LOGIC;
        buf_V_49_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_V_TREADY : IN STD_LOGIC;
        buf_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_we0 : OUT STD_LOGIC;
        buf_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_1_ce0 : OUT STD_LOGIC;
        buf_V_1_we0 : OUT STD_LOGIC;
        buf_V_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_2_ce0 : OUT STD_LOGIC;
        buf_V_2_we0 : OUT STD_LOGIC;
        buf_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_3_ce0 : OUT STD_LOGIC;
        buf_V_3_we0 : OUT STD_LOGIC;
        buf_V_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_4_ce0 : OUT STD_LOGIC;
        buf_V_4_we0 : OUT STD_LOGIC;
        buf_V_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_5_ce0 : OUT STD_LOGIC;
        buf_V_5_we0 : OUT STD_LOGIC;
        buf_V_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_6_ce0 : OUT STD_LOGIC;
        buf_V_6_we0 : OUT STD_LOGIC;
        buf_V_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_7_ce0 : OUT STD_LOGIC;
        buf_V_7_we0 : OUT STD_LOGIC;
        buf_V_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_8_ce0 : OUT STD_LOGIC;
        buf_V_8_we0 : OUT STD_LOGIC;
        buf_V_8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_9_ce0 : OUT STD_LOGIC;
        buf_V_9_we0 : OUT STD_LOGIC;
        buf_V_9_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_10_ce0 : OUT STD_LOGIC;
        buf_V_10_we0 : OUT STD_LOGIC;
        buf_V_10_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_11_ce0 : OUT STD_LOGIC;
        buf_V_11_we0 : OUT STD_LOGIC;
        buf_V_11_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_12_ce0 : OUT STD_LOGIC;
        buf_V_12_we0 : OUT STD_LOGIC;
        buf_V_12_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_13_ce0 : OUT STD_LOGIC;
        buf_V_13_we0 : OUT STD_LOGIC;
        buf_V_13_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_13_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_14_ce0 : OUT STD_LOGIC;
        buf_V_14_we0 : OUT STD_LOGIC;
        buf_V_14_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_15_ce0 : OUT STD_LOGIC;
        buf_V_15_we0 : OUT STD_LOGIC;
        buf_V_15_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_16_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_16_ce0 : OUT STD_LOGIC;
        buf_V_16_we0 : OUT STD_LOGIC;
        buf_V_16_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_16_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_17_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_17_ce0 : OUT STD_LOGIC;
        buf_V_17_we0 : OUT STD_LOGIC;
        buf_V_17_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_17_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_18_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_18_ce0 : OUT STD_LOGIC;
        buf_V_18_we0 : OUT STD_LOGIC;
        buf_V_18_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_18_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_19_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_19_ce0 : OUT STD_LOGIC;
        buf_V_19_we0 : OUT STD_LOGIC;
        buf_V_19_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_19_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_20_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_20_ce0 : OUT STD_LOGIC;
        buf_V_20_we0 : OUT STD_LOGIC;
        buf_V_20_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_20_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_21_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_21_ce0 : OUT STD_LOGIC;
        buf_V_21_we0 : OUT STD_LOGIC;
        buf_V_21_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_21_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_22_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_22_ce0 : OUT STD_LOGIC;
        buf_V_22_we0 : OUT STD_LOGIC;
        buf_V_22_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_22_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_23_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_23_ce0 : OUT STD_LOGIC;
        buf_V_23_we0 : OUT STD_LOGIC;
        buf_V_23_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_23_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_24_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_24_ce0 : OUT STD_LOGIC;
        buf_V_24_we0 : OUT STD_LOGIC;
        buf_V_24_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_24_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_25_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_25_ce0 : OUT STD_LOGIC;
        buf_V_25_we0 : OUT STD_LOGIC;
        buf_V_25_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_25_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_26_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_26_ce0 : OUT STD_LOGIC;
        buf_V_26_we0 : OUT STD_LOGIC;
        buf_V_26_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_26_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_27_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_27_ce0 : OUT STD_LOGIC;
        buf_V_27_we0 : OUT STD_LOGIC;
        buf_V_27_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_27_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_28_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_28_ce0 : OUT STD_LOGIC;
        buf_V_28_we0 : OUT STD_LOGIC;
        buf_V_28_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_28_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_29_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_29_ce0 : OUT STD_LOGIC;
        buf_V_29_we0 : OUT STD_LOGIC;
        buf_V_29_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_29_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_30_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_30_ce0 : OUT STD_LOGIC;
        buf_V_30_we0 : OUT STD_LOGIC;
        buf_V_30_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_30_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_31_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_31_ce0 : OUT STD_LOGIC;
        buf_V_31_we0 : OUT STD_LOGIC;
        buf_V_31_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_31_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_32_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_32_ce0 : OUT STD_LOGIC;
        buf_V_32_we0 : OUT STD_LOGIC;
        buf_V_32_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_32_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_33_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_33_ce0 : OUT STD_LOGIC;
        buf_V_33_we0 : OUT STD_LOGIC;
        buf_V_33_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_33_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_34_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_34_ce0 : OUT STD_LOGIC;
        buf_V_34_we0 : OUT STD_LOGIC;
        buf_V_34_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_34_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_35_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_35_ce0 : OUT STD_LOGIC;
        buf_V_35_we0 : OUT STD_LOGIC;
        buf_V_35_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_35_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_36_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_36_ce0 : OUT STD_LOGIC;
        buf_V_36_we0 : OUT STD_LOGIC;
        buf_V_36_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_36_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_37_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_37_ce0 : OUT STD_LOGIC;
        buf_V_37_we0 : OUT STD_LOGIC;
        buf_V_37_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_37_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_38_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_38_ce0 : OUT STD_LOGIC;
        buf_V_38_we0 : OUT STD_LOGIC;
        buf_V_38_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_38_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_39_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_39_ce0 : OUT STD_LOGIC;
        buf_V_39_we0 : OUT STD_LOGIC;
        buf_V_39_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_39_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_40_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_40_ce0 : OUT STD_LOGIC;
        buf_V_40_we0 : OUT STD_LOGIC;
        buf_V_40_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_40_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_41_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_41_ce0 : OUT STD_LOGIC;
        buf_V_41_we0 : OUT STD_LOGIC;
        buf_V_41_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_41_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_42_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_42_ce0 : OUT STD_LOGIC;
        buf_V_42_we0 : OUT STD_LOGIC;
        buf_V_42_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_42_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_43_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_43_ce0 : OUT STD_LOGIC;
        buf_V_43_we0 : OUT STD_LOGIC;
        buf_V_43_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_43_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_44_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_44_ce0 : OUT STD_LOGIC;
        buf_V_44_we0 : OUT STD_LOGIC;
        buf_V_44_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_44_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_45_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_45_ce0 : OUT STD_LOGIC;
        buf_V_45_we0 : OUT STD_LOGIC;
        buf_V_45_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_45_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_46_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_46_ce0 : OUT STD_LOGIC;
        buf_V_46_we0 : OUT STD_LOGIC;
        buf_V_46_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_46_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_47_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_47_ce0 : OUT STD_LOGIC;
        buf_V_47_we0 : OUT STD_LOGIC;
        buf_V_47_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_47_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_48_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_48_ce0 : OUT STD_LOGIC;
        buf_V_48_we0 : OUT STD_LOGIC;
        buf_V_48_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_48_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_49_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_49_ce0 : OUT STD_LOGIC;
        buf_V_49_we0 : OUT STD_LOGIC;
        buf_V_49_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_49_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        out_V_TDATA : OUT STD_LOGIC_VECTOR (399 downto 0);
        out_V_TVALID : OUT STD_LOGIC );
    end component;


    component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in0_V_TVALID : IN STD_LOGIC;
        buf_V_49_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_48_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_47_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_46_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_45_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_44_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_43_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_42_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_41_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_40_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_39_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_38_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_37_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_36_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_35_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_34_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_33_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_32_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_31_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_30_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_29_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_28_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_27_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_26_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_25_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_24_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_23_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_22_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_21_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_20_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_19_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_18_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_17_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_16_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_15_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_14_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_13_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_12_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_11_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_10_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_9_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_8_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_7_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_6_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_5_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_4_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_3_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_V_49_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_49_ce0 : OUT STD_LOGIC;
        buf_V_49_we0 : OUT STD_LOGIC;
        buf_V_49_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        zext_ln156 : IN STD_LOGIC_VECTOR (2 downto 0);
        buf_V_48_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_48_ce0 : OUT STD_LOGIC;
        buf_V_48_we0 : OUT STD_LOGIC;
        buf_V_48_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_47_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_47_ce0 : OUT STD_LOGIC;
        buf_V_47_we0 : OUT STD_LOGIC;
        buf_V_47_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_46_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_46_ce0 : OUT STD_LOGIC;
        buf_V_46_we0 : OUT STD_LOGIC;
        buf_V_46_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_45_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_45_ce0 : OUT STD_LOGIC;
        buf_V_45_we0 : OUT STD_LOGIC;
        buf_V_45_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_44_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_44_ce0 : OUT STD_LOGIC;
        buf_V_44_we0 : OUT STD_LOGIC;
        buf_V_44_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_43_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_43_ce0 : OUT STD_LOGIC;
        buf_V_43_we0 : OUT STD_LOGIC;
        buf_V_43_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_42_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_42_ce0 : OUT STD_LOGIC;
        buf_V_42_we0 : OUT STD_LOGIC;
        buf_V_42_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_41_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_41_ce0 : OUT STD_LOGIC;
        buf_V_41_we0 : OUT STD_LOGIC;
        buf_V_41_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_40_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_40_ce0 : OUT STD_LOGIC;
        buf_V_40_we0 : OUT STD_LOGIC;
        buf_V_40_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_39_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_39_ce0 : OUT STD_LOGIC;
        buf_V_39_we0 : OUT STD_LOGIC;
        buf_V_39_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_38_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_38_ce0 : OUT STD_LOGIC;
        buf_V_38_we0 : OUT STD_LOGIC;
        buf_V_38_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_37_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_37_ce0 : OUT STD_LOGIC;
        buf_V_37_we0 : OUT STD_LOGIC;
        buf_V_37_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_36_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_36_ce0 : OUT STD_LOGIC;
        buf_V_36_we0 : OUT STD_LOGIC;
        buf_V_36_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_35_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_35_ce0 : OUT STD_LOGIC;
        buf_V_35_we0 : OUT STD_LOGIC;
        buf_V_35_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_34_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_34_ce0 : OUT STD_LOGIC;
        buf_V_34_we0 : OUT STD_LOGIC;
        buf_V_34_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_33_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_33_ce0 : OUT STD_LOGIC;
        buf_V_33_we0 : OUT STD_LOGIC;
        buf_V_33_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_32_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_32_ce0 : OUT STD_LOGIC;
        buf_V_32_we0 : OUT STD_LOGIC;
        buf_V_32_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_31_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_31_ce0 : OUT STD_LOGIC;
        buf_V_31_we0 : OUT STD_LOGIC;
        buf_V_31_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_30_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_30_ce0 : OUT STD_LOGIC;
        buf_V_30_we0 : OUT STD_LOGIC;
        buf_V_30_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_29_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_29_ce0 : OUT STD_LOGIC;
        buf_V_29_we0 : OUT STD_LOGIC;
        buf_V_29_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_28_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_28_ce0 : OUT STD_LOGIC;
        buf_V_28_we0 : OUT STD_LOGIC;
        buf_V_28_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_27_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_27_ce0 : OUT STD_LOGIC;
        buf_V_27_we0 : OUT STD_LOGIC;
        buf_V_27_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_26_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_26_ce0 : OUT STD_LOGIC;
        buf_V_26_we0 : OUT STD_LOGIC;
        buf_V_26_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_25_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_25_ce0 : OUT STD_LOGIC;
        buf_V_25_we0 : OUT STD_LOGIC;
        buf_V_25_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_24_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_24_ce0 : OUT STD_LOGIC;
        buf_V_24_we0 : OUT STD_LOGIC;
        buf_V_24_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_23_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_23_ce0 : OUT STD_LOGIC;
        buf_V_23_we0 : OUT STD_LOGIC;
        buf_V_23_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_22_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_22_ce0 : OUT STD_LOGIC;
        buf_V_22_we0 : OUT STD_LOGIC;
        buf_V_22_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_21_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_21_ce0 : OUT STD_LOGIC;
        buf_V_21_we0 : OUT STD_LOGIC;
        buf_V_21_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_20_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_20_ce0 : OUT STD_LOGIC;
        buf_V_20_we0 : OUT STD_LOGIC;
        buf_V_20_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_19_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_19_ce0 : OUT STD_LOGIC;
        buf_V_19_we0 : OUT STD_LOGIC;
        buf_V_19_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_18_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_18_ce0 : OUT STD_LOGIC;
        buf_V_18_we0 : OUT STD_LOGIC;
        buf_V_18_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_17_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_17_ce0 : OUT STD_LOGIC;
        buf_V_17_we0 : OUT STD_LOGIC;
        buf_V_17_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_16_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_16_ce0 : OUT STD_LOGIC;
        buf_V_16_we0 : OUT STD_LOGIC;
        buf_V_16_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_15_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_15_ce0 : OUT STD_LOGIC;
        buf_V_15_we0 : OUT STD_LOGIC;
        buf_V_15_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_14_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_14_ce0 : OUT STD_LOGIC;
        buf_V_14_we0 : OUT STD_LOGIC;
        buf_V_14_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_13_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_13_ce0 : OUT STD_LOGIC;
        buf_V_13_we0 : OUT STD_LOGIC;
        buf_V_13_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_12_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_12_ce0 : OUT STD_LOGIC;
        buf_V_12_we0 : OUT STD_LOGIC;
        buf_V_12_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_11_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_11_ce0 : OUT STD_LOGIC;
        buf_V_11_we0 : OUT STD_LOGIC;
        buf_V_11_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_10_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_10_ce0 : OUT STD_LOGIC;
        buf_V_10_we0 : OUT STD_LOGIC;
        buf_V_10_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_9_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_9_ce0 : OUT STD_LOGIC;
        buf_V_9_we0 : OUT STD_LOGIC;
        buf_V_9_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_8_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_8_ce0 : OUT STD_LOGIC;
        buf_V_8_we0 : OUT STD_LOGIC;
        buf_V_8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_7_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_7_ce0 : OUT STD_LOGIC;
        buf_V_7_we0 : OUT STD_LOGIC;
        buf_V_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_6_ce0 : OUT STD_LOGIC;
        buf_V_6_we0 : OUT STD_LOGIC;
        buf_V_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_5_ce0 : OUT STD_LOGIC;
        buf_V_5_we0 : OUT STD_LOGIC;
        buf_V_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_4_ce0 : OUT STD_LOGIC;
        buf_V_4_we0 : OUT STD_LOGIC;
        buf_V_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_3_ce0 : OUT STD_LOGIC;
        buf_V_3_we0 : OUT STD_LOGIC;
        buf_V_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_2_ce0 : OUT STD_LOGIC;
        buf_V_2_we0 : OUT STD_LOGIC;
        buf_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_1_ce0 : OUT STD_LOGIC;
        buf_V_1_we0 : OUT STD_LOGIC;
        buf_V_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        buf_V_ce0 : OUT STD_LOGIC;
        buf_V_we0 : OUT STD_LOGIC;
        buf_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        in0_V_TDATA : IN STD_LOGIC_VECTOR (399 downto 0);
        in0_V_TREADY : OUT STD_LOGIC );
    end component;


    component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    buf_V_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_address0,
        ce0 => buf_V_ce0,
        we0 => buf_V_we0,
        d0 => buf_V_d0,
        q0 => buf_V_q0);

    buf_V_1_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_1_address0,
        ce0 => buf_V_1_ce0,
        we0 => buf_V_1_we0,
        d0 => buf_V_1_d0,
        q0 => buf_V_1_q0);

    buf_V_2_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_2_address0,
        ce0 => buf_V_2_ce0,
        we0 => buf_V_2_we0,
        d0 => buf_V_2_d0,
        q0 => buf_V_2_q0);

    buf_V_3_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_3_address0,
        ce0 => buf_V_3_ce0,
        we0 => buf_V_3_we0,
        d0 => buf_V_3_d0,
        q0 => buf_V_3_q0);

    buf_V_4_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_4_address0,
        ce0 => buf_V_4_ce0,
        we0 => buf_V_4_we0,
        d0 => buf_V_4_d0,
        q0 => buf_V_4_q0);

    buf_V_5_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_5_address0,
        ce0 => buf_V_5_ce0,
        we0 => buf_V_5_we0,
        d0 => buf_V_5_d0,
        q0 => buf_V_5_q0);

    buf_V_6_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_6_address0,
        ce0 => buf_V_6_ce0,
        we0 => buf_V_6_we0,
        d0 => buf_V_6_d0,
        q0 => buf_V_6_q0);

    buf_V_7_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_7_address0,
        ce0 => buf_V_7_ce0,
        we0 => buf_V_7_we0,
        d0 => buf_V_7_d0,
        q0 => buf_V_7_q0);

    buf_V_8_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_8_address0,
        ce0 => buf_V_8_ce0,
        we0 => buf_V_8_we0,
        d0 => buf_V_8_d0,
        q0 => buf_V_8_q0);

    buf_V_9_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_9_address0,
        ce0 => buf_V_9_ce0,
        we0 => buf_V_9_we0,
        d0 => buf_V_9_d0,
        q0 => buf_V_9_q0);

    buf_V_10_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_10_address0,
        ce0 => buf_V_10_ce0,
        we0 => buf_V_10_we0,
        d0 => buf_V_10_d0,
        q0 => buf_V_10_q0);

    buf_V_11_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_11_address0,
        ce0 => buf_V_11_ce0,
        we0 => buf_V_11_we0,
        d0 => buf_V_11_d0,
        q0 => buf_V_11_q0);

    buf_V_12_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_12_address0,
        ce0 => buf_V_12_ce0,
        we0 => buf_V_12_we0,
        d0 => buf_V_12_d0,
        q0 => buf_V_12_q0);

    buf_V_13_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_13_address0,
        ce0 => buf_V_13_ce0,
        we0 => buf_V_13_we0,
        d0 => buf_V_13_d0,
        q0 => buf_V_13_q0);

    buf_V_14_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_14_address0,
        ce0 => buf_V_14_ce0,
        we0 => buf_V_14_we0,
        d0 => buf_V_14_d0,
        q0 => buf_V_14_q0);

    buf_V_15_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_15_address0,
        ce0 => buf_V_15_ce0,
        we0 => buf_V_15_we0,
        d0 => buf_V_15_d0,
        q0 => buf_V_15_q0);

    buf_V_16_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_16_address0,
        ce0 => buf_V_16_ce0,
        we0 => buf_V_16_we0,
        d0 => buf_V_16_d0,
        q0 => buf_V_16_q0);

    buf_V_17_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_17_address0,
        ce0 => buf_V_17_ce0,
        we0 => buf_V_17_we0,
        d0 => buf_V_17_d0,
        q0 => buf_V_17_q0);

    buf_V_18_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_18_address0,
        ce0 => buf_V_18_ce0,
        we0 => buf_V_18_we0,
        d0 => buf_V_18_d0,
        q0 => buf_V_18_q0);

    buf_V_19_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_19_address0,
        ce0 => buf_V_19_ce0,
        we0 => buf_V_19_we0,
        d0 => buf_V_19_d0,
        q0 => buf_V_19_q0);

    buf_V_20_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_20_address0,
        ce0 => buf_V_20_ce0,
        we0 => buf_V_20_we0,
        d0 => buf_V_20_d0,
        q0 => buf_V_20_q0);

    buf_V_21_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_21_address0,
        ce0 => buf_V_21_ce0,
        we0 => buf_V_21_we0,
        d0 => buf_V_21_d0,
        q0 => buf_V_21_q0);

    buf_V_22_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_22_address0,
        ce0 => buf_V_22_ce0,
        we0 => buf_V_22_we0,
        d0 => buf_V_22_d0,
        q0 => buf_V_22_q0);

    buf_V_23_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_23_address0,
        ce0 => buf_V_23_ce0,
        we0 => buf_V_23_we0,
        d0 => buf_V_23_d0,
        q0 => buf_V_23_q0);

    buf_V_24_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_24_address0,
        ce0 => buf_V_24_ce0,
        we0 => buf_V_24_we0,
        d0 => buf_V_24_d0,
        q0 => buf_V_24_q0);

    buf_V_25_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_25_address0,
        ce0 => buf_V_25_ce0,
        we0 => buf_V_25_we0,
        d0 => buf_V_25_d0,
        q0 => buf_V_25_q0);

    buf_V_26_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_26_address0,
        ce0 => buf_V_26_ce0,
        we0 => buf_V_26_we0,
        d0 => buf_V_26_d0,
        q0 => buf_V_26_q0);

    buf_V_27_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_27_address0,
        ce0 => buf_V_27_ce0,
        we0 => buf_V_27_we0,
        d0 => buf_V_27_d0,
        q0 => buf_V_27_q0);

    buf_V_28_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_28_address0,
        ce0 => buf_V_28_ce0,
        we0 => buf_V_28_we0,
        d0 => buf_V_28_d0,
        q0 => buf_V_28_q0);

    buf_V_29_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_29_address0,
        ce0 => buf_V_29_ce0,
        we0 => buf_V_29_we0,
        d0 => buf_V_29_d0,
        q0 => buf_V_29_q0);

    buf_V_30_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_30_address0,
        ce0 => buf_V_30_ce0,
        we0 => buf_V_30_we0,
        d0 => buf_V_30_d0,
        q0 => buf_V_30_q0);

    buf_V_31_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_31_address0,
        ce0 => buf_V_31_ce0,
        we0 => buf_V_31_we0,
        d0 => buf_V_31_d0,
        q0 => buf_V_31_q0);

    buf_V_32_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_32_address0,
        ce0 => buf_V_32_ce0,
        we0 => buf_V_32_we0,
        d0 => buf_V_32_d0,
        q0 => buf_V_32_q0);

    buf_V_33_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_33_address0,
        ce0 => buf_V_33_ce0,
        we0 => buf_V_33_we0,
        d0 => buf_V_33_d0,
        q0 => buf_V_33_q0);

    buf_V_34_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_34_address0,
        ce0 => buf_V_34_ce0,
        we0 => buf_V_34_we0,
        d0 => buf_V_34_d0,
        q0 => buf_V_34_q0);

    buf_V_35_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_35_address0,
        ce0 => buf_V_35_ce0,
        we0 => buf_V_35_we0,
        d0 => buf_V_35_d0,
        q0 => buf_V_35_q0);

    buf_V_36_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_36_address0,
        ce0 => buf_V_36_ce0,
        we0 => buf_V_36_we0,
        d0 => buf_V_36_d0,
        q0 => buf_V_36_q0);

    buf_V_37_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_37_address0,
        ce0 => buf_V_37_ce0,
        we0 => buf_V_37_we0,
        d0 => buf_V_37_d0,
        q0 => buf_V_37_q0);

    buf_V_38_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_38_address0,
        ce0 => buf_V_38_ce0,
        we0 => buf_V_38_we0,
        d0 => buf_V_38_d0,
        q0 => buf_V_38_q0);

    buf_V_39_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_39_address0,
        ce0 => buf_V_39_ce0,
        we0 => buf_V_39_we0,
        d0 => buf_V_39_d0,
        q0 => buf_V_39_q0);

    buf_V_40_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_40_address0,
        ce0 => buf_V_40_ce0,
        we0 => buf_V_40_we0,
        d0 => buf_V_40_d0,
        q0 => buf_V_40_q0);

    buf_V_41_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_41_address0,
        ce0 => buf_V_41_ce0,
        we0 => buf_V_41_we0,
        d0 => buf_V_41_d0,
        q0 => buf_V_41_q0);

    buf_V_42_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_42_address0,
        ce0 => buf_V_42_ce0,
        we0 => buf_V_42_we0,
        d0 => buf_V_42_d0,
        q0 => buf_V_42_q0);

    buf_V_43_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_43_address0,
        ce0 => buf_V_43_ce0,
        we0 => buf_V_43_we0,
        d0 => buf_V_43_d0,
        q0 => buf_V_43_q0);

    buf_V_44_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_44_address0,
        ce0 => buf_V_44_ce0,
        we0 => buf_V_44_we0,
        d0 => buf_V_44_d0,
        q0 => buf_V_44_q0);

    buf_V_45_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_45_address0,
        ce0 => buf_V_45_ce0,
        we0 => buf_V_45_we0,
        d0 => buf_V_45_d0,
        q0 => buf_V_45_q0);

    buf_V_46_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_46_address0,
        ce0 => buf_V_46_ce0,
        we0 => buf_V_46_we0,
        d0 => buf_V_46_d0,
        q0 => buf_V_46_q0);

    buf_V_47_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_47_address0,
        ce0 => buf_V_47_ce0,
        we0 => buf_V_47_we0,
        d0 => buf_V_47_d0,
        q0 => buf_V_47_q0);

    buf_V_48_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_48_address0,
        ce0 => buf_V_48_ce0,
        we0 => buf_V_48_we0,
        d0 => buf_V_48_d0,
        q0 => buf_V_48_q0);

    buf_V_49_U : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_14u_2u_50u_ap_uint_8_0_400_s_buf_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_V_49_address0,
        ce0 => buf_V_49_ce0,
        we0 => buf_V_49_we0,
        d0 => buf_V_49_d0,
        q0 => buf_V_49_q0);

    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882 : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_start,
        ap_done => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_done,
        ap_idle => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_idle,
        ap_ready => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_ready,
        buf_V_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_address0,
        buf_V_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_ce0,
        buf_V_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_we0,
        buf_V_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_d0,
        buf_V_1_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_address0,
        buf_V_1_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_ce0,
        buf_V_1_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_we0,
        buf_V_1_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_d0,
        buf_V_2_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_address0,
        buf_V_2_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_ce0,
        buf_V_2_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_we0,
        buf_V_2_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_d0,
        buf_V_3_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_address0,
        buf_V_3_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_ce0,
        buf_V_3_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_we0,
        buf_V_3_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_d0,
        buf_V_4_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_address0,
        buf_V_4_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_ce0,
        buf_V_4_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_we0,
        buf_V_4_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_d0,
        buf_V_5_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_address0,
        buf_V_5_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_ce0,
        buf_V_5_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_we0,
        buf_V_5_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_d0,
        buf_V_6_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_address0,
        buf_V_6_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_ce0,
        buf_V_6_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_we0,
        buf_V_6_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_d0,
        buf_V_7_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_address0,
        buf_V_7_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_ce0,
        buf_V_7_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_we0,
        buf_V_7_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_d0,
        buf_V_8_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_address0,
        buf_V_8_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_ce0,
        buf_V_8_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_we0,
        buf_V_8_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_d0,
        buf_V_9_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_address0,
        buf_V_9_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_ce0,
        buf_V_9_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_we0,
        buf_V_9_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_d0,
        buf_V_10_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_address0,
        buf_V_10_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_ce0,
        buf_V_10_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_we0,
        buf_V_10_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_d0,
        buf_V_11_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_address0,
        buf_V_11_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_ce0,
        buf_V_11_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_we0,
        buf_V_11_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_d0,
        buf_V_12_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_address0,
        buf_V_12_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_ce0,
        buf_V_12_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_we0,
        buf_V_12_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_d0,
        buf_V_13_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_address0,
        buf_V_13_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_ce0,
        buf_V_13_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_we0,
        buf_V_13_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_d0,
        buf_V_14_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_address0,
        buf_V_14_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_ce0,
        buf_V_14_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_we0,
        buf_V_14_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_d0,
        buf_V_15_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_address0,
        buf_V_15_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_ce0,
        buf_V_15_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_we0,
        buf_V_15_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_d0,
        buf_V_16_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_address0,
        buf_V_16_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_ce0,
        buf_V_16_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_we0,
        buf_V_16_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_d0,
        buf_V_17_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_address0,
        buf_V_17_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_ce0,
        buf_V_17_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_we0,
        buf_V_17_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_d0,
        buf_V_18_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_address0,
        buf_V_18_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_ce0,
        buf_V_18_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_we0,
        buf_V_18_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_d0,
        buf_V_19_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_address0,
        buf_V_19_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_ce0,
        buf_V_19_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_we0,
        buf_V_19_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_d0,
        buf_V_20_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_address0,
        buf_V_20_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_ce0,
        buf_V_20_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_we0,
        buf_V_20_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_d0,
        buf_V_21_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_address0,
        buf_V_21_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_ce0,
        buf_V_21_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_we0,
        buf_V_21_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_d0,
        buf_V_22_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_address0,
        buf_V_22_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_ce0,
        buf_V_22_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_we0,
        buf_V_22_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_d0,
        buf_V_23_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_address0,
        buf_V_23_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_ce0,
        buf_V_23_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_we0,
        buf_V_23_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_d0,
        buf_V_24_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_address0,
        buf_V_24_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_ce0,
        buf_V_24_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_we0,
        buf_V_24_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_d0,
        buf_V_25_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_address0,
        buf_V_25_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_ce0,
        buf_V_25_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_we0,
        buf_V_25_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_d0,
        buf_V_26_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_address0,
        buf_V_26_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_ce0,
        buf_V_26_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_we0,
        buf_V_26_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_d0,
        buf_V_27_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_address0,
        buf_V_27_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_ce0,
        buf_V_27_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_we0,
        buf_V_27_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_d0,
        buf_V_28_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_address0,
        buf_V_28_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_ce0,
        buf_V_28_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_we0,
        buf_V_28_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_d0,
        buf_V_29_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_address0,
        buf_V_29_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_ce0,
        buf_V_29_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_we0,
        buf_V_29_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_d0,
        buf_V_30_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_address0,
        buf_V_30_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_ce0,
        buf_V_30_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_we0,
        buf_V_30_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_d0,
        buf_V_31_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_address0,
        buf_V_31_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_ce0,
        buf_V_31_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_we0,
        buf_V_31_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_d0,
        buf_V_32_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_address0,
        buf_V_32_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_ce0,
        buf_V_32_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_we0,
        buf_V_32_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_d0,
        buf_V_33_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_address0,
        buf_V_33_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_ce0,
        buf_V_33_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_we0,
        buf_V_33_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_d0,
        buf_V_34_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_address0,
        buf_V_34_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_ce0,
        buf_V_34_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_we0,
        buf_V_34_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_d0,
        buf_V_35_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_address0,
        buf_V_35_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_ce0,
        buf_V_35_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_we0,
        buf_V_35_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_d0,
        buf_V_36_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_address0,
        buf_V_36_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_ce0,
        buf_V_36_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_we0,
        buf_V_36_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_d0,
        buf_V_37_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_address0,
        buf_V_37_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_ce0,
        buf_V_37_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_we0,
        buf_V_37_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_d0,
        buf_V_38_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_address0,
        buf_V_38_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_ce0,
        buf_V_38_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_we0,
        buf_V_38_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_d0,
        buf_V_39_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_address0,
        buf_V_39_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_ce0,
        buf_V_39_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_we0,
        buf_V_39_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_d0,
        buf_V_40_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_address0,
        buf_V_40_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_ce0,
        buf_V_40_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_we0,
        buf_V_40_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_d0,
        buf_V_41_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_address0,
        buf_V_41_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_ce0,
        buf_V_41_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_we0,
        buf_V_41_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_d0,
        buf_V_42_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_address0,
        buf_V_42_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_ce0,
        buf_V_42_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_we0,
        buf_V_42_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_d0,
        buf_V_43_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_address0,
        buf_V_43_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_ce0,
        buf_V_43_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_we0,
        buf_V_43_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_d0,
        buf_V_44_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_address0,
        buf_V_44_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_ce0,
        buf_V_44_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_we0,
        buf_V_44_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_d0,
        buf_V_45_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_address0,
        buf_V_45_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_ce0,
        buf_V_45_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_we0,
        buf_V_45_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_d0,
        buf_V_46_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_address0,
        buf_V_46_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_ce0,
        buf_V_46_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_we0,
        buf_V_46_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_d0,
        buf_V_47_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_address0,
        buf_V_47_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_ce0,
        buf_V_47_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_we0,
        buf_V_47_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_d0,
        buf_V_48_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_address0,
        buf_V_48_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_ce0,
        buf_V_48_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_we0,
        buf_V_48_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_d0,
        buf_V_49_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_address0,
        buf_V_49_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_ce0,
        buf_V_49_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_we0,
        buf_V_49_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_d0);

    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986 : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_start,
        ap_done => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_done,
        ap_idle => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_idle,
        ap_ready => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_ready,
        out_V_TREADY => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_out_V_TREADY,
        buf_V_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_address0,
        buf_V_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_ce0,
        buf_V_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_we0,
        buf_V_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_d0,
        buf_V_q0 => buf_V_q0,
        buf_V_1_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_address0,
        buf_V_1_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_ce0,
        buf_V_1_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_we0,
        buf_V_1_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_d0,
        buf_V_1_q0 => buf_V_1_q0,
        buf_V_2_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_address0,
        buf_V_2_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_ce0,
        buf_V_2_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_we0,
        buf_V_2_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_d0,
        buf_V_2_q0 => buf_V_2_q0,
        buf_V_3_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_address0,
        buf_V_3_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_ce0,
        buf_V_3_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_we0,
        buf_V_3_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_d0,
        buf_V_3_q0 => buf_V_3_q0,
        buf_V_4_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_address0,
        buf_V_4_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_ce0,
        buf_V_4_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_we0,
        buf_V_4_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_d0,
        buf_V_4_q0 => buf_V_4_q0,
        buf_V_5_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_address0,
        buf_V_5_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_ce0,
        buf_V_5_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_we0,
        buf_V_5_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_d0,
        buf_V_5_q0 => buf_V_5_q0,
        buf_V_6_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_address0,
        buf_V_6_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_ce0,
        buf_V_6_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_we0,
        buf_V_6_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_d0,
        buf_V_6_q0 => buf_V_6_q0,
        buf_V_7_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_address0,
        buf_V_7_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_ce0,
        buf_V_7_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_we0,
        buf_V_7_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_d0,
        buf_V_7_q0 => buf_V_7_q0,
        buf_V_8_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_address0,
        buf_V_8_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_ce0,
        buf_V_8_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_we0,
        buf_V_8_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_d0,
        buf_V_8_q0 => buf_V_8_q0,
        buf_V_9_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_address0,
        buf_V_9_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_ce0,
        buf_V_9_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_we0,
        buf_V_9_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_d0,
        buf_V_9_q0 => buf_V_9_q0,
        buf_V_10_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_address0,
        buf_V_10_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_ce0,
        buf_V_10_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_we0,
        buf_V_10_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_d0,
        buf_V_10_q0 => buf_V_10_q0,
        buf_V_11_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_address0,
        buf_V_11_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_ce0,
        buf_V_11_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_we0,
        buf_V_11_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_d0,
        buf_V_11_q0 => buf_V_11_q0,
        buf_V_12_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_address0,
        buf_V_12_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_ce0,
        buf_V_12_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_we0,
        buf_V_12_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_d0,
        buf_V_12_q0 => buf_V_12_q0,
        buf_V_13_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_address0,
        buf_V_13_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_ce0,
        buf_V_13_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_we0,
        buf_V_13_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_d0,
        buf_V_13_q0 => buf_V_13_q0,
        buf_V_14_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_address0,
        buf_V_14_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_ce0,
        buf_V_14_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_we0,
        buf_V_14_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_d0,
        buf_V_14_q0 => buf_V_14_q0,
        buf_V_15_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_address0,
        buf_V_15_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_ce0,
        buf_V_15_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_we0,
        buf_V_15_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_d0,
        buf_V_15_q0 => buf_V_15_q0,
        buf_V_16_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_address0,
        buf_V_16_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_ce0,
        buf_V_16_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_we0,
        buf_V_16_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_d0,
        buf_V_16_q0 => buf_V_16_q0,
        buf_V_17_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_address0,
        buf_V_17_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_ce0,
        buf_V_17_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_we0,
        buf_V_17_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_d0,
        buf_V_17_q0 => buf_V_17_q0,
        buf_V_18_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_address0,
        buf_V_18_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_ce0,
        buf_V_18_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_we0,
        buf_V_18_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_d0,
        buf_V_18_q0 => buf_V_18_q0,
        buf_V_19_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_address0,
        buf_V_19_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_ce0,
        buf_V_19_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_we0,
        buf_V_19_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_d0,
        buf_V_19_q0 => buf_V_19_q0,
        buf_V_20_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_address0,
        buf_V_20_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_ce0,
        buf_V_20_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_we0,
        buf_V_20_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_d0,
        buf_V_20_q0 => buf_V_20_q0,
        buf_V_21_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_address0,
        buf_V_21_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_ce0,
        buf_V_21_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_we0,
        buf_V_21_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_d0,
        buf_V_21_q0 => buf_V_21_q0,
        buf_V_22_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_address0,
        buf_V_22_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_ce0,
        buf_V_22_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_we0,
        buf_V_22_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_d0,
        buf_V_22_q0 => buf_V_22_q0,
        buf_V_23_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_address0,
        buf_V_23_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_ce0,
        buf_V_23_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_we0,
        buf_V_23_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_d0,
        buf_V_23_q0 => buf_V_23_q0,
        buf_V_24_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_address0,
        buf_V_24_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_ce0,
        buf_V_24_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_we0,
        buf_V_24_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_d0,
        buf_V_24_q0 => buf_V_24_q0,
        buf_V_25_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_address0,
        buf_V_25_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_ce0,
        buf_V_25_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_we0,
        buf_V_25_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_d0,
        buf_V_25_q0 => buf_V_25_q0,
        buf_V_26_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_address0,
        buf_V_26_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_ce0,
        buf_V_26_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_we0,
        buf_V_26_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_d0,
        buf_V_26_q0 => buf_V_26_q0,
        buf_V_27_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_address0,
        buf_V_27_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_ce0,
        buf_V_27_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_we0,
        buf_V_27_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_d0,
        buf_V_27_q0 => buf_V_27_q0,
        buf_V_28_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_address0,
        buf_V_28_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_ce0,
        buf_V_28_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_we0,
        buf_V_28_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_d0,
        buf_V_28_q0 => buf_V_28_q0,
        buf_V_29_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_address0,
        buf_V_29_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_ce0,
        buf_V_29_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_we0,
        buf_V_29_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_d0,
        buf_V_29_q0 => buf_V_29_q0,
        buf_V_30_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_address0,
        buf_V_30_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_ce0,
        buf_V_30_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_we0,
        buf_V_30_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_d0,
        buf_V_30_q0 => buf_V_30_q0,
        buf_V_31_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_address0,
        buf_V_31_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_ce0,
        buf_V_31_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_we0,
        buf_V_31_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_d0,
        buf_V_31_q0 => buf_V_31_q0,
        buf_V_32_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_address0,
        buf_V_32_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_ce0,
        buf_V_32_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_we0,
        buf_V_32_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_d0,
        buf_V_32_q0 => buf_V_32_q0,
        buf_V_33_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_address0,
        buf_V_33_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_ce0,
        buf_V_33_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_we0,
        buf_V_33_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_d0,
        buf_V_33_q0 => buf_V_33_q0,
        buf_V_34_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_address0,
        buf_V_34_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_ce0,
        buf_V_34_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_we0,
        buf_V_34_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_d0,
        buf_V_34_q0 => buf_V_34_q0,
        buf_V_35_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_address0,
        buf_V_35_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_ce0,
        buf_V_35_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_we0,
        buf_V_35_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_d0,
        buf_V_35_q0 => buf_V_35_q0,
        buf_V_36_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_address0,
        buf_V_36_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_ce0,
        buf_V_36_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_we0,
        buf_V_36_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_d0,
        buf_V_36_q0 => buf_V_36_q0,
        buf_V_37_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_address0,
        buf_V_37_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_ce0,
        buf_V_37_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_we0,
        buf_V_37_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_d0,
        buf_V_37_q0 => buf_V_37_q0,
        buf_V_38_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_address0,
        buf_V_38_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_ce0,
        buf_V_38_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_we0,
        buf_V_38_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_d0,
        buf_V_38_q0 => buf_V_38_q0,
        buf_V_39_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_address0,
        buf_V_39_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_ce0,
        buf_V_39_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_we0,
        buf_V_39_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_d0,
        buf_V_39_q0 => buf_V_39_q0,
        buf_V_40_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_address0,
        buf_V_40_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_ce0,
        buf_V_40_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_we0,
        buf_V_40_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_d0,
        buf_V_40_q0 => buf_V_40_q0,
        buf_V_41_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_address0,
        buf_V_41_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_ce0,
        buf_V_41_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_we0,
        buf_V_41_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_d0,
        buf_V_41_q0 => buf_V_41_q0,
        buf_V_42_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_address0,
        buf_V_42_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_ce0,
        buf_V_42_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_we0,
        buf_V_42_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_d0,
        buf_V_42_q0 => buf_V_42_q0,
        buf_V_43_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_address0,
        buf_V_43_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_ce0,
        buf_V_43_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_we0,
        buf_V_43_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_d0,
        buf_V_43_q0 => buf_V_43_q0,
        buf_V_44_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_address0,
        buf_V_44_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_ce0,
        buf_V_44_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_we0,
        buf_V_44_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_d0,
        buf_V_44_q0 => buf_V_44_q0,
        buf_V_45_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_address0,
        buf_V_45_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_ce0,
        buf_V_45_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_we0,
        buf_V_45_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_d0,
        buf_V_45_q0 => buf_V_45_q0,
        buf_V_46_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_address0,
        buf_V_46_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_ce0,
        buf_V_46_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_we0,
        buf_V_46_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_d0,
        buf_V_46_q0 => buf_V_46_q0,
        buf_V_47_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_address0,
        buf_V_47_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_ce0,
        buf_V_47_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_we0,
        buf_V_47_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_d0,
        buf_V_47_q0 => buf_V_47_q0,
        buf_V_48_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_address0,
        buf_V_48_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_ce0,
        buf_V_48_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_we0,
        buf_V_48_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_d0,
        buf_V_48_q0 => buf_V_48_q0,
        buf_V_49_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_address0,
        buf_V_49_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_ce0,
        buf_V_49_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_we0,
        buf_V_49_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_d0,
        buf_V_49_q0 => buf_V_49_q0,
        out_V_TDATA => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_out_V_TDATA,
        out_V_TVALID => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_out_V_TVALID);

    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042 : component StreamingMaxPool_hls_1_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_start,
        ap_done => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_done,
        ap_idle => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_idle,
        ap_ready => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_ready,
        in0_V_TVALID => in0_V_TVALID,
        buf_V_49_load_1 => buf_V_49_load_reg_1787,
        buf_V_48_load_1 => buf_V_48_load_reg_1782,
        buf_V_47_load_1 => buf_V_47_load_reg_1777,
        buf_V_46_load_1 => buf_V_46_load_reg_1772,
        buf_V_45_load_1 => buf_V_45_load_reg_1767,
        buf_V_44_load_1 => buf_V_44_load_reg_1762,
        buf_V_43_load_1 => buf_V_43_load_reg_1757,
        buf_V_42_load_1 => buf_V_42_load_reg_1752,
        buf_V_41_load_1 => buf_V_41_load_reg_1747,
        buf_V_40_load_1 => buf_V_40_load_reg_1742,
        buf_V_39_load_1 => buf_V_39_load_reg_1737,
        buf_V_38_load_1 => buf_V_38_load_reg_1732,
        buf_V_37_load_1 => buf_V_37_load_reg_1727,
        buf_V_36_load_1 => buf_V_36_load_reg_1722,
        buf_V_35_load_1 => buf_V_35_load_reg_1717,
        buf_V_34_load_1 => buf_V_34_load_reg_1712,
        buf_V_33_load_1 => buf_V_33_load_reg_1707,
        buf_V_32_load_1 => buf_V_32_load_reg_1702,
        buf_V_31_load_1 => buf_V_31_load_reg_1697,
        buf_V_30_load_1 => buf_V_30_load_reg_1692,
        buf_V_29_load_1 => buf_V_29_load_reg_1687,
        buf_V_28_load_1 => buf_V_28_load_reg_1682,
        buf_V_27_load_1 => buf_V_27_load_reg_1677,
        buf_V_26_load_1 => buf_V_26_load_reg_1672,
        buf_V_25_load_1 => buf_V_25_load_reg_1667,
        buf_V_24_load_1 => buf_V_24_load_reg_1662,
        buf_V_23_load_1 => buf_V_23_load_reg_1657,
        buf_V_22_load_1 => buf_V_22_load_reg_1652,
        buf_V_21_load_1 => buf_V_21_load_reg_1647,
        buf_V_20_load_1 => buf_V_20_load_reg_1642,
        buf_V_19_load_1 => buf_V_19_load_reg_1637,
        buf_V_18_load_1 => buf_V_18_load_reg_1632,
        buf_V_17_load_1 => buf_V_17_load_reg_1627,
        buf_V_16_load_1 => buf_V_16_load_reg_1622,
        buf_V_15_load_1 => buf_V_15_load_reg_1617,
        buf_V_14_load_1 => buf_V_14_load_reg_1612,
        buf_V_13_load_1 => buf_V_13_load_reg_1607,
        buf_V_12_load_1 => buf_V_12_load_reg_1602,
        buf_V_11_load_1 => buf_V_11_load_reg_1597,
        buf_V_10_load_1 => buf_V_10_load_reg_1592,
        buf_V_9_load_1 => buf_V_9_load_reg_1587,
        buf_V_8_load_1 => buf_V_8_load_reg_1582,
        buf_V_7_load_1 => buf_V_7_load_reg_1577,
        buf_V_6_load_1 => buf_V_6_load_reg_1572,
        buf_V_5_load_1 => buf_V_5_load_reg_1567,
        buf_V_4_load_1 => buf_V_4_load_reg_1562,
        buf_V_3_load_1 => buf_V_3_load_reg_1557,
        buf_V_2_load_1 => buf_V_2_load_reg_1552,
        buf_V_1_load_1 => buf_V_1_load_reg_1547,
        buf_V_load_1 => buf_V_load_reg_1542,
        buf_V_49_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_address0,
        buf_V_49_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_ce0,
        buf_V_49_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_we0,
        buf_V_49_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_d0,
        zext_ln156 => select_ln155_reg_1282,
        buf_V_48_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_address0,
        buf_V_48_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_ce0,
        buf_V_48_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_we0,
        buf_V_48_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_d0,
        buf_V_47_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_address0,
        buf_V_47_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_ce0,
        buf_V_47_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_we0,
        buf_V_47_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_d0,
        buf_V_46_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_address0,
        buf_V_46_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_ce0,
        buf_V_46_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_we0,
        buf_V_46_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_d0,
        buf_V_45_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_address0,
        buf_V_45_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_ce0,
        buf_V_45_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_we0,
        buf_V_45_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_d0,
        buf_V_44_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_address0,
        buf_V_44_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_ce0,
        buf_V_44_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_we0,
        buf_V_44_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_d0,
        buf_V_43_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_address0,
        buf_V_43_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_ce0,
        buf_V_43_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_we0,
        buf_V_43_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_d0,
        buf_V_42_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_address0,
        buf_V_42_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_ce0,
        buf_V_42_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_we0,
        buf_V_42_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_d0,
        buf_V_41_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_address0,
        buf_V_41_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_ce0,
        buf_V_41_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_we0,
        buf_V_41_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_d0,
        buf_V_40_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_address0,
        buf_V_40_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_ce0,
        buf_V_40_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_we0,
        buf_V_40_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_d0,
        buf_V_39_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_address0,
        buf_V_39_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_ce0,
        buf_V_39_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_we0,
        buf_V_39_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_d0,
        buf_V_38_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_address0,
        buf_V_38_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_ce0,
        buf_V_38_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_we0,
        buf_V_38_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_d0,
        buf_V_37_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_address0,
        buf_V_37_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_ce0,
        buf_V_37_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_we0,
        buf_V_37_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_d0,
        buf_V_36_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_address0,
        buf_V_36_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_ce0,
        buf_V_36_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_we0,
        buf_V_36_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_d0,
        buf_V_35_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_address0,
        buf_V_35_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_ce0,
        buf_V_35_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_we0,
        buf_V_35_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_d0,
        buf_V_34_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_address0,
        buf_V_34_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_ce0,
        buf_V_34_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_we0,
        buf_V_34_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_d0,
        buf_V_33_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_address0,
        buf_V_33_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_ce0,
        buf_V_33_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_we0,
        buf_V_33_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_d0,
        buf_V_32_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_address0,
        buf_V_32_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_ce0,
        buf_V_32_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_we0,
        buf_V_32_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_d0,
        buf_V_31_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_address0,
        buf_V_31_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_ce0,
        buf_V_31_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_we0,
        buf_V_31_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_d0,
        buf_V_30_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_address0,
        buf_V_30_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_ce0,
        buf_V_30_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_we0,
        buf_V_30_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_d0,
        buf_V_29_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_address0,
        buf_V_29_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_ce0,
        buf_V_29_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_we0,
        buf_V_29_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_d0,
        buf_V_28_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_address0,
        buf_V_28_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_ce0,
        buf_V_28_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_we0,
        buf_V_28_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_d0,
        buf_V_27_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_address0,
        buf_V_27_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_ce0,
        buf_V_27_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_we0,
        buf_V_27_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_d0,
        buf_V_26_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_address0,
        buf_V_26_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_ce0,
        buf_V_26_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_we0,
        buf_V_26_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_d0,
        buf_V_25_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_address0,
        buf_V_25_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_ce0,
        buf_V_25_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_we0,
        buf_V_25_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_d0,
        buf_V_24_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_address0,
        buf_V_24_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_ce0,
        buf_V_24_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_we0,
        buf_V_24_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_d0,
        buf_V_23_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_address0,
        buf_V_23_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_ce0,
        buf_V_23_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_we0,
        buf_V_23_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_d0,
        buf_V_22_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_address0,
        buf_V_22_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_ce0,
        buf_V_22_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_we0,
        buf_V_22_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_d0,
        buf_V_21_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_address0,
        buf_V_21_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_ce0,
        buf_V_21_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_we0,
        buf_V_21_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_d0,
        buf_V_20_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_address0,
        buf_V_20_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_ce0,
        buf_V_20_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_we0,
        buf_V_20_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_d0,
        buf_V_19_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_address0,
        buf_V_19_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_ce0,
        buf_V_19_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_we0,
        buf_V_19_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_d0,
        buf_V_18_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_address0,
        buf_V_18_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_ce0,
        buf_V_18_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_we0,
        buf_V_18_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_d0,
        buf_V_17_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_address0,
        buf_V_17_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_ce0,
        buf_V_17_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_we0,
        buf_V_17_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_d0,
        buf_V_16_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_address0,
        buf_V_16_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_ce0,
        buf_V_16_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_we0,
        buf_V_16_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_d0,
        buf_V_15_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_address0,
        buf_V_15_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_ce0,
        buf_V_15_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_we0,
        buf_V_15_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_d0,
        buf_V_14_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_address0,
        buf_V_14_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_ce0,
        buf_V_14_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_we0,
        buf_V_14_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_d0,
        buf_V_13_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_address0,
        buf_V_13_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_ce0,
        buf_V_13_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_we0,
        buf_V_13_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_d0,
        buf_V_12_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_address0,
        buf_V_12_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_ce0,
        buf_V_12_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_we0,
        buf_V_12_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_d0,
        buf_V_11_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_address0,
        buf_V_11_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_ce0,
        buf_V_11_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_we0,
        buf_V_11_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_d0,
        buf_V_10_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_address0,
        buf_V_10_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_ce0,
        buf_V_10_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_we0,
        buf_V_10_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_d0,
        buf_V_9_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_address0,
        buf_V_9_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_ce0,
        buf_V_9_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_we0,
        buf_V_9_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_d0,
        buf_V_8_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_address0,
        buf_V_8_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_ce0,
        buf_V_8_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_we0,
        buf_V_8_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_d0,
        buf_V_7_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_address0,
        buf_V_7_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_ce0,
        buf_V_7_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_we0,
        buf_V_7_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_d0,
        buf_V_6_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_address0,
        buf_V_6_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_ce0,
        buf_V_6_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_we0,
        buf_V_6_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_d0,
        buf_V_5_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_address0,
        buf_V_5_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_ce0,
        buf_V_5_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_we0,
        buf_V_5_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_d0,
        buf_V_4_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_address0,
        buf_V_4_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_ce0,
        buf_V_4_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_we0,
        buf_V_4_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_d0,
        buf_V_3_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_address0,
        buf_V_3_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_ce0,
        buf_V_3_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_we0,
        buf_V_3_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_d0,
        buf_V_2_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_address0,
        buf_V_2_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_ce0,
        buf_V_2_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_we0,
        buf_V_2_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_d0,
        buf_V_1_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_address0,
        buf_V_1_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_ce0,
        buf_V_1_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_we0,
        buf_V_1_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_d0,
        buf_V_address0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_address0,
        buf_V_ce0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_ce0,
        buf_V_we0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_we0,
        buf_V_d0 => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_d0,
        in0_V_TDATA => in0_V_TDATA,
        in0_V_TREADY => grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_in0_V_TREADY);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_ready = ap_const_logic_1)) then 
                    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_ready = ap_const_logic_1)) then 
                    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_ready = ap_const_logic_1)) then 
                    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_reg_860_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_done = ap_const_logic_1))) then 
                indvar_flatten_reg_860 <= add_ln155_reg_1277;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln154_fu_1157_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_860 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    xp_reg_871_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_done = ap_const_logic_1))) then 
                xp_reg_871 <= add_ln156_reg_1537;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln154_fu_1157_p2 = ap_const_lv1_0))) then 
                xp_reg_871 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    yp_fu_56_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                yp_fu_56 <= ap_const_lv3_0;
            elsif (((icmp_ln155_fu_1169_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                yp_fu_56 <= yp_2_reg_1269;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln155_reg_1277 <= add_ln155_fu_1175_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                add_ln156_reg_1537 <= add_ln156_fu_1249_p2;
                select_ln155_reg_1282 <= select_ln155_fu_1187_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                buf_V_10_load_reg_1592 <= buf_V_10_q0;
                buf_V_11_load_reg_1597 <= buf_V_11_q0;
                buf_V_12_load_reg_1602 <= buf_V_12_q0;
                buf_V_13_load_reg_1607 <= buf_V_13_q0;
                buf_V_14_load_reg_1612 <= buf_V_14_q0;
                buf_V_15_load_reg_1617 <= buf_V_15_q0;
                buf_V_16_load_reg_1622 <= buf_V_16_q0;
                buf_V_17_load_reg_1627 <= buf_V_17_q0;
                buf_V_18_load_reg_1632 <= buf_V_18_q0;
                buf_V_19_load_reg_1637 <= buf_V_19_q0;
                buf_V_1_load_reg_1547 <= buf_V_1_q0;
                buf_V_20_load_reg_1642 <= buf_V_20_q0;
                buf_V_21_load_reg_1647 <= buf_V_21_q0;
                buf_V_22_load_reg_1652 <= buf_V_22_q0;
                buf_V_23_load_reg_1657 <= buf_V_23_q0;
                buf_V_24_load_reg_1662 <= buf_V_24_q0;
                buf_V_25_load_reg_1667 <= buf_V_25_q0;
                buf_V_26_load_reg_1672 <= buf_V_26_q0;
                buf_V_27_load_reg_1677 <= buf_V_27_q0;
                buf_V_28_load_reg_1682 <= buf_V_28_q0;
                buf_V_29_load_reg_1687 <= buf_V_29_q0;
                buf_V_2_load_reg_1552 <= buf_V_2_q0;
                buf_V_30_load_reg_1692 <= buf_V_30_q0;
                buf_V_31_load_reg_1697 <= buf_V_31_q0;
                buf_V_32_load_reg_1702 <= buf_V_32_q0;
                buf_V_33_load_reg_1707 <= buf_V_33_q0;
                buf_V_34_load_reg_1712 <= buf_V_34_q0;
                buf_V_35_load_reg_1717 <= buf_V_35_q0;
                buf_V_36_load_reg_1722 <= buf_V_36_q0;
                buf_V_37_load_reg_1727 <= buf_V_37_q0;
                buf_V_38_load_reg_1732 <= buf_V_38_q0;
                buf_V_39_load_reg_1737 <= buf_V_39_q0;
                buf_V_3_load_reg_1557 <= buf_V_3_q0;
                buf_V_40_load_reg_1742 <= buf_V_40_q0;
                buf_V_41_load_reg_1747 <= buf_V_41_q0;
                buf_V_42_load_reg_1752 <= buf_V_42_q0;
                buf_V_43_load_reg_1757 <= buf_V_43_q0;
                buf_V_44_load_reg_1762 <= buf_V_44_q0;
                buf_V_45_load_reg_1767 <= buf_V_45_q0;
                buf_V_46_load_reg_1772 <= buf_V_46_q0;
                buf_V_47_load_reg_1777 <= buf_V_47_q0;
                buf_V_48_load_reg_1782 <= buf_V_48_q0;
                buf_V_49_load_reg_1787 <= buf_V_49_q0;
                buf_V_4_load_reg_1562 <= buf_V_4_q0;
                buf_V_5_load_reg_1567 <= buf_V_5_q0;
                buf_V_6_load_reg_1572 <= buf_V_6_q0;
                buf_V_7_load_reg_1577 <= buf_V_7_q0;
                buf_V_8_load_reg_1582 <= buf_V_8_q0;
                buf_V_9_load_reg_1587 <= buf_V_9_q0;
                buf_V_load_reg_1542 <= buf_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                yp_2_reg_1269 <= yp_2_fu_1163_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_done, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_done, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_done, icmp_ln154_fu_1157_p2, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln154_fu_1157_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln155_fu_1175_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_860) + unsigned(ap_const_lv4_1));
    add_ln156_fu_1249_p2 <= std_logic_vector(unsigned(select_ln155_fu_1187_p3) + unsigned(ap_const_lv3_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_done)
    begin
        if ((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_done)
    begin
        if ((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_done)
    begin
        if ((grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, icmp_ln154_fu_1157_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln154_fu_1157_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state3, icmp_ln154_fu_1157_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln154_fu_1157_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_10_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_10_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_10_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_10_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_10_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_address0;
        else 
            buf_V_10_address0 <= "XXX";
        end if; 
    end process;


    buf_V_10_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_10_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_10_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_10_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_10_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_ce0;
        else 
            buf_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_10_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_10_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_10_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_10_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_d0;
        else 
            buf_V_10_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_10_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_10_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_10_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_10_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_10_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_10_we0;
        else 
            buf_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_11_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_11_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_11_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_11_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_11_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_address0;
        else 
            buf_V_11_address0 <= "XXX";
        end if; 
    end process;


    buf_V_11_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_11_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_11_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_11_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_11_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_ce0;
        else 
            buf_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_11_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_11_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_11_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_11_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_d0;
        else 
            buf_V_11_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_11_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_11_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_11_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_11_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_11_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_11_we0;
        else 
            buf_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_12_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_12_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_12_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_12_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_12_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_address0;
        else 
            buf_V_12_address0 <= "XXX";
        end if; 
    end process;


    buf_V_12_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_12_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_12_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_12_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_12_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_ce0;
        else 
            buf_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_12_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_12_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_12_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_12_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_d0;
        else 
            buf_V_12_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_12_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_12_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_12_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_12_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_12_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_12_we0;
        else 
            buf_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_13_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_13_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_13_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_13_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_13_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_address0;
        else 
            buf_V_13_address0 <= "XXX";
        end if; 
    end process;


    buf_V_13_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_13_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_13_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_13_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_13_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_ce0;
        else 
            buf_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_13_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_13_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_13_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_13_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_d0;
        else 
            buf_V_13_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_13_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_13_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_13_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_13_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_13_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_13_we0;
        else 
            buf_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_14_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_14_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_14_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_14_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_14_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_address0;
        else 
            buf_V_14_address0 <= "XXX";
        end if; 
    end process;


    buf_V_14_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_14_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_14_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_14_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_14_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_ce0;
        else 
            buf_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_14_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_14_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_14_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_14_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_d0;
        else 
            buf_V_14_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_14_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_14_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_14_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_14_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_14_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_14_we0;
        else 
            buf_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_15_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_15_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_15_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_15_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_15_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_address0;
        else 
            buf_V_15_address0 <= "XXX";
        end if; 
    end process;


    buf_V_15_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_15_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_15_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_15_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_15_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_ce0;
        else 
            buf_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_15_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_15_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_15_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_15_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_d0;
        else 
            buf_V_15_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_15_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_15_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_15_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_15_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_15_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_15_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_15_we0;
        else 
            buf_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_16_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_16_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_16_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_16_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_16_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_address0;
        else 
            buf_V_16_address0 <= "XXX";
        end if; 
    end process;


    buf_V_16_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_16_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_16_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_16_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_16_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_ce0;
        else 
            buf_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_16_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_16_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_16_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_16_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_d0;
        else 
            buf_V_16_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_16_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_16_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_16_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_16_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_16_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_16_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_16_we0;
        else 
            buf_V_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_17_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_17_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_17_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_17_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_17_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_address0;
        else 
            buf_V_17_address0 <= "XXX";
        end if; 
    end process;


    buf_V_17_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_17_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_17_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_17_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_17_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_ce0;
        else 
            buf_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_17_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_17_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_17_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_17_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_d0;
        else 
            buf_V_17_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_17_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_17_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_17_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_17_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_17_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_17_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_17_we0;
        else 
            buf_V_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_18_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_18_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_18_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_18_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_18_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_address0;
        else 
            buf_V_18_address0 <= "XXX";
        end if; 
    end process;


    buf_V_18_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_18_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_18_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_18_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_ce0;
        else 
            buf_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_18_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_18_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_18_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_18_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_d0;
        else 
            buf_V_18_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_18_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_18_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_18_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_18_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_18_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_18_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_18_we0;
        else 
            buf_V_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_19_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_19_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_19_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_19_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_19_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_address0;
        else 
            buf_V_19_address0 <= "XXX";
        end if; 
    end process;


    buf_V_19_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_19_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_19_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_19_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_19_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_ce0;
        else 
            buf_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_19_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_19_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_19_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_19_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_d0;
        else 
            buf_V_19_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_19_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_19_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_19_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_19_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_19_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_19_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_19_we0;
        else 
            buf_V_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_1_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_1_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_1_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_address0;
        else 
            buf_V_1_address0 <= "XXX";
        end if; 
    end process;


    buf_V_1_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_1_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_1_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_ce0;
        else 
            buf_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_1_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_1_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_1_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_d0;
        else 
            buf_V_1_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_1_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_1_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_1_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_1_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_1_we0;
        else 
            buf_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_20_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_20_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_20_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_20_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_20_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_address0;
        else 
            buf_V_20_address0 <= "XXX";
        end if; 
    end process;


    buf_V_20_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_20_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_20_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_20_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_20_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_ce0;
        else 
            buf_V_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_20_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_20_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_20_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_20_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_d0;
        else 
            buf_V_20_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_20_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_20_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_20_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_20_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_20_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_20_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_20_we0;
        else 
            buf_V_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_21_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_21_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_21_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_21_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_21_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_address0;
        else 
            buf_V_21_address0 <= "XXX";
        end if; 
    end process;


    buf_V_21_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_21_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_21_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_21_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_ce0;
        else 
            buf_V_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_21_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_21_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_21_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_21_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_d0;
        else 
            buf_V_21_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_21_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_21_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_21_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_21_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_21_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_21_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_21_we0;
        else 
            buf_V_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_22_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_22_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_22_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_22_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_22_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_address0;
        else 
            buf_V_22_address0 <= "XXX";
        end if; 
    end process;


    buf_V_22_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_22_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_22_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_22_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_ce0;
        else 
            buf_V_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_22_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_22_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_22_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_22_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_d0;
        else 
            buf_V_22_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_22_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_22_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_22_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_22_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_22_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_22_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_22_we0;
        else 
            buf_V_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_23_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_23_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_23_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_23_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_23_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_address0;
        else 
            buf_V_23_address0 <= "XXX";
        end if; 
    end process;


    buf_V_23_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_23_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_23_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_23_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_ce0;
        else 
            buf_V_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_23_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_23_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_23_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_23_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_d0;
        else 
            buf_V_23_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_23_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_23_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_23_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_23_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_23_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_23_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_23_we0;
        else 
            buf_V_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_24_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_24_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_24_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_24_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_24_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_address0;
        else 
            buf_V_24_address0 <= "XXX";
        end if; 
    end process;


    buf_V_24_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_24_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_24_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_24_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_ce0;
        else 
            buf_V_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_24_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_24_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_24_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_24_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_d0;
        else 
            buf_V_24_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_24_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_24_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_24_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_24_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_24_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_24_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_24_we0;
        else 
            buf_V_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_25_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_25_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_25_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_25_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_25_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_address0;
        else 
            buf_V_25_address0 <= "XXX";
        end if; 
    end process;


    buf_V_25_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_25_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_25_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_25_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_ce0;
        else 
            buf_V_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_25_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_25_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_25_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_25_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_d0;
        else 
            buf_V_25_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_25_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_25_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_25_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_25_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_25_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_25_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_25_we0;
        else 
            buf_V_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_26_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_26_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_26_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_26_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_26_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_address0;
        else 
            buf_V_26_address0 <= "XXX";
        end if; 
    end process;


    buf_V_26_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_26_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_26_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_26_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_26_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_ce0;
        else 
            buf_V_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_26_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_26_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_26_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_26_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_d0;
        else 
            buf_V_26_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_26_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_26_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_26_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_26_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_26_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_26_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_26_we0;
        else 
            buf_V_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_27_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_27_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_27_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_27_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_27_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_address0;
        else 
            buf_V_27_address0 <= "XXX";
        end if; 
    end process;


    buf_V_27_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_27_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_27_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_27_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_27_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_ce0;
        else 
            buf_V_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_27_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_27_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_27_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_27_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_d0;
        else 
            buf_V_27_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_27_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_27_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_27_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_27_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_27_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_27_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_27_we0;
        else 
            buf_V_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_28_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_28_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_28_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_28_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_28_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_address0;
        else 
            buf_V_28_address0 <= "XXX";
        end if; 
    end process;


    buf_V_28_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_28_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_28_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_28_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_28_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_ce0;
        else 
            buf_V_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_28_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_28_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_28_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_28_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_d0;
        else 
            buf_V_28_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_28_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_28_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_28_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_28_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_28_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_28_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_28_we0;
        else 
            buf_V_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_29_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_29_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_29_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_29_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_29_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_address0;
        else 
            buf_V_29_address0 <= "XXX";
        end if; 
    end process;


    buf_V_29_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_29_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_29_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_29_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_29_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_ce0;
        else 
            buf_V_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_29_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_29_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_29_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_29_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_d0;
        else 
            buf_V_29_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_29_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_29_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_29_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_29_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_29_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_29_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_29_we0;
        else 
            buf_V_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_2_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_2_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_2_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_address0;
        else 
            buf_V_2_address0 <= "XXX";
        end if; 
    end process;


    buf_V_2_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_2_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_2_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_ce0;
        else 
            buf_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_2_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_2_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_2_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_d0;
        else 
            buf_V_2_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_2_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_2_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_2_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_2_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_2_we0;
        else 
            buf_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_30_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_30_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_30_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_30_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_30_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_address0;
        else 
            buf_V_30_address0 <= "XXX";
        end if; 
    end process;


    buf_V_30_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_30_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_30_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_30_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_30_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_ce0;
        else 
            buf_V_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_30_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_30_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_30_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_30_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_d0;
        else 
            buf_V_30_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_30_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_30_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_30_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_30_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_30_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_30_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_30_we0;
        else 
            buf_V_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_31_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_31_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_31_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_31_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_31_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_address0;
        else 
            buf_V_31_address0 <= "XXX";
        end if; 
    end process;


    buf_V_31_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_31_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_31_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_31_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_31_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_ce0;
        else 
            buf_V_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_31_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_31_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_31_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_31_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_d0;
        else 
            buf_V_31_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_31_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_31_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_31_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_31_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_31_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_31_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_31_we0;
        else 
            buf_V_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_32_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_32_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_32_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_32_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_32_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_address0;
        else 
            buf_V_32_address0 <= "XXX";
        end if; 
    end process;


    buf_V_32_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_32_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_32_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_32_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_32_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_ce0;
        else 
            buf_V_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_32_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_32_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_32_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_32_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_d0;
        else 
            buf_V_32_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_32_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_32_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_32_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_32_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_32_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_32_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_32_we0;
        else 
            buf_V_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_33_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_33_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_33_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_33_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_33_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_address0;
        else 
            buf_V_33_address0 <= "XXX";
        end if; 
    end process;


    buf_V_33_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_33_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_33_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_33_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_33_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_ce0;
        else 
            buf_V_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_33_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_33_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_33_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_33_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_d0;
        else 
            buf_V_33_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_33_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_33_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_33_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_33_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_33_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_33_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_33_we0;
        else 
            buf_V_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_34_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_34_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_34_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_34_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_34_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_address0;
        else 
            buf_V_34_address0 <= "XXX";
        end if; 
    end process;


    buf_V_34_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_34_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_34_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_34_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_34_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_ce0;
        else 
            buf_V_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_34_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_34_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_34_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_34_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_d0;
        else 
            buf_V_34_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_34_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_34_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_34_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_34_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_34_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_34_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_34_we0;
        else 
            buf_V_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_35_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_35_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_35_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_35_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_35_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_address0;
        else 
            buf_V_35_address0 <= "XXX";
        end if; 
    end process;


    buf_V_35_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_35_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_35_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_35_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_35_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_ce0;
        else 
            buf_V_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_35_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_35_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_35_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_35_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_d0;
        else 
            buf_V_35_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_35_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_35_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_35_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_35_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_35_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_35_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_35_we0;
        else 
            buf_V_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_36_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_36_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_36_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_36_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_36_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_address0;
        else 
            buf_V_36_address0 <= "XXX";
        end if; 
    end process;


    buf_V_36_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_36_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_36_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_36_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_36_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_ce0;
        else 
            buf_V_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_36_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_36_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_36_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_36_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_d0;
        else 
            buf_V_36_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_36_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_36_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_36_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_36_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_36_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_36_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_36_we0;
        else 
            buf_V_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_37_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_37_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_37_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_37_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_37_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_address0;
        else 
            buf_V_37_address0 <= "XXX";
        end if; 
    end process;


    buf_V_37_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_37_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_37_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_37_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_37_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_ce0;
        else 
            buf_V_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_37_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_37_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_37_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_37_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_d0;
        else 
            buf_V_37_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_37_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_37_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_37_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_37_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_37_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_37_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_37_we0;
        else 
            buf_V_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_38_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_38_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_38_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_38_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_38_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_address0;
        else 
            buf_V_38_address0 <= "XXX";
        end if; 
    end process;


    buf_V_38_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_38_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_38_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_38_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_38_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_ce0;
        else 
            buf_V_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_38_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_38_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_38_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_38_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_d0;
        else 
            buf_V_38_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_38_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_38_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_38_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_38_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_38_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_38_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_38_we0;
        else 
            buf_V_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_39_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_39_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_39_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_39_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_39_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_address0;
        else 
            buf_V_39_address0 <= "XXX";
        end if; 
    end process;


    buf_V_39_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_39_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_39_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_39_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_39_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_ce0;
        else 
            buf_V_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_39_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_39_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_39_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_39_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_d0;
        else 
            buf_V_39_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_39_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_39_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_39_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_39_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_39_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_39_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_39_we0;
        else 
            buf_V_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_3_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_3_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_3_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_address0;
        else 
            buf_V_3_address0 <= "XXX";
        end if; 
    end process;


    buf_V_3_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_3_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_3_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_ce0;
        else 
            buf_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_3_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_3_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_3_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_d0;
        else 
            buf_V_3_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_3_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_3_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_3_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_3_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_3_we0;
        else 
            buf_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_40_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_40_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_40_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_40_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_40_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_address0;
        else 
            buf_V_40_address0 <= "XXX";
        end if; 
    end process;


    buf_V_40_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_40_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_40_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_40_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_40_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_ce0;
        else 
            buf_V_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_40_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_40_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_40_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_40_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_d0;
        else 
            buf_V_40_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_40_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_40_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_40_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_40_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_40_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_40_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_40_we0;
        else 
            buf_V_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_41_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_41_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_41_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_41_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_41_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_address0;
        else 
            buf_V_41_address0 <= "XXX";
        end if; 
    end process;


    buf_V_41_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_41_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_41_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_41_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_41_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_ce0;
        else 
            buf_V_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_41_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_41_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_41_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_41_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_d0;
        else 
            buf_V_41_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_41_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_41_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_41_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_41_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_41_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_41_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_41_we0;
        else 
            buf_V_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_42_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_42_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_42_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_42_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_42_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_address0;
        else 
            buf_V_42_address0 <= "XXX";
        end if; 
    end process;


    buf_V_42_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_42_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_42_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_42_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_42_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_ce0;
        else 
            buf_V_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_42_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_42_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_42_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_42_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_d0;
        else 
            buf_V_42_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_42_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_42_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_42_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_42_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_42_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_42_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_42_we0;
        else 
            buf_V_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_43_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_43_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_43_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_43_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_43_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_address0;
        else 
            buf_V_43_address0 <= "XXX";
        end if; 
    end process;


    buf_V_43_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_43_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_43_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_43_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_43_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_ce0;
        else 
            buf_V_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_43_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_43_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_43_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_43_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_d0;
        else 
            buf_V_43_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_43_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_43_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_43_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_43_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_43_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_43_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_43_we0;
        else 
            buf_V_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_44_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_44_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_44_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_44_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_44_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_address0;
        else 
            buf_V_44_address0 <= "XXX";
        end if; 
    end process;


    buf_V_44_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_44_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_44_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_44_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_44_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_ce0;
        else 
            buf_V_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_44_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_44_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_44_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_44_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_d0;
        else 
            buf_V_44_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_44_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_44_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_44_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_44_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_44_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_44_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_44_we0;
        else 
            buf_V_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_45_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_45_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_45_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_45_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_45_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_address0;
        else 
            buf_V_45_address0 <= "XXX";
        end if; 
    end process;


    buf_V_45_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_45_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_45_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_45_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_45_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_ce0;
        else 
            buf_V_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_45_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_45_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_45_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_45_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_d0;
        else 
            buf_V_45_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_45_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_45_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_45_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_45_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_45_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_45_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_45_we0;
        else 
            buf_V_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_46_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_46_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_46_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_46_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_46_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_address0;
        else 
            buf_V_46_address0 <= "XXX";
        end if; 
    end process;


    buf_V_46_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_46_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_46_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_46_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_46_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_ce0;
        else 
            buf_V_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_46_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_46_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_46_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_46_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_d0;
        else 
            buf_V_46_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_46_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_46_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_46_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_46_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_46_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_46_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_46_we0;
        else 
            buf_V_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_47_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_47_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_47_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_47_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_47_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_address0;
        else 
            buf_V_47_address0 <= "XXX";
        end if; 
    end process;


    buf_V_47_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_47_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_47_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_47_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_47_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_ce0;
        else 
            buf_V_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_47_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_47_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_47_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_47_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_d0;
        else 
            buf_V_47_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_47_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_47_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_47_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_47_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_47_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_47_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_47_we0;
        else 
            buf_V_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_48_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_48_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_48_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_48_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_48_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_address0;
        else 
            buf_V_48_address0 <= "XXX";
        end if; 
    end process;


    buf_V_48_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_48_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_48_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_48_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_48_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_ce0;
        else 
            buf_V_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_48_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_48_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_48_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_48_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_d0;
        else 
            buf_V_48_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_48_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_48_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_48_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_48_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_48_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_48_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_48_we0;
        else 
            buf_V_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_49_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_49_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_49_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_49_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_49_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_address0;
        else 
            buf_V_49_address0 <= "XXX";
        end if; 
    end process;


    buf_V_49_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_49_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_49_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_49_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_49_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_ce0;
        else 
            buf_V_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_49_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_49_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_49_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_49_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_d0;
        else 
            buf_V_49_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_49_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_49_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_49_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_49_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_49_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_49_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_49_we0;
        else 
            buf_V_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_4_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_4_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_4_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_address0;
        else 
            buf_V_4_address0 <= "XXX";
        end if; 
    end process;


    buf_V_4_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_4_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_4_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_ce0;
        else 
            buf_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_4_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_4_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_4_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_d0;
        else 
            buf_V_4_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_4_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_4_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_4_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_4_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_4_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_4_we0;
        else 
            buf_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_5_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_5_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_5_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_address0;
        else 
            buf_V_5_address0 <= "XXX";
        end if; 
    end process;


    buf_V_5_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_5_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_5_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_ce0;
        else 
            buf_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_5_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_5_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_5_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_d0;
        else 
            buf_V_5_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_5_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_5_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_5_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_5_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_5_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_5_we0;
        else 
            buf_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_6_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_6_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_6_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_6_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_6_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_address0;
        else 
            buf_V_6_address0 <= "XXX";
        end if; 
    end process;


    buf_V_6_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_6_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_6_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_6_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_ce0;
        else 
            buf_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_6_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_6_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_6_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_6_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_d0;
        else 
            buf_V_6_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_6_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_6_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_6_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_6_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_6_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_6_we0;
        else 
            buf_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_7_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_7_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_7_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_7_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_7_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_address0;
        else 
            buf_V_7_address0 <= "XXX";
        end if; 
    end process;


    buf_V_7_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_7_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_7_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_7_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_ce0;
        else 
            buf_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_7_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_7_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_7_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_7_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_d0;
        else 
            buf_V_7_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_7_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_7_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_7_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_7_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_7_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_7_we0;
        else 
            buf_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_8_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_8_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_8_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_8_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_8_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_address0;
        else 
            buf_V_8_address0 <= "XXX";
        end if; 
    end process;


    buf_V_8_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_8_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_8_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_8_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_ce0;
        else 
            buf_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_8_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_8_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_8_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_8_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_d0;
        else 
            buf_V_8_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_8_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_8_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_8_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_8_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_8_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_8_we0;
        else 
            buf_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_9_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_9_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_9_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_9_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_9_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_address0;
        else 
            buf_V_9_address0 <= "XXX";
        end if; 
    end process;


    buf_V_9_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_9_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_9_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_9_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_9_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_ce0;
        else 
            buf_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_9_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_9_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_9_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_9_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_d0;
        else 
            buf_V_9_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_9_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_9_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_9_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_9_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_9_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_9_we0;
        else 
            buf_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_address0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_address0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_address0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8, zext_ln156_fu_1195_p1)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_address0 <= zext_ln156_fu_1195_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_address0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_address0;
        else 
            buf_V_address0 <= "XXX";
        end if; 
    end process;


    buf_V_ce0_assign_proc : process(ap_CS_fsm_state4, icmp_ln155_fu_1169_p2, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_ce0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_ce0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if (((icmp_ln155_fu_1169_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            buf_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_ce0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_ce0;
        else 
            buf_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_V_d0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_d0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_d0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_d0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_d0;
        else 
            buf_V_d0 <= "XXXXXXXX";
        end if; 
    end process;


    buf_V_we0_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_we0, grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_we0, ap_CS_fsm_state7, ap_CS_fsm_state2, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_V_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_buf_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buf_V_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_buf_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buf_V_we0 <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_buf_V_we0;
        else 
            buf_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_start <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1_fu_882_ap_start_reg;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_start <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_ap_start_reg;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_start <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_ap_start_reg;
    grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_out_V_TREADY <= (out_V_TREADY and ap_CS_fsm_state8);
    icmp_ln154_fu_1157_p2 <= "1" when (yp_fu_56 = ap_const_lv3_7) else "0";
    icmp_ln155_fu_1169_p2 <= "1" when (indvar_flatten_reg_860 = ap_const_lv4_E) else "0";
    icmp_ln156_fu_1181_p2 <= "1" when (xp_reg_871 = ap_const_lv3_7) else "0";

    in0_V_TREADY_assign_proc : process(grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_in0_V_TREADY, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            in0_V_TREADY <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6_fu_1042_in0_V_TREADY;
        else 
            in0_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    out_V_TDATA <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_out_V_TDATA;
    out_V_TVALID <= grp_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8_fu_986_out_V_TVALID;
    select_ln155_fu_1187_p3 <= 
        ap_const_lv3_0 when (icmp_ln156_fu_1181_p2(0) = '1') else 
        xp_reg_871;
    yp_2_fu_1163_p2 <= std_logic_vector(unsigned(yp_fu_56) + unsigned(ap_const_lv3_1));
    zext_ln156_fu_1195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln155_fu_1187_p3),64));
end behav;
