OpenROAD 1 f0e6c04818f120fcd15c29735a398d3cd420bd78
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openLANE_flow/designs/dvsd_cmp/runs/vanshika_4bit_magnitude_comparator/tmp/merged_unpadded.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openLANE_flow/designs/dvsd_cmp/runs/vanshika_4bit_magnitude_comparator/tmp/merged_unpadded.lef at line 794.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openLANE_flow/designs/dvsd_cmp/runs/vanshika_4bit_magnitude_comparator/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openLANE_flow/designs/dvsd_cmp/runs/vanshika_4bit_magnitude_comparator/results/placement/dvsd_cmp.placement.def
[INFO ODB-0128] Design: dvsd_cmp
[INFO ODB-0130]     Created 13 pins.
[INFO ODB-0131]     Created 61 components and 292 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 218 connections.
[INFO ODB-0133]     Created 34 nets and 74 connections.
[INFO ODB-0134] Finished DEF file: /openLANE_flow/designs/dvsd_cmp/runs/vanshika_4bit_magnitude_comparator/results/placement/dvsd_cmp.placement.def
[INFO]: Setting output delay to: 2.0
[INFO]: Setting input delay to: 2.0
[INFO]: Setting load to: 0.01765
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): 
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0038] Number of created patterns = 150000.
[INFO CTS-0038] Number of created patterns = 200000.
[INFO CTS-0038] Number of created patterns = 250000.
[INFO CTS-0038] Number of created patterns = 300000.
[INFO CTS-0039] Number of created patterns = 313632.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           198         
[WARNING CTS-0043] 6336 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 218640.
[INFO CTS-0047]     Number of keys in characterization LUT: 1877.
[INFO CTS-0048]     Actual min input cap: 1.
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 3048um.
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement          2.3 u
average displacement        0.0 u
max displacement            1.8 u
original HPWL             469.9 u
legalized HPWL            485.6 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 13 instances
[INFO DPL-0021] HPWL before             485.6 u
[INFO DPL-0022] HPWL after              469.9 u
[INFO DPL-0023] HPWL delta               -3.2 %
timing_report
No paths found.
timing_report_end
min_max_report
No paths found.
min_max_report_end
check_report
No paths found.
check_report_end
wns 0.00
tns 0.00
clock_skew_report
Clock 
No launch/capture paths found.

clock_skew_report_end
