# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../ALU.v" \
"../../../../../Accum.v" \
"../../../../../ctrl2.v" \
"../../../../../increm.v" \
"../../../../../memory.v" \
"../../../../../mux3to1.v" \
"../../../../../pc.v" \
"../../../../../seven_seg.v" \
"../../../../../top.v" \
"../../../../../toptb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
