<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › misc › carma › carma-fpga-program.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>carma-fpga-program.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * CARMA Board DATA-FPGA Programmer</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2009-2011 Ira W. Snyder &lt;iws@ovro.caltech.edu&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms of the GNU General Public License as published by the</span>
<span class="cm"> * Free Software Foundation; either version 2 of the License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/of_platform.h&gt;</span>
<span class="cp">#include &lt;linux/completion.h&gt;</span>
<span class="cp">#include &lt;linux/miscdevice.h&gt;</span>
<span class="cp">#include &lt;linux/dmaengine.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/highmem.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/mutex.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/leds.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/kref.h&gt;</span>
<span class="cp">#include &lt;linux/fs.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>

<span class="cp">#include &lt;media/videobuf-dma-sg.h&gt;</span>

<span class="cm">/* MPC8349EMDS specific get_immrbase() */</span>
<span class="cp">#include &lt;sysdev/fsl_soc.h&gt;</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">drv_name</span><span class="p">[]</span> <span class="o">=</span> <span class="s">&quot;carma-fpga-program&quot;</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> * Firmware images are always this exact size</span>
<span class="cm"> *</span>
<span class="cm"> * 12849552 bytes for a CARMA Digitizer Board (EP2S90 FPGAs)</span>
<span class="cm"> * 18662880 bytes for a CARMA Correlator Board (EP2S130 FPGAs)</span>
<span class="cm"> */</span>
<span class="cp">#define FW_SIZE_EP2S90		12849552</span>
<span class="cp">#define FW_SIZE_EP2S130		18662880</span>

<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">miscdevice</span> <span class="n">miscdev</span><span class="p">;</span>

	<span class="cm">/* Reference count */</span>
	<span class="k">struct</span> <span class="n">kref</span> <span class="n">ref</span><span class="p">;</span>

	<span class="cm">/* Device Registers */</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">immr</span><span class="p">;</span>

	<span class="cm">/* Freescale DMA Device */</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">;</span>

	<span class="cm">/* Interrupts */</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">status</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span> <span class="n">completion</span><span class="p">;</span>

	<span class="cm">/* FPGA Bitfile */</span>
	<span class="k">struct</span> <span class="n">mutex</span> <span class="n">lock</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">videobuf_dmabuf</span> <span class="n">vb</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">vb_allocated</span><span class="p">;</span>

	<span class="cm">/* max size and written bytes */</span>
	<span class="kt">size_t</span> <span class="n">fw_size</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">bytes</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * FPGA Bitfile Helpers</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> * fpga_drop_firmware_data() - drop the bitfile image from memory</span>
<span class="cm"> * @priv: the driver&#39;s private data structure</span>
<span class="cm"> *</span>
<span class="cm"> * LOCKING: must hold priv-&gt;lock</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">fpga_drop_firmware_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">videobuf_dma_free</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">vb</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">vb_allocated</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Private Data Reference Count</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">fpga_dev_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">kref</span> <span class="o">*</span><span class="n">ref</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">ref</span><span class="p">,</span> <span class="k">struct</span> <span class="n">fpga_dev</span><span class="p">,</span> <span class="n">ref</span><span class="p">);</span>

	<span class="cm">/* free any firmware image that was not programmed */</span>
	<span class="n">fpga_drop_firmware_data</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="n">mutex_destroy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * LED Trigger (could be a seperate module)</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * NOTE: this whole thing does have the problem that whenever the led&#39;s are</span>
<span class="cm"> * NOTE: first set to use the fpga trigger, they could be in the wrong state</span>
<span class="cm"> */</span>

<span class="n">DEFINE_LED_TRIGGER</span><span class="p">(</span><span class="n">ledtrig_fpga</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ledtrig_fpga_programmed</span><span class="p">(</span><span class="n">bool</span> <span class="n">enabled</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">led_trigger_event</span><span class="p">(</span><span class="n">ledtrig_fpga</span><span class="p">,</span> <span class="n">LED_FULL</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">led_trigger_event</span><span class="p">(</span><span class="n">ledtrig_fpga</span><span class="p">,</span> <span class="n">LED_OFF</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * FPGA Register Helpers</span>
<span class="cm"> */</span>

<span class="cm">/* Register Definitions */</span>
<span class="cp">#define FPGA_CONFIG_CONTROL		0x40</span>
<span class="cp">#define FPGA_CONFIG_STATUS		0x44</span>
<span class="cp">#define FPGA_CONFIG_FIFO_SIZE		0x48</span>
<span class="cp">#define FPGA_CONFIG_FIFO_USED		0x4C</span>
<span class="cp">#define FPGA_CONFIG_TOTAL_BYTE_COUNT	0x50</span>
<span class="cp">#define FPGA_CONFIG_CUR_BYTE_COUNT	0x54</span>

<span class="cp">#define FPGA_FIFO_ADDRESS		0x3000</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">fpga_fifo_size</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ioread32be</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_CONFIG_FIFO_SIZE</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define CFG_STATUS_ERR_MASK	0xfffe</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">fpga_config_error</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ioread32be</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_CONFIG_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CFG_STATUS_ERR_MASK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">fpga_fifo_empty</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ioread32be</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_CONFIG_FIFO_USED</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">fpga_fifo_write</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite32be</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_FIFO_ADDRESS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">fpga_set_byte_count</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="n">u32</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite32be</span><span class="p">(</span><span class="n">count</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_CONFIG_TOTAL_BYTE_COUNT</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define CFG_CTL_ENABLE	(1 &lt;&lt; 0)</span>
<span class="cp">#define CFG_CTL_RESET	(1 &lt;&lt; 1)</span>
<span class="cp">#define CFG_CTL_DMA	(1 &lt;&lt; 2)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">fpga_programmer_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="n">bool</span> <span class="n">dma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">dma</span><span class="p">)</span> <span class="o">?</span> <span class="p">(</span><span class="n">CFG_CTL_ENABLE</span> <span class="o">|</span> <span class="n">CFG_CTL_DMA</span><span class="p">)</span> <span class="o">:</span> <span class="n">CFG_CTL_ENABLE</span><span class="p">;</span>
	<span class="n">iowrite32be</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_CONFIG_CONTROL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">fpga_programmer_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite32be</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_CONFIG_CONTROL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">fpga_dump_registers</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">control</span><span class="p">,</span> <span class="n">status</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">used</span><span class="p">,</span> <span class="n">total</span><span class="p">,</span> <span class="n">curr</span><span class="p">;</span>

	<span class="cm">/* good status: do nothing */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Dump all status registers */</span>
	<span class="n">control</span> <span class="o">=</span> <span class="n">ioread32be</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_CONFIG_CONTROL</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">ioread32be</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_CONFIG_STATUS</span><span class="p">);</span>
	<span class="n">size</span> <span class="o">=</span> <span class="n">ioread32be</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_CONFIG_FIFO_SIZE</span><span class="p">);</span>
	<span class="n">used</span> <span class="o">=</span> <span class="n">ioread32be</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_CONFIG_FIFO_USED</span><span class="p">);</span>
	<span class="n">total</span> <span class="o">=</span> <span class="n">ioread32be</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_CONFIG_TOTAL_BYTE_COUNT</span><span class="p">);</span>
	<span class="n">curr</span> <span class="o">=</span> <span class="n">ioread32be</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_CONFIG_CUR_BYTE_COUNT</span><span class="p">);</span>

	<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Configuration failed, dumping status registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Control:    0x%.8x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">control</span><span class="p">);</span>
	<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Status:     0x%.8x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;FIFO Size:  0x%.8x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
	<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;FIFO Used:  0x%.8x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">used</span><span class="p">);</span>
	<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;FIFO Total: 0x%.8x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">total</span><span class="p">);</span>
	<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;FIFO Curr:  0x%.8x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">curr</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * FPGA Power Supply Code</span>
<span class="cm"> */</span>

<span class="cp">#define CTL_PWR_CONTROL		0x2006</span>
<span class="cp">#define CTL_PWR_STATUS		0x200A</span>
<span class="cp">#define CTL_PWR_FAIL		0x200B</span>

<span class="cp">#define PWR_CONTROL_ENABLE	0x01</span>

<span class="cp">#define PWR_STATUS_ERROR_MASK	0x10</span>
<span class="cp">#define PWR_STATUS_GOOD		0x0f</span>

<span class="cm">/*</span>
<span class="cm"> * Determine if the FPGA power is good for all supplies</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">fpga_power_good</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">CTL_PWR_STATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">PWR_STATUS_ERROR_MASK</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">val</span> <span class="o">==</span> <span class="n">PWR_STATUS_GOOD</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Disable the FPGA power supplies</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">fpga_disable_power_supplies</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">iowrite8</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">CTL_PWR_CONTROL</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Wait 500ms for the power rails to discharge</span>
<span class="cm">	 *</span>
<span class="cm">	 * Without this delay, the CTL-CPLD state machine can get into a</span>
<span class="cm">	 * state where it is waiting for the power-goods to assert, but they</span>
<span class="cm">	 * never do. This only happens when enabling and disabling the</span>
<span class="cm">	 * power sequencer very rapidly.</span>
<span class="cm">	 *</span>
<span class="cm">	 * The loop below will also wait for the power goods to de-assert,</span>
<span class="cm">	 * but testing has shown that they are always disabled by the time</span>
<span class="cm">	 * the sleep completes. However, omitting the sleep and only waiting</span>
<span class="cm">	 * for the power-goods to de-assert was not sufficient to ensure</span>
<span class="cm">	 * that the power sequencer would not wedge itself.</span>
<span class="cm">	 */</span>
	<span class="n">msleep</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>

	<span class="n">start</span> <span class="o">=</span> <span class="n">jiffies</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">time_before</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">start</span> <span class="o">+</span> <span class="n">HZ</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">CTL_PWR_STATUS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">PWR_STATUS_GOOD</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">usleep_range</span><span class="p">(</span><span class="mi">5000</span><span class="p">,</span> <span class="mi">10000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">CTL_PWR_STATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">PWR_STATUS_GOOD</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;power disable failed: &quot;</span>
				   <span class="s">&quot;power goods: status 0x%.2x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">PWR_STATUS_ERROR_MASK</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;power disable failed: &quot;</span>
				   <span class="s">&quot;alarm bit set: status 0x%.2x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * fpga_enable_power_supplies() - enable the DATA-FPGA power supplies</span>
<span class="cm"> * @priv: the driver&#39;s private data structure</span>
<span class="cm"> *</span>
<span class="cm"> * Enable the DATA-FPGA power supplies, waiting up to 1 second for</span>
<span class="cm"> * them to enable successfully.</span>
<span class="cm"> *</span>
<span class="cm"> * Returns 0 on success, -ERRNO otherwise</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">fpga_enable_power_supplies</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span> <span class="o">=</span> <span class="n">jiffies</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fpga_power_good</span><span class="p">(</span><span class="n">priv</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;power was already good</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">iowrite8</span><span class="p">(</span><span class="n">PWR_CONTROL_ENABLE</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">CTL_PWR_CONTROL</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">time_before</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">start</span> <span class="o">+</span> <span class="n">HZ</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">fpga_power_good</span><span class="p">(</span><span class="n">priv</span><span class="p">))</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">usleep_range</span><span class="p">(</span><span class="mi">5000</span><span class="p">,</span> <span class="mi">10000</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">fpga_power_good</span><span class="p">(</span><span class="n">priv</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Determine if the FPGA power supplies are all enabled</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">fpga_power_enabled</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">CTL_PWR_CONTROL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">PWR_CONTROL_ENABLE</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Determine if the FPGA&#39;s are programmed and running correctly</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">fpga_running</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fpga_power_good</span><span class="p">(</span><span class="n">priv</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>

	<span class="cm">/* Check the config done bit */</span>
	<span class="k">return</span> <span class="n">ioread32be</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_CONFIG_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * FPGA Programming Code</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> * fpga_program_block() - put a block of data into the programmer&#39;s FIFO</span>
<span class="cm"> * @priv: the driver&#39;s private data structure</span>
<span class="cm"> * @buf: the data to program</span>
<span class="cm"> * @count: the length of data to program (must be a multiple of 4 bytes)</span>
<span class="cm"> *</span>
<span class="cm"> * Returns 0 on success, -ERRNO otherwise</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">fpga_program_block</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">buf</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">size</span> <span class="o">=</span> <span class="n">fpga_fifo_size</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">len</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="cm">/* enforce correct data length for the FIFO */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">count</span> <span class="o">%</span> <span class="mi">4</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">count</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>

		<span class="cm">/* Get the size of the block to write (maximum is FIFO_SIZE) */</span>
		<span class="n">len</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="kt">size_t</span><span class="p">,</span> <span class="n">count</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
		<span class="n">timeout</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">HZ</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>

		<span class="cm">/* Write the block */</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">len</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
			<span class="n">fpga_fifo_write</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">data</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

		<span class="cm">/* Update the amounts left */</span>
		<span class="n">count</span> <span class="o">-=</span> <span class="n">len</span><span class="p">;</span>
		<span class="n">data</span> <span class="o">+=</span> <span class="n">len</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>

		<span class="cm">/* Wait for the fifo to empty */</span>
		<span class="k">while</span> <span class="p">(</span><span class="nb">true</span><span class="p">)</span> <span class="p">{</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">fpga_fifo_empty</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">dev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Fifo not empty</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">cpu_relax</span><span class="p">();</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">fpga_config_error</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error detected</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">time_after</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Fifo drain timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">usleep_range</span><span class="p">(</span><span class="mi">5000</span><span class="p">,</span> <span class="mi">10000</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * fpga_program_cpu() - program the DATA-FPGA&#39;s using the CPU</span>
<span class="cm"> * @priv: the driver&#39;s private data structure</span>
<span class="cm"> *</span>
<span class="cm"> * This is useful when the DMA programming method fails. It is possible to</span>
<span class="cm"> * wedge the Freescale DMA controller such that the DMA programming method</span>
<span class="cm"> * always fails. This method has always succeeded.</span>
<span class="cm"> *</span>
<span class="cm"> * Returns 0 on success, -ERRNO otherwise</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">noinline</span> <span class="kt">int</span> <span class="nf">fpga_program_cpu</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* Disable the programmer */</span>
	<span class="n">fpga_programmer_disable</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* Set the total byte count */</span>
	<span class="n">fpga_set_byte_count</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;total byte count %u bytes</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span><span class="p">);</span>

	<span class="cm">/* Enable the controller for programming */</span>
	<span class="n">fpga_programmer_enable</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;enabled the controller</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Write each chunk of the FPGA bitfile to FPGA programmer */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">fpga_program_block</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">vb</span><span class="p">.</span><span class="n">vaddr</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out_disable_controller</span><span class="p">;</span>

	<span class="cm">/* Wait for the interrupt handler to signal that programming finished */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_for_completion_timeout</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">completion</span><span class="p">,</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">HZ</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Timed out waiting for completion</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_disable_controller</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Retrieve the status from the interrupt handler */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">;</span>

<span class="nl">out_disable_controller:</span>
	<span class="n">fpga_programmer_disable</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#define FIFO_DMA_ADDRESS	0xf0003000</span>
<span class="cp">#define FIFO_MAX_LEN		4096</span>

<span class="cm">/**</span>
<span class="cm"> * fpga_program_dma() - program the DATA-FPGA&#39;s using the DMA engine</span>
<span class="cm"> * @priv: the driver&#39;s private data structure</span>
<span class="cm"> *</span>
<span class="cm"> * Program the DATA-FPGA&#39;s using the Freescale DMA engine. This requires that</span>
<span class="cm"> * the engine is programmed such that the hardware DMA request lines can</span>
<span class="cm"> * control the entire DMA transaction. The system controller FPGA then</span>
<span class="cm"> * completely offloads the programming from the CPU.</span>
<span class="cm"> *</span>
<span class="cm"> * Returns 0 on success, -ERRNO otherwise</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">noinline</span> <span class="kt">int</span> <span class="nf">fpga_program_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">videobuf_dmabuf</span> <span class="o">*</span><span class="n">vb</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">vb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">tx</span><span class="p">;</span>
	<span class="kt">size_t</span> <span class="n">num_pages</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">avail</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="n">config</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sg_table</span> <span class="n">table</span><span class="p">;</span>
	<span class="n">dma_cookie_t</span> <span class="n">cookie</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Disable the programmer */</span>
	<span class="n">fpga_programmer_disable</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* Allocate a scatterlist for the DMA destination */</span>
	<span class="n">num_pages</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span><span class="p">,</span> <span class="n">FIFO_MAX_LEN</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">sg_alloc_table</span><span class="p">(</span><span class="o">&amp;</span><span class="n">table</span><span class="p">,</span> <span class="n">num_pages</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to allocate dst scatterlist</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * This is an ugly hack</span>
<span class="cm">	 *</span>
<span class="cm">	 * We fill in a scatterlist as if it were mapped for DMA. This is</span>
<span class="cm">	 * necessary because there exists no better structure for this</span>
<span class="cm">	 * inside the kernel code.</span>
<span class="cm">	 *</span>
<span class="cm">	 * As an added bonus, we can use the DMAEngine API for all of this,</span>
<span class="cm">	 * rather than inventing another extremely similar API.</span>
<span class="cm">	 */</span>
	<span class="n">avail</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span><span class="p">;</span>
	<span class="n">for_each_sg</span><span class="p">(</span><span class="n">table</span><span class="p">.</span><span class="n">sgl</span><span class="p">,</span> <span class="n">sg</span><span class="p">,</span> <span class="n">num_pages</span><span class="p">,</span> <span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">len</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="kt">size_t</span><span class="p">,</span> <span class="n">avail</span><span class="p">,</span> <span class="n">FIFO_MAX_LEN</span><span class="p">);</span>
		<span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">)</span> <span class="o">=</span> <span class="n">FIFO_DMA_ADDRESS</span><span class="p">;</span>
		<span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">)</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>

		<span class="n">avail</span> <span class="o">-=</span> <span class="n">len</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Map the buffer for DMA */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">videobuf_dma_map</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">vb</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to map buffer for DMA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_free_table</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Configure the DMA channel to transfer FIFO_SIZE / 2 bytes per</span>
<span class="cm">	 * transaction, and then put it under external control</span>
<span class="cm">	 */</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">config</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">config</span><span class="p">));</span>
	<span class="n">config</span><span class="p">.</span><span class="n">direction</span> <span class="o">=</span> <span class="n">DMA_MEM_TO_DEV</span><span class="p">;</span>
	<span class="n">config</span><span class="p">.</span><span class="n">dst_addr_width</span> <span class="o">=</span> <span class="n">DMA_SLAVE_BUSWIDTH_4_BYTES</span><span class="p">;</span>
	<span class="n">config</span><span class="p">.</span><span class="n">dst_maxburst</span> <span class="o">=</span> <span class="n">fpga_fifo_size</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">device_control</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">DMA_SLAVE_CONFIG</span><span class="p">,</span>
					   <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">config</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;DMA slave configuration failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_dma_unmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">device_control</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">FSLDMA_EXTERNAL_START</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;DMA external control setup failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_dma_unmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* setup and submit the DMA transaction */</span>
	<span class="n">tx</span> <span class="o">=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">device_prep_dma_sg</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span>
					      <span class="n">table</span><span class="p">.</span><span class="n">sgl</span><span class="p">,</span> <span class="n">num_pages</span><span class="p">,</span>
					      <span class="n">vb</span><span class="o">-&gt;</span><span class="n">sglist</span><span class="p">,</span> <span class="n">vb</span><span class="o">-&gt;</span><span class="n">sglen</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to prep DMA transaction</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_dma_unmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cookie</span> <span class="o">=</span> <span class="n">tx</span><span class="o">-&gt;</span><span class="n">tx_submit</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma_submit_error</span><span class="p">(</span><span class="n">cookie</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to submit DMA transaction</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_dma_unmap</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dma_async_memcpy_issue_pending</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="cm">/* Set the total byte count */</span>
	<span class="n">fpga_set_byte_count</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;total byte count %u bytes</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span><span class="p">);</span>

	<span class="cm">/* Enable the controller for DMA programming */</span>
	<span class="n">fpga_programmer_enable</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;enabled the controller</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Wait for the interrupt handler to signal that programming finished */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_for_completion_timeout</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">completion</span><span class="p">,</span> <span class="mi">2</span> <span class="o">*</span> <span class="n">HZ</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Timed out waiting for completion</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ETIMEDOUT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_disable_controller</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Retrieve the status from the interrupt handler */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">;</span>

<span class="nl">out_disable_controller:</span>
	<span class="n">fpga_programmer_disable</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
<span class="nl">out_dma_unmap:</span>
	<span class="n">videobuf_dma_unmap</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">vb</span><span class="p">);</span>
<span class="nl">out_free_table:</span>
	<span class="n">sg_free_table</span><span class="p">(</span><span class="o">&amp;</span><span class="n">table</span><span class="p">);</span>
<span class="nl">out_return:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt Handling</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">fpga_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>

	<span class="cm">/* Save the status */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">fpga_config_error</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">)</span> <span class="o">?</span> <span class="o">-</span><span class="n">EIO</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;INTERRUPT status %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">);</span>
	<span class="n">fpga_dump_registers</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* Disabling the programmer clears the interrupt */</span>
	<span class="n">fpga_programmer_disable</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* Notify any waiters */</span>
	<span class="n">complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">completion</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * SYSFS Helpers</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> * fpga_do_stop() - deconfigure (reset) the DATA-FPGA&#39;s</span>
<span class="cm"> * @priv: the driver&#39;s private data structure</span>
<span class="cm"> *</span>
<span class="cm"> * LOCKING: must hold priv-&gt;lock</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">fpga_do_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* Set the led to unprogrammed */</span>
	<span class="n">ledtrig_fpga_programmed</span><span class="p">(</span><span class="nb">false</span><span class="p">);</span>

	<span class="cm">/* Pulse the config line to reset the FPGA&#39;s */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">CFG_CTL_ENABLE</span> <span class="o">|</span> <span class="n">CFG_CTL_RESET</span><span class="p">;</span>
	<span class="n">iowrite32be</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_CONFIG_CONTROL</span><span class="p">);</span>
	<span class="n">iowrite32be</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">FPGA_CONFIG_CONTROL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">noinline</span> <span class="kt">int</span> <span class="nf">fpga_do_program</span><span class="p">(</span><span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span> <span class="o">!=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">fw_size</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Incorrect bitfile size: got %zu bytes, &quot;</span>
				   <span class="s">&quot;should be %zu bytes</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				   <span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">fw_size</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fpga_power_enabled</span><span class="p">(</span><span class="n">priv</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Power not enabled</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">fpga_power_good</span><span class="p">(</span><span class="n">priv</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Power not good</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Set the LED to unprogrammed */</span>
	<span class="n">ledtrig_fpga_programmed</span><span class="p">(</span><span class="nb">false</span><span class="p">);</span>

	<span class="cm">/* Try to program the FPGA&#39;s using DMA */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">fpga_program_dma</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* If DMA failed or doesn&#39;t exist, try with CPU */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Falling back to CPU programming</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">fpga_program_cpu</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to program FPGA&#39;s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Drop the firmware bitfile from memory */</span>
	<span class="n">fpga_drop_firmware_data</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;FPGA programming successful</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">ledtrig_fpga_programmed</span><span class="p">(</span><span class="nb">true</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * File Operations</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">fpga_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">inode</span> <span class="o">*</span><span class="n">inode</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">filp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * The miscdevice layer puts our struct miscdevice into the</span>
<span class="cm">	 * filp-&gt;private_data field. We use this to find our private</span>
<span class="cm">	 * data and then overwrite it with our own private structure.</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">filp</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">,</span>
					     <span class="k">struct</span> <span class="n">fpga_dev</span><span class="p">,</span> <span class="n">miscdev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nr_pages</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* We only allow one process at a time */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">mutex_lock_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">filp</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="n">priv</span><span class="p">;</span>
	<span class="n">kref_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ref</span><span class="p">);</span>

	<span class="cm">/* Truncation: drop any existing data */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">filp</span><span class="o">-&gt;</span><span class="n">f_flags</span> <span class="o">&amp;</span> <span class="n">O_TRUNC</span><span class="p">)</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Check if we have already allocated a buffer */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">vb_allocated</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Allocate a buffer to hold enough data for the bitfile */</span>
	<span class="n">nr_pages</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">fw_size</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">videobuf_dma_init_kernel</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">vb</span><span class="p">,</span> <span class="n">DMA_TO_DEVICE</span><span class="p">,</span> <span class="n">nr_pages</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;unable to allocate data buffer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">kref_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ref</span><span class="p">,</span> <span class="n">fpga_dev_remove</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">vb_allocated</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">fpga_release</span><span class="p">(</span><span class="k">struct</span> <span class="n">inode</span> <span class="o">*</span><span class="n">inode</span><span class="p">,</span> <span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">filp</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">filp</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">kref_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ref</span><span class="p">,</span> <span class="n">fpga_dev_remove</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">fpga_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">filp</span><span class="p">,</span> <span class="k">const</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span>
			  <span class="kt">size_t</span> <span class="n">count</span><span class="p">,</span> <span class="n">loff_t</span> <span class="o">*</span><span class="n">f_pos</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">filp</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="cm">/* FPGA bitfiles have an exact size: disallow anything else */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span> <span class="o">&gt;=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">fw_size</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOSPC</span><span class="p">;</span>

	<span class="n">count</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="kt">size_t</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">fw_size</span> <span class="o">-</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">copy_from_user</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">vb</span><span class="p">.</span><span class="n">vaddr</span> <span class="o">+</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span><span class="p">,</span> <span class="n">buf</span><span class="p">,</span> <span class="n">count</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span> <span class="o">+=</span> <span class="n">count</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">fpga_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">filp</span><span class="p">,</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">,</span>
			 <span class="n">loff_t</span> <span class="o">*</span><span class="n">f_pos</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">filp</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="n">count</span> <span class="o">=</span> <span class="n">min_t</span><span class="p">(</span><span class="kt">size_t</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">bytes</span> <span class="o">-</span> <span class="o">*</span><span class="n">f_pos</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">copy_to_user</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">vb</span><span class="p">.</span><span class="n">vaddr</span> <span class="o">+</span> <span class="o">*</span><span class="n">f_pos</span><span class="p">,</span> <span class="n">count</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>

	<span class="o">*</span><span class="n">f_pos</span> <span class="o">+=</span> <span class="n">count</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">loff_t</span> <span class="nf">fpga_llseek</span><span class="p">(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">filp</span><span class="p">,</span> <span class="n">loff_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">origin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">filp</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="n">loff_t</span> <span class="n">newpos</span><span class="p">;</span>

	<span class="cm">/* only read-only opens are allowed to seek */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">filp</span><span class="o">-&gt;</span><span class="n">f_flags</span> <span class="o">&amp;</span> <span class="n">O_ACCMODE</span><span class="p">)</span> <span class="o">!=</span> <span class="n">O_RDONLY</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">origin</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SEEK_SET</span>: <span class="cm">/* seek relative to the beginning of the file */</span>
		<span class="n">newpos</span> <span class="o">=</span> <span class="n">offset</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SEEK_CUR</span>: <span class="cm">/* seek relative to current position in the file */</span>
		<span class="n">newpos</span> <span class="o">=</span> <span class="n">filp</span><span class="o">-&gt;</span><span class="n">f_pos</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SEEK_END</span>: <span class="cm">/* seek relative to the end of the file */</span>
		<span class="n">newpos</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">fw_size</span> <span class="o">-</span> <span class="n">offset</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* check for sanity */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">newpos</span> <span class="o">&gt;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">fw_size</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">filp</span><span class="o">-&gt;</span><span class="n">f_pos</span> <span class="o">=</span> <span class="n">newpos</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">newpos</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">file_operations</span> <span class="n">fpga_fops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">open</span>		<span class="o">=</span> <span class="n">fpga_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">release</span>	<span class="o">=</span> <span class="n">fpga_release</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span>		<span class="o">=</span> <span class="n">fpga_write</span><span class="p">,</span>
	<span class="p">.</span><span class="n">read</span>		<span class="o">=</span> <span class="n">fpga_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">llseek</span>		<span class="o">=</span> <span class="n">fpga_llseek</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Device Attributes</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pfail_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
			  <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">CTL_PWR_FAIL</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">snprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="s">&quot;0x%.2x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">pgood_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
			  <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">snprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="s">&quot;%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">fpga_power_good</span><span class="p">(</span><span class="n">priv</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">penable_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
			    <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">snprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="s">&quot;%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">fpga_power_enabled</span><span class="p">(</span><span class="n">priv</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">penable_store</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
			     <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">strict_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">fpga_enable_power_supplies</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">fpga_do_stop</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
		<span class="n">fpga_disable_power_supplies</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">program_show</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
			    <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">snprintf</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">,</span> <span class="s">&quot;%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">fpga_running</span><span class="p">(</span><span class="n">priv</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">ssize_t</span> <span class="nf">program_store</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">device_attribute</span> <span class="o">*</span><span class="n">attr</span><span class="p">,</span>
			     <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">buf</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">count</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">strict_strtoul</span><span class="p">(</span><span class="n">buf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* We can&#39;t have an image writer and be programming simultaneously */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mutex_lock_interruptible</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ERESTARTSYS</span><span class="p">;</span>

	<span class="cm">/* Program or Reset the FPGA&#39;s */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">val</span> <span class="o">?</span> <span class="n">fpga_do_program</span><span class="p">(</span><span class="n">priv</span><span class="p">)</span> <span class="o">:</span> <span class="n">fpga_do_stop</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out_unlock</span><span class="p">;</span>

	<span class="cm">/* Success */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">count</span><span class="p">;</span>

<span class="nl">out_unlock:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DEVICE_ATTR</span><span class="p">(</span><span class="n">power_fail</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">,</span> <span class="n">pfail_show</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEVICE_ATTR</span><span class="p">(</span><span class="n">power_good</span><span class="p">,</span> <span class="n">S_IRUGO</span><span class="p">,</span> <span class="n">pgood_show</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DEVICE_ATTR</span><span class="p">(</span><span class="n">power_enable</span><span class="p">,</span> <span class="n">S_IRUGO</span> <span class="o">|</span> <span class="n">S_IWUSR</span><span class="p">,</span>
		   <span class="n">penable_show</span><span class="p">,</span> <span class="n">penable_store</span><span class="p">);</span>

<span class="k">static</span> <span class="n">DEVICE_ATTR</span><span class="p">(</span><span class="n">program</span><span class="p">,</span> <span class="n">S_IRUGO</span> <span class="o">|</span> <span class="n">S_IWUSR</span><span class="p">,</span>
		   <span class="n">program_show</span><span class="p">,</span> <span class="n">program_store</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">attribute</span> <span class="o">*</span><span class="n">fpga_attributes</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">dev_attr_power_fail</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dev_attr_power_good</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dev_attr_power_enable</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dev_attr_program</span><span class="p">.</span><span class="n">attr</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">attribute_group</span> <span class="n">fpga_attr_group</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">attrs</span> <span class="o">=</span> <span class="n">fpga_attributes</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * OpenFirmware Device Subsystem</span>
<span class="cm"> */</span>

<span class="cp">#define SYS_REG_VERSION		0x00</span>
<span class="cp">#define SYS_REG_GEOGRAPHIC	0x10</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">dma_filter</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * DMA Channel #0 is the only acceptable device</span>
<span class="cm">	 *</span>
<span class="cm">	 * This probably won&#39;t survive an unload/load cycle of the Freescale</span>
<span class="cm">	 * DMAEngine driver, but that won&#39;t be a problem</span>
<span class="cm">	 */</span>
	<span class="k">return</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev_id</span> <span class="o">==</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">fpga_of_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">this_device</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">miscdev</span><span class="p">.</span><span class="n">this_device</span><span class="p">;</span>

	<span class="n">sysfs_remove_group</span><span class="p">(</span><span class="o">&amp;</span><span class="n">this_device</span><span class="o">-&gt;</span><span class="n">kobj</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fpga_attr_group</span><span class="p">);</span>
	<span class="n">misc_deregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">miscdev</span><span class="p">);</span>

	<span class="n">free_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">priv</span><span class="p">);</span>
	<span class="n">irq_dispose_mapping</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="cm">/* make sure the power supplies are off */</span>
	<span class="n">fpga_disable_power_supplies</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* unmap registers */</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">immr</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>

	<span class="n">dma_release_channel</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>

	<span class="cm">/* drop our reference to the private data structure */</span>
	<span class="n">kref_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ref</span><span class="p">,</span> <span class="n">fpga_dev_remove</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* CTL-CPLD Version Register */</span>
<span class="cp">#define CTL_CPLD_VERSION	0x2000</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">fpga_of_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">of_node</span> <span class="o">=</span> <span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">this_device</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">fpga_dev</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="n">dma_cap_mask_t</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ver</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* Allocate private data */</span>
	<span class="n">priv</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">priv</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to allocate private data</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Setup the miscdevice */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">miscdev</span><span class="p">.</span><span class="n">minor</span> <span class="o">=</span> <span class="n">MISC_DYNAMIC_MINOR</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">miscdev</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">drv_name</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">miscdev</span><span class="p">.</span><span class="n">fops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">fpga_fops</span><span class="p">;</span>

	<span class="n">kref_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ref</span><span class="p">);</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">priv</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">init_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">completion</span><span class="p">);</span>
	<span class="n">videobuf_dma_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">vb</span><span class="p">);</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">priv</span><span class="p">);</span>
	<span class="n">dma_cap_zero</span><span class="p">(</span><span class="n">mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_MEMCPY</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_INTERRUPT</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_SLAVE</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_SG</span><span class="p">,</span> <span class="n">mask</span><span class="p">);</span>

	<span class="cm">/* Get control of DMA channel #0 */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">chan</span> <span class="o">=</span> <span class="n">dma_request_channel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">dma_filter</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to acquire DMA channel #0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_free_priv</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Remap the registers for use */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">of_node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to ioremap registers</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_dma_release_channel</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Remap the IMMR for use */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">immr</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">get_immrbase</span><span class="p">(),</span> <span class="mh">0x100000</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">immr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to ioremap IMMR</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_unmap_regs</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check that external DMA is configured</span>
<span class="cm">	 *</span>
<span class="cm">	 * U-Boot does this for us, but we should check it and bail out if</span>
<span class="cm">	 * there is a problem. Failing to have this register setup correctly</span>
<span class="cm">	 * will cause the DMA controller to transfer a single cacheline</span>
<span class="cm">	 * worth of data, then wedge itself.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">ioread32be</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">immr</span> <span class="o">+</span> <span class="mh">0x114</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xE00</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0xE00</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;External DMA control not configured</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_unmap_immr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check the CTL-CPLD version</span>
<span class="cm">	 *</span>
<span class="cm">	 * This driver uses the CTL-CPLD DATA-FPGA power sequencer, and we</span>
<span class="cm">	 * don&#39;t want to run on any version of the CTL-CPLD that does not use</span>
<span class="cm">	 * a compatible register layout.</span>
<span class="cm">	 *</span>
<span class="cm">	 * v2: changed register layout, added power sequencer</span>
<span class="cm">	 * v3: added glitch filter on the i2c overcurrent/overtemp outputs</span>
<span class="cm">	 */</span>
	<span class="n">ver</span> <span class="o">=</span> <span class="n">ioread8</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">CTL_CPLD_VERSION</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ver</span> <span class="o">!=</span> <span class="mh">0x02</span> <span class="o">&amp;&amp;</span> <span class="n">ver</span> <span class="o">!=</span> <span class="mh">0x03</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;CTL-CPLD is not version 0x02 or 0x03!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_unmap_immr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Set the exact size that the firmware image should be */</span>
	<span class="n">ver</span> <span class="o">=</span> <span class="n">ioread32be</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">SYS_REG_VERSION</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">fw_size</span> <span class="o">=</span> <span class="p">(</span><span class="n">ver</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">))</span> <span class="o">?</span> <span class="n">FW_SIZE_EP2S130</span> <span class="o">:</span> <span class="n">FW_SIZE_EP2S90</span><span class="p">;</span>

	<span class="cm">/* Find the correct IRQ number */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">of_node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to find IRQ line</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_unmap_immr</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Request the IRQ */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">fpga_irq</span><span class="p">,</span> <span class="n">IRQF_SHARED</span><span class="p">,</span> <span class="n">drv_name</span><span class="p">,</span> <span class="n">priv</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to request IRQ %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_irq_dispose_mapping</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Reset and stop the FPGA&#39;s, just in case */</span>
	<span class="n">fpga_do_stop</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* Register the miscdevice */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">misc_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">miscdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to register miscdevice</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_free_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Create the sysfs files */</span>
	<span class="n">this_device</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">miscdev</span><span class="p">.</span><span class="n">this_device</span><span class="p">;</span>
	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="n">this_device</span><span class="p">,</span> <span class="n">priv</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">sysfs_create_group</span><span class="p">(</span><span class="o">&amp;</span><span class="n">this_device</span><span class="o">-&gt;</span><span class="n">kobj</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fpga_attr_group</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to create sysfs files</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_misc_deregister</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;CARMA FPGA Programmer: %s rev%s with %s FPGAs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">ver</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">17</span><span class="p">))</span> <span class="o">?</span> <span class="s">&quot;Correlator&quot;</span> <span class="o">:</span> <span class="s">&quot;Digitizer&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">ver</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">))</span> <span class="o">?</span> <span class="s">&quot;B&quot;</span> <span class="o">:</span> <span class="s">&quot;A&quot;</span><span class="p">,</span>
			<span class="p">(</span><span class="n">ver</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">))</span> <span class="o">?</span> <span class="s">&quot;EP2S130&quot;</span> <span class="o">:</span> <span class="s">&quot;EP2S90&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">out_misc_deregister:</span>
	<span class="n">misc_deregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">miscdev</span><span class="p">);</span>
<span class="nl">out_free_irq:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">priv</span><span class="p">);</span>
<span class="nl">out_irq_dispose_mapping:</span>
	<span class="n">irq_dispose_mapping</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="nl">out_unmap_immr:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">immr</span><span class="p">);</span>
<span class="nl">out_unmap_regs:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
<span class="nl">out_dma_release_channel:</span>
	<span class="n">dma_release_channel</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>
<span class="nl">out_free_priv:</span>
	<span class="n">kref_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">ref</span><span class="p">,</span> <span class="n">fpga_dev_remove</span><span class="p">);</span>
<span class="nl">out_return:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">fpga_of_match</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;carma,fpga-programmer&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">fpga_of_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">fpga_of_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">fpga_of_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">drv_name</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span>	<span class="o">=</span> <span class="n">fpga_of_match</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>		<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Module Init / Exit</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">fpga_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">led_trigger_register_simple</span><span class="p">(</span><span class="s">&quot;fpga&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ledtrig_fpga</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fpga_of_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">fpga_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fpga_of_driver</span><span class="p">);</span>
	<span class="n">led_trigger_unregister_simple</span><span class="p">(</span><span class="n">ledtrig_fpga</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Ira W. Snyder &lt;iws@ovro.caltech.edu&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;CARMA Board DATA-FPGA Programmer&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">fpga_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">fpga_exit</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
