// Seed: 2376489264
module module_0 (
    output supply0 id_0,
    input tri1 id_1
);
  wire id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    output tri id_3,
    output tri0 id_4,
    output tri id_5,
    output supply1 id_6,
    output uwire id_7,
    output wor id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wor id_11,
    output uwire id_12,
    output wand id_13,
    input tri1 id_14,
    input wire id_15,
    input supply0 id_16,
    input tri0 id_17,
    output tri0 id_18,
    output tri0 id_19,
    output wor id_20,
    input tri1 id_21,
    output tri0 id_22
);
  wire id_24;
  nor (id_18, id_10, id_17, id_16, id_15, id_24, id_11, id_21, id_1, id_14, id_9);
  module_0(
      id_2, id_10
  );
endmodule
