# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do FullAdder4bits_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/FullAdder/fulladder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder
# -- Compiling architecture RTL of fulladder
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/FullAdder4bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FullAdder4bits
# -- Compiling architecture flow of FullAdder4bits
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/tb_FullAdder4bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_FullAdder4bits
# -- Compiling architecture teste of tb_FullAdder4bits
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/tb_FullAdder4bits.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/tb_FullAdder4bits.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/tb_FullAdder4bits.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/tb_FullAdder4bits.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  tb_fullAdder4bits
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_fullAdder4bits 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fulladder4bits(teste)
# Loading ieee.numeric_std(body)
# Loading work.fulladder4bits(flow)
# Loading work.fulladder(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 150 ns
do FullAdder4bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/FullAdder/fulladder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder
# -- Compiling architecture RTL of fulladder
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/FullAdder4bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FullAdder4bits
# -- Compiling architecture flow of FullAdder4bits
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/tb_FullAdder4bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_FullAdder4bits
# -- Compiling architecture teste of tb_FullAdder4bits
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/tb_FullAdder4bits.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/tb_FullAdder4bits.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/tb_FullAdder4bits.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/tb_FullAdder4bits.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  tb_fullAdder4bits
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_fullAdder4bits 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fulladder4bits(teste)
# Loading ieee.numeric_std(body)
# Loading work.fulladder4bits(flow)
# Loading work.fulladder(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 150 ns
do FullAdder4bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/FullAdder/fulladder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder
# -- Compiling architecture RTL of fulladder
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/FullAdder4bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FullAdder4bits
# -- Compiling architecture flow of FullAdder4bits
# 
# vcom -93 -work work {B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/tb_FullAdder4bits.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_FullAdder4bits
# -- Compiling architecture teste of tb_FullAdder4bits
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/tb_FullAdder4bits.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/tb_FullAdder4bits.vhd(24): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/tb_FullAdder4bits.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] B:/UFMG/2023-2/LAB SD/pratica 5/fullAdder4bits/tb_FullAdder4bits.vhd(25): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  tb_fullAdder4bits
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_fullAdder4bits 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fulladder4bits(teste)
# Loading ieee.numeric_std(body)
# Loading work.fulladder4bits(flow)
# Loading work.fulladder(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 150 ns
do wave.do
# Cannot open macro file: wave.do
