--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/p/w/pwh/rh2/src/pwh_lab/rh_video_display/rh_video_display.ise
-intstyle ise -v 3 -s 4 -xml fft fft.ncd -o fft.twr fft.pcf -ucf labkit.ucf

Design file:              fft.ncd
Physical constraint file: fft.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -3.254(F)|    3.526(F)|ac97_bit_clock_BUFGP|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
button0      |    2.242(R)|   -0.997(R)|clock_27mhz_IBUFG |   0.000|
button_down  |    4.211(R)|   -2.103(R)|clock_27mhz_IBUFG |   0.000|
button_enter |    3.460(R)|   -1.763(R)|clock_27mhz_IBUFG |   0.000|
button_up    |    3.780(R)|   -1.493(R)|clock_27mhz_IBUFG |   0.000|
ram0_data<0> |   -2.466(R)|    2.738(R)|clk               |   0.000|
ram0_data<1> |   -2.458(R)|    2.730(R)|clk               |   0.000|
ram0_data<2> |   -2.574(R)|    2.846(R)|clk               |   0.000|
ram0_data<3> |   -2.809(R)|    3.081(R)|clk               |   0.000|
ram0_data<4> |   -2.231(R)|    2.503(R)|clk               |   0.000|
ram0_data<5> |   -2.182(R)|    2.454(R)|clk               |   0.000|
ram0_data<6> |   -2.345(R)|    2.617(R)|clk               |   0.000|
ram0_data<7> |   -2.631(R)|    2.903(R)|clk               |   0.000|
ram0_data<8> |   -1.752(R)|    2.024(R)|clk               |   0.000|
ram0_data<9> |   -1.905(R)|    2.177(R)|clk               |   0.000|
ram0_data<10>|   -2.325(R)|    2.597(R)|clk               |   0.000|
ram0_data<11>|   -2.160(R)|    2.432(R)|clk               |   0.000|
ram0_data<12>|   -2.955(R)|    3.227(R)|clk               |   0.000|
ram0_data<13>|   -2.847(R)|    3.119(R)|clk               |   0.000|
ram0_data<14>|   -2.655(R)|    2.927(R)|clk               |   0.000|
ram0_data<15>|   -2.373(R)|    2.645(R)|clk               |   0.000|
ram0_data<16>|   -2.569(R)|    2.841(R)|clk               |   0.000|
ram0_data<17>|   -2.934(R)|    3.206(R)|clk               |   0.000|
ram0_data<18>|   -2.214(R)|    2.486(R)|clk               |   0.000|
ram0_data<19>|   -2.505(R)|    2.777(R)|clk               |   0.000|
ram0_data<20>|   -2.287(R)|    2.559(R)|clk               |   0.000|
ram0_data<21>|   -2.098(R)|    2.370(R)|clk               |   0.000|
ram0_data<22>|   -2.082(R)|    2.354(R)|clk               |   0.000|
ram0_data<23>|   -2.210(R)|    2.482(R)|clk               |   0.000|
ram0_data<24>|   -1.732(R)|    2.004(R)|clk               |   0.000|
ram0_data<25>|   -0.900(R)|    1.172(R)|clk               |   0.000|
ram0_data<26>|   -2.671(R)|    2.943(R)|clk               |   0.000|
ram0_data<27>|   -1.529(R)|    1.801(R)|clk               |   0.000|
ram0_data<28>|   -2.206(R)|    2.478(R)|clk               |   0.000|
ram0_data<29>|   -1.829(R)|    2.101(R)|clk               |   0.000|
ram0_data<30>|   -2.216(R)|    2.488(R)|clk               |   0.000|
ram0_data<31>|   -2.151(R)|    2.423(R)|clk               |   0.000|
switch<0>    |    3.001(R)|   -2.594(R)|clock_27mhz_IBUFG |   0.000|
switch<1>    |    2.445(R)|   -2.038(R)|clock_27mhz_IBUFG |   0.000|
switch<2>    |    3.147(R)|   -2.740(R)|clock_27mhz_IBUFG |   0.000|
switch<3>    |    2.559(R)|   -2.152(R)|clock_27mhz_IBUFG |   0.000|
switch<4>    |    2.175(R)|   -1.768(R)|clock_27mhz_IBUFG |   0.000|
switch<5>    |    2.362(R)|   -1.955(R)|clock_27mhz_IBUFG |   0.000|
switch<6>    |    2.543(R)|   -2.136(R)|clock_27mhz_IBUFG |   0.000|
switch<7>    |    2.018(R)|   -1.611(R)|clock_27mhz_IBUFG |   0.000|
user1<0>     |    2.946(R)|   -0.447(R)|clk               |   0.000|
user1<2>     |    1.932(R)|   -1.660(R)|clk               |   0.000|
user1<3>     |    1.175(R)|   -0.903(R)|clk               |   0.000|
user1<4>     |    1.208(R)|   -0.936(R)|clk               |   0.000|
user1<5>     |    0.862(R)|   -0.590(R)|clk               |   0.000|
user1<6>     |    0.344(R)|   -0.072(R)|clk               |   0.000|
user1<7>     |    0.619(R)|   -0.347(R)|clk               |   0.000|
user1<8>     |    1.892(R)|   -1.620(R)|clk               |   0.000|
user1<9>     |    1.525(R)|   -1.253(R)|clk               |   0.000|
-------------+------------+------------+------------------+--------+

Clock ac97_bit_clock to Pad
--------------+------------+--------------------+--------+
              | clk (edge) |                    | Clock  |
Destination   |   to PAD   |Internal Clock(s)   | Phase  |
--------------+------------+--------------------+--------+
ac97_sdata_out|   13.705(R)|ac97_bit_clock_BUFGP|   0.000|
ac97_synch    |   13.492(R)|ac97_bit_clock_BUFGP|   0.000|
--------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+------------------+--------+
                  | clk (edge) |                  | Clock  |
Destination       |   to PAD   |Internal Clock(s) | Phase  |
------------------+------------+------------------+--------+
Q                 |   14.518(R)|rc/ram_clock      |   0.000|
                  |   14.518(F)|rc/ram_clock      |   0.000|
analyzer1_data<0> |   16.907(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<2> |   14.596(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<3> |   16.898(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<4> |   16.247(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<5> |   16.296(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<6> |   15.976(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<7> |   15.733(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<8> |   16.541(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<9> |   16.788(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<10>|   15.996(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<11>|   16.297(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<12>|   15.158(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<13>|   16.715(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<14>|   16.795(R)|clock_27mhz_IBUFG |   0.000|
analyzer1_data<15>|   16.923(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<0> |   12.443(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<1> |   12.430(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<2> |   13.138(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<3> |   14.077(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<4> |   13.318(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<5> |   15.054(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<6> |   13.059(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<7> |   13.192(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<8> |   15.244(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<12>|   17.554(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<13>|   19.085(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<14>|   17.778(R)|clock_27mhz_IBUFG |   0.000|
analyzer3_data<15>|   17.847(R)|clock_27mhz_IBUFG |   0.000|
audio_reset_b     |   10.363(R)|clock_27mhz_IBUFG |   0.000|
clock_feedback_out|   12.703(R)|rc/ram_clock      |   0.000|
                  |   12.703(F)|rc/ram_clock      |   0.000|
disp_clock        |   10.854(R)|clock_27mhz_IBUFG |   0.000|
ram0_address<0>   |   18.837(R)|clk               |   0.000|
ram0_address<1>   |   18.854(R)|clk               |   0.000|
ram0_address<2>   |   18.930(R)|clk               |   0.000|
ram0_address<3>   |   20.381(R)|clk               |   0.000|
ram0_address<4>   |   20.807(R)|clk               |   0.000|
ram0_address<5>   |   21.257(R)|clk               |   0.000|
ram0_address<6>   |   21.288(R)|clk               |   0.000|
ram0_address<7>   |   21.746(R)|clk               |   0.000|
ram0_address<8>   |   17.971(R)|clk               |   0.000|
ram0_address<9>   |   26.829(R)|clk               |   0.000|
ram0_address<10>  |   25.995(R)|clk               |   0.000|
ram0_address<11>  |   25.280(R)|clk               |   0.000|
ram0_address<12>  |   27.050(R)|clk               |   0.000|
ram0_address<13>  |   26.344(R)|clk               |   0.000|
ram0_address<14>  |   26.748(R)|clk               |   0.000|
ram0_address<15>  |   27.965(R)|clk               |   0.000|
ram0_address<16>  |   27.451(R)|clk               |   0.000|
ram0_address<17>  |   25.627(R)|clk               |   0.000|
ram0_clk          |   12.600(R)|rc/ram_clock      |   0.000|
                  |   12.600(F)|rc/ram_clock      |   0.000|
ram0_data<0>      |   11.079(R)|clk               |   0.000|
ram0_data<1>      |   10.980(R)|clk               |   0.000|
ram0_data<2>      |   10.975(R)|clk               |   0.000|
ram0_data<3>      |   10.986(R)|clk               |   0.000|
ram0_data<4>      |   10.977(R)|clk               |   0.000|
ram0_data<5>      |   10.886(R)|clk               |   0.000|
ram0_data<6>      |   10.982(R)|clk               |   0.000|
ram0_data<7>      |   10.670(R)|clk               |   0.000|
ram0_data<8>      |   12.195(R)|clk               |   0.000|
ram0_data<9>      |   12.564(R)|clk               |   0.000|
ram0_data<10>     |   11.387(R)|clk               |   0.000|
ram0_data<11>     |   12.576(R)|clk               |   0.000|
ram0_data<12>     |   11.346(R)|clk               |   0.000|
ram0_data<13>     |   11.389(R)|clk               |   0.000|
ram0_data<14>     |   11.349(R)|clk               |   0.000|
ram0_data<15>     |   10.783(R)|clk               |   0.000|
ram0_data<16>     |   10.930(R)|clk               |   0.000|
ram0_data<17>     |   10.855(R)|clk               |   0.000|
ram0_data<18>     |   10.705(R)|clk               |   0.000|
ram0_data<19>     |   10.955(R)|clk               |   0.000|
ram0_data<20>     |   10.486(R)|clk               |   0.000|
ram0_data<21>     |   11.300(R)|clk               |   0.000|
ram0_data<22>     |   11.310(R)|clk               |   0.000|
ram0_data<23>     |   10.741(R)|clk               |   0.000|
ram0_data<24>     |   11.200(R)|clk               |   0.000|
ram0_data<25>     |   11.398(R)|clk               |   0.000|
ram0_data<26>     |   10.109(R)|clk               |   0.000|
ram0_data<27>     |   11.653(R)|clk               |   0.000|
ram0_data<28>     |   10.523(R)|clk               |   0.000|
ram0_data<29>     |   11.356(R)|clk               |   0.000|
ram0_data<30>     |   11.296(R)|clk               |   0.000|
ram0_data<31>     |   11.520(R)|clk               |   0.000|
ram0_data<32>     |   11.181(R)|clk               |   0.000|
ram0_data<33>     |   11.168(R)|clk               |   0.000|
ram0_data<34>     |   11.179(R)|clk               |   0.000|
ram0_data<35>     |   10.120(R)|clk               |   0.000|
ram0_we_b         |   14.426(R)|clk               |   0.000|
user1<1>          |   13.813(R)|clk               |   0.000|
vga_out_blank_b   |   13.048(R)|clk               |   0.000|
vga_out_blue<0>   |   12.670(R)|clk               |   0.000|
vga_out_blue<1>   |   12.624(R)|clk               |   0.000|
vga_out_blue<2>   |   12.870(R)|clk               |   0.000|
vga_out_blue<3>   |   12.377(R)|clk               |   0.000|
vga_out_blue<4>   |   12.157(R)|clk               |   0.000|
vga_out_blue<5>   |   12.164(R)|clk               |   0.000|
vga_out_blue<6>   |   11.892(R)|clk               |   0.000|
vga_out_blue<7>   |   11.702(R)|clk               |   0.000|
vga_out_green<0>  |   12.383(R)|clk               |   0.000|
vga_out_green<1>  |   13.644(R)|clk               |   0.000|
vga_out_green<2>  |   12.329(R)|clk               |   0.000|
vga_out_green<3>  |   12.727(R)|clk               |   0.000|
vga_out_green<4>  |   13.110(R)|clk               |   0.000|
vga_out_green<5>  |   13.042(R)|clk               |   0.000|
vga_out_green<6>  |   13.511(R)|clk               |   0.000|
vga_out_green<7>  |   12.705(R)|clk               |   0.000|
vga_out_hsync     |   11.657(R)|clk               |   0.000|
vga_out_red<0>    |   13.125(R)|clk               |   0.000|
vga_out_red<1>    |   13.289(R)|clk               |   0.000|
vga_out_red<2>    |   13.635(R)|clk               |   0.000|
vga_out_red<3>    |   13.338(R)|clk               |   0.000|
vga_out_red<4>    |   13.800(R)|clk               |   0.000|
vga_out_red<5>    |   12.977(R)|clk               |   0.000|
vga_out_red<6>    |   13.241(R)|clk               |   0.000|
vga_out_red<7>    |   13.390(R)|clk               |   0.000|
vga_out_vsync     |   12.547(R)|clk               |   0.000|
------------------+------------+------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.529|         |    7.472|    3.642|
clock_27mhz    |    3.119|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    4.568|    5.109|         |         |
clock_27mhz    |   22.653|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |analyzer1_data<1>  |   12.690|
clock_27mhz    |vga_out_pixel_clock|   11.493|
---------------+-------------------+---------+


Analysis completed Sun Dec  9 23:36:15 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 617 MB



