{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1602000270940 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "maxv_top 5M570ZF256C5 " "Selected device 5M570ZF256C5 for design \"maxv_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1602000270949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602000271001 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1602000271001 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1602000271144 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZF256I5 " "Device 5M570ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1602000271212 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256C5 " "Device 5M1270ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1602000271212 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF256I5 " "Device 5M1270ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1602000271212 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256C5 " "Device 5M2210ZF256C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1602000271212 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF256I5 " "Device 5M2210ZF256I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1602000271212 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1602000271212 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "maxv_top.sdc " "Synopsys Design Constraints File file not found: 'maxv_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1602000271319 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1602000271320 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1602000271323 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1602000271323 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1602000271323 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1602000271323 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   Clk_Main_i " "   1.000   Clk_Main_i" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1602000271323 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1602000271323 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602000271326 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1602000271326 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1602000271331 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "Clk_Main_i Global clock in PIN H5 " "Automatically promoted signal \"Clk_Main_i\" to use Global clock in PIN H5" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 42 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1602000271338 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "nReset_i Global clock " "Automatically promoted signal \"nReset_i\" to use Global clock" {  } { { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 51 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1602000271338 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "nReset_i " "Pin \"nReset_i\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { nReset_i } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nReset_i" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 51 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { nReset_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1602000271338 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1602000271339 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1602000271342 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1602000271354 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1602000271355 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1602000271361 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1602000271362 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1602000271362 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1602000271362 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602000271427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1602000271502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602000271568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1602000271576 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1602000271827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602000271827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1602000271845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1602000271967 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1602000271967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602000272043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1602000272044 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1602000272044 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1602000272053 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1602000272059 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "82 " "Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[5\] a permanently disabled " "Pin Mezzanine_io\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[5] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[5\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 479 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[6\] a permanently disabled " "Pin Mezzanine_io\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[6] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[6\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 480 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[7\] a permanently disabled " "Pin Mezzanine_io\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[7] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[7\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 481 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[8\] a permanently disabled " "Pin Mezzanine_io\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[8] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[8\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[9\] a permanently disabled " "Pin Mezzanine_io\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[9] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[9\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 483 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[10\] a permanently disabled " "Pin Mezzanine_io\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[10] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[10\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 484 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[11\] a permanently disabled " "Pin Mezzanine_io\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[11] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[11\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 485 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[12\] a permanently disabled " "Pin Mezzanine_io\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[12] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[12\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 486 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[13\] a permanently disabled " "Pin Mezzanine_io\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[13] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[13\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 487 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[14\] a permanently disabled " "Pin Mezzanine_io\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[14] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[14\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[15\] a permanently disabled " "Pin Mezzanine_io\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[15] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[15\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 489 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[16\] a permanently disabled " "Pin Mezzanine_io\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[16] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[16\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[17\] a permanently disabled " "Pin Mezzanine_io\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[17] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[17\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[18\] a permanently disabled " "Pin Mezzanine_io\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[18] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[18\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 492 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[19\] a permanently disabled " "Pin Mezzanine_io\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[19] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[19\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 493 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Mezzanine_io\[20\] a permanently disabled " "Pin Mezzanine_io\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Mezzanine_io[20] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Mezzanine_io\[20\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 46 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Mezzanine_io[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[1\] a permanently disabled " "Pin Con_25p_io\[1\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[1] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[1\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 472 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[2\] a permanently disabled " "Pin Con_25p_io\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[2] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[2\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 471 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[3\] a permanently disabled " "Pin Con_25p_io\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[3] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[3\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 470 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[4\] a permanently disabled " "Pin Con_25p_io\[4\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[4] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[4\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 469 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[5\] a permanently disabled " "Pin Con_25p_io\[5\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[5] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[5\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 468 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[6\] a permanently disabled " "Pin Con_25p_io\[6\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[6] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[6\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 467 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[7\] a permanently disabled " "Pin Con_25p_io\[7\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[7] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[7\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[8\] a permanently disabled " "Pin Con_25p_io\[8\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[8] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[8\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 465 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[9\] a permanently disabled " "Pin Con_25p_io\[9\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[9] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[9\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 464 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[10\] a permanently disabled " "Pin Con_25p_io\[10\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[10] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[10\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[11\] a permanently disabled " "Pin Con_25p_io\[11\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[11] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[11\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[12\] a permanently disabled " "Pin Con_25p_io\[12\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[12] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[12\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[13\] a permanently disabled " "Pin Con_25p_io\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[13] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[13\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 460 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[14\] a permanently disabled " "Pin Con_25p_io\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[14] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[14\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[15\] a permanently disabled " "Pin Con_25p_io\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[15] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[15\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 458 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[16\] a permanently disabled " "Pin Con_25p_io\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[16] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[16\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 457 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[17\] a permanently disabled " "Pin Con_25p_io\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[17] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[17\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 456 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[18\] a permanently disabled " "Pin Con_25p_io\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[18] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[18\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 455 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[19\] a permanently disabled " "Pin Con_25p_io\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[19] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[19\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 454 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[20\] a permanently disabled " "Pin Con_25p_io\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[20] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[20\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 453 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[21\] a permanently disabled " "Pin Con_25p_io\[21\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[21] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[21\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 452 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[22\] a permanently disabled " "Pin Con_25p_io\[22\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[22] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[22\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[23\] a permanently disabled " "Pin Con_25p_io\[23\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[23] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[23\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 450 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[24\] a permanently disabled " "Pin Con_25p_io\[24\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[24] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[24\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_25p_io\[25\] a permanently disabled " "Pin Con_25p_io\[25\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_25p_io[25] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_25p_io\[25\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 44 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_25p_io[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 387 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[2\] a permanently disabled " "Pin Con_80p_io\[2\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[2] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[2\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[3\] a permanently disabled " "Pin Con_80p_io\[3\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[3] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[3\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[13\] a permanently disabled " "Pin Con_80p_io\[13\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[13] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[13\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[14\] a permanently disabled " "Pin Con_80p_io\[14\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[14] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[14\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[15\] a permanently disabled " "Pin Con_80p_io\[15\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[15] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[15\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[16\] a permanently disabled " "Pin Con_80p_io\[16\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[16] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[16\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[17\] a permanently disabled " "Pin Con_80p_io\[17\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[17] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[17\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[18\] a permanently disabled " "Pin Con_80p_io\[18\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[18] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[18\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[19\] a permanently disabled " "Pin Con_80p_io\[19\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[19] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[19\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[20\] a permanently disabled " "Pin Con_80p_io\[20\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[20] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[20\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[21\] a permanently disabled " "Pin Con_80p_io\[21\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[21] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[21\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[22\] a permanently disabled " "Pin Con_80p_io\[22\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[22] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[22\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[23\] a permanently disabled " "Pin Con_80p_io\[23\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[23] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[23\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[24\] a permanently disabled " "Pin Con_80p_io\[24\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[24] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[24\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[25\] a permanently disabled " "Pin Con_80p_io\[25\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[25] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[25\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[26\] a permanently disabled " "Pin Con_80p_io\[26\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[26] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[26\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[27\] a permanently disabled " "Pin Con_80p_io\[27\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[27] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[27\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[28\] a permanently disabled " "Pin Con_80p_io\[28\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[28] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[28\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[29\] a permanently disabled " "Pin Con_80p_io\[29\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[29] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[29\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[30\] a permanently disabled " "Pin Con_80p_io\[30\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[30] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[30\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[31\] a permanently disabled " "Pin Con_80p_io\[31\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[31] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[31\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[32\] a permanently disabled " "Pin Con_80p_io\[32\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[32] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[32\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[33\] a permanently disabled " "Pin Con_80p_io\[33\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[33] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[33\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[34\] a permanently disabled " "Pin Con_80p_io\[34\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[34] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[34\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[35\] a permanently disabled " "Pin Con_80p_io\[35\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[35] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[35\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[36\] a permanently disabled " "Pin Con_80p_io\[36\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[36] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[36\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[37\] a permanently disabled " "Pin Con_80p_io\[37\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[37] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[37\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[38\] a permanently disabled " "Pin Con_80p_io\[38\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[38] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[38\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[39\] a permanently disabled " "Pin Con_80p_io\[39\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[39] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[39\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 383 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[40\] a permanently disabled " "Pin Con_80p_io\[40\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[40] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[40\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 384 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[41\] a permanently disabled " "Pin Con_80p_io\[41\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[41] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[41\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 385 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[42\] a permanently disabled " "Pin Con_80p_io\[42\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[42] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[42\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[43\] a permanently disabled " "Pin Con_80p_io\[43\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[43] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[43\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[72\] a permanently disabled " "Pin Con_80p_io\[72\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[72] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[72\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[72] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[73\] a permanently disabled " "Pin Con_80p_io\[73\] has a permanently disabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[73] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[73\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[73] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[74\] a permanently enabled " "Pin Con_80p_io\[74\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[74] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[74\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[74] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 473 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[75\] a permanently enabled " "Pin Con_80p_io\[75\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[75] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[75\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[75] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 474 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[76\] a permanently enabled " "Pin Con_80p_io\[76\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[76] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[76\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[76] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[77\] a permanently enabled " "Pin Con_80p_io\[77\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[77] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[77\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[77] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[78\] a permanently enabled " "Pin Con_80p_io\[78\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[78] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[78\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[78] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Con_80p_io\[79\] a permanently enabled " "Pin Con_80p_io\[79\] has a permanently enabled output enable" {  } { { "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/13.0/quartus/linux64/pin_planner.ppl" { Con_80p_io[79] } } } { "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/13.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "Con_80p_io\[79\]" } } } } { "../src_cpld/maxv_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src_cpld/maxv_top.vhd" 45 -1 0 } } { "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/opt/intelFPGA/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { Con_80p_io[79] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/" { { 0 { 0 ""} 0 478 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1602000272107 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1602000272107 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1602000272112 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/output_files/maxv_top.fit.smsg " "Generated suppressed messages file /home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/pr_cpld/output_files/maxv_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1602000272161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1602000272182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  6 18:04:32 2020 " "Processing ended: Tue Oct  6 18:04:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1602000272182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1602000272182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1602000272182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1602000272182 ""}
