INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/fux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/countUD3L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD3L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/countUD5L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module countUD5L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/fux8to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fux8to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/ringcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ringcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/lab4_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/edgeD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edgeD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab4/lab4.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab4/lab4.srcs/sim_1/imports/ass/testTC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testTC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghchen/Desktop/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
