Loading plugins phase: Elapsed time ==> 0s.139ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Jona\Documents\GitHub\Signaalverwerking\Labo6\Opgave1\IIR_filterProject_DFB\IIR_filterProject_DFB.cydsn\IIR_filterProject_DFB.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Jona\Documents\GitHub\Signaalverwerking\Labo6\Opgave1\IIR_filterProject_DFB\IIR_filterProject_DFB.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.090ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  IIR_filterProject_DFB.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jona\Documents\GitHub\Signaalverwerking\Labo6\Opgave1\IIR_filterProject_DFB\IIR_filterProject_DFB.cydsn\IIR_filterProject_DFB.cyprj -dcpsoc3 IIR_filterProject_DFB.v -verilog
======================================================================

======================================================================
Compiling:  IIR_filterProject_DFB.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jona\Documents\GitHub\Signaalverwerking\Labo6\Opgave1\IIR_filterProject_DFB\IIR_filterProject_DFB.cydsn\IIR_filterProject_DFB.cyprj -dcpsoc3 IIR_filterProject_DFB.v -verilog
======================================================================

======================================================================
Compiling:  IIR_filterProject_DFB.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jona\Documents\GitHub\Signaalverwerking\Labo6\Opgave1\IIR_filterProject_DFB\IIR_filterProject_DFB.cydsn\IIR_filterProject_DFB.cyprj -dcpsoc3 -verilog IIR_filterProject_DFB.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri May 18 15:45:15 2018


======================================================================
Compiling:  IIR_filterProject_DFB.v
Program  :   vpp
Options  :    -yv2 -q10 IIR_filterProject_DFB.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri May 18 15:45:16 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'IIR_filterProject_DFB.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 387, col 104):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 389, col 118):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 391, col 105):  Note: Substituting module 'cmp_vv_vv' for '>'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 412, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 412, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 413, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 413, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 414, col 39):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 414, col 66):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 415, col 63):  Note: Substituting module 'cmp_vv_vv' for '<='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v (line 415, col 90):  Note: Substituting module 'cmp_vv_vv' for '>='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 836, col 120):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v (line 915, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  IIR_filterProject_DFB.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jona\Documents\GitHub\Signaalverwerking\Labo6\Opgave1\IIR_filterProject_DFB\IIR_filterProject_DFB.cydsn\IIR_filterProject_DFB.cyprj -dcpsoc3 -verilog IIR_filterProject_DFB.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri May 18 15:45:19 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jona\Documents\GitHub\Signaalverwerking\Labo6\Opgave1\IIR_filterProject_DFB\IIR_filterProject_DFB.cydsn\codegentemp\IIR_filterProject_DFB.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Jona\Documents\GitHub\Signaalverwerking\Labo6\Opgave1\IIR_filterProject_DFB\IIR_filterProject_DFB.cydsn\codegentemp\IIR_filterProject_DFB.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  IIR_filterProject_DFB.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jona\Documents\GitHub\Signaalverwerking\Labo6\Opgave1\IIR_filterProject_DFB\IIR_filterProject_DFB.cydsn\IIR_filterProject_DFB.cyprj -dcpsoc3 -verilog IIR_filterProject_DFB.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri May 18 15:45:21 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Jona\Documents\GitHub\Signaalverwerking\Labo6\Opgave1\IIR_filterProject_DFB\IIR_filterProject_DFB.cydsn\codegentemp\IIR_filterProject_DFB.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2S_v2_70\bI2S_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Jona\Documents\GitHub\Signaalverwerking\Labo6\Opgave1\IIR_filterProject_DFB\IIR_filterProject_DFB.cydsn\codegentemp\IIR_filterProject_DFB.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bI2C_v3_50\bI2C_v3_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2S_Codec_audio:bI2S:dyn_data_width_1\
	\I2S_Codec_audio:bI2S:dyn_data_width_0\
	\I2S_Codec_audio:bI2S:tx_stereo_data\
	\I2S_Codec_audio:bI2S:rx_stereo_data\
	\I2S_Codec_audio:bI2S:data_width_24\
	\I2S_Codec_audio:bI2S:data_width_32\
	\I2S_Codec_audio:bI2S:tx_lch_load_3\
	\I2S_Codec_audio:bI2S:tx_lch_load_2\
	\I2S_Codec_audio:bI2S:tx_rch_load_3\
	\I2S_Codec_audio:bI2S:tx_rch_load_2\
	\I2S_Codec_audio:bI2S:rx_lch_load_3\
	\I2S_Codec_audio:bI2S:rx_lch_load_2\
	\I2S_Codec_audio:bI2S:rx_rch_load_3\
	\I2S_Codec_audio:bI2S:rx_rch_load_2\
	\I2S_Codec_audio:bI2S:data_trunc\
	\I2S_Codec_audio:bI2S:tx_swap_done\
	Net_1139
	\I2S_Codec_audio:tx_drq1_0\
	Net_1138
	\I2S_Codec_audio:rx_drq1_0\
	\I2S_Codec_audio:rx_line_4\
	\I2S_Codec_audio:rx_line_3\
	\I2S_Codec_audio:rx_line_2\
	\I2S_Codec_audio:rx_line_1\
	\I2S_Codec_audio:sdo_4\
	\I2S_Codec_audio:sdo_3\
	\I2S_Codec_audio:sdo_2\
	\I2S_Codec_audio:sdo_1\
	\I2S_Codec_audio:rx_dma0_4\
	\I2S_Codec_audio:rx_dma0_3\
	\I2S_Codec_audio:rx_dma0_2\
	\I2S_Codec_audio:rx_dma0_1\
	\I2S_Codec_audio:rx_dma1_4\
	\I2S_Codec_audio:rx_dma1_3\
	\I2S_Codec_audio:rx_dma1_2\
	\I2S_Codec_audio:rx_dma1_1\
	Net_1136_0
	\I2S_Codec_audio:tx_dma0_4\
	\I2S_Codec_audio:tx_dma0_3\
	\I2S_Codec_audio:tx_dma0_2\
	\I2S_Codec_audio:tx_dma0_1\
	\I2S_Codec_audio:tx_dma1_4\
	\I2S_Codec_audio:tx_dma1_3\
	\I2S_Codec_audio:tx_dma1_2\
	\I2S_Codec_audio:tx_dma1_1\
	Net_1137_0
	\I2S_Codec_audio:clip_4\
	\I2S_Codec_audio:clip_3\
	\I2S_Codec_audio:clip_2\
	\I2S_Codec_audio:clip_1\
	Net_1140_0
	Net_819
	Net_820
	Net_821
	Net_822
	\I2C_Codec_control:bI2C_UDB:ctrl_hw_addr_en\
	\I2C_Codec_control:bI2C_UDB:scl_went_high\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:lt\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:eq\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:gt\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:gte\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:lte\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:lt\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:gt\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:gte\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:lte\
	\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:neq\
	Net_270
	\I2C_Codec_control:Net_973\
	Net_271
	\I2C_Codec_control:Net_974\
	\I2C_Codec_control:timeout_clk\
	Net_276
	\I2C_Codec_control:Net_975\
	Net_274
	Net_275
	Net_612
	Net_613
	Net_614
	Net_616
	Net_617
	Net_618
	Net_619
	Net_1070
	Net_1071
	Net_1072
	Net_1073
	Net_1074
	Net_1075
	Net_1076
	\Div2:MODULE_3:b_31\
	\Div2:MODULE_3:b_30\
	\Div2:MODULE_3:b_29\
	\Div2:MODULE_3:b_28\
	\Div2:MODULE_3:b_27\
	\Div2:MODULE_3:b_26\
	\Div2:MODULE_3:b_25\
	\Div2:MODULE_3:b_24\
	\Div2:MODULE_3:b_23\
	\Div2:MODULE_3:b_22\
	\Div2:MODULE_3:b_21\
	\Div2:MODULE_3:b_20\
	\Div2:MODULE_3:b_19\
	\Div2:MODULE_3:b_18\
	\Div2:MODULE_3:b_17\
	\Div2:MODULE_3:b_16\
	\Div2:MODULE_3:b_15\
	\Div2:MODULE_3:b_14\
	\Div2:MODULE_3:b_13\
	\Div2:MODULE_3:b_12\
	\Div2:MODULE_3:b_11\
	\Div2:MODULE_3:b_10\
	\Div2:MODULE_3:b_9\
	\Div2:MODULE_3:b_8\
	\Div2:MODULE_3:b_7\
	\Div2:MODULE_3:b_6\
	\Div2:MODULE_3:b_5\
	\Div2:MODULE_3:b_4\
	\Div2:MODULE_3:b_3\
	\Div2:MODULE_3:b_2\
	\Div2:MODULE_3:b_1\
	\Div2:MODULE_3:b_0\
	\Div2:MODULE_3:g2:a0:a_31\
	\Div2:MODULE_3:g2:a0:a_30\
	\Div2:MODULE_3:g2:a0:a_29\
	\Div2:MODULE_3:g2:a0:a_28\
	\Div2:MODULE_3:g2:a0:a_27\
	\Div2:MODULE_3:g2:a0:a_26\
	\Div2:MODULE_3:g2:a0:a_25\
	\Div2:MODULE_3:g2:a0:a_24\
	\Div2:MODULE_3:g2:a0:b_31\
	\Div2:MODULE_3:g2:a0:b_30\
	\Div2:MODULE_3:g2:a0:b_29\
	\Div2:MODULE_3:g2:a0:b_28\
	\Div2:MODULE_3:g2:a0:b_27\
	\Div2:MODULE_3:g2:a0:b_26\
	\Div2:MODULE_3:g2:a0:b_25\
	\Div2:MODULE_3:g2:a0:b_24\
	\Div2:MODULE_3:g2:a0:b_23\
	\Div2:MODULE_3:g2:a0:b_22\
	\Div2:MODULE_3:g2:a0:b_21\
	\Div2:MODULE_3:g2:a0:b_20\
	\Div2:MODULE_3:g2:a0:b_19\
	\Div2:MODULE_3:g2:a0:b_18\
	\Div2:MODULE_3:g2:a0:b_17\
	\Div2:MODULE_3:g2:a0:b_16\
	\Div2:MODULE_3:g2:a0:b_15\
	\Div2:MODULE_3:g2:a0:b_14\
	\Div2:MODULE_3:g2:a0:b_13\
	\Div2:MODULE_3:g2:a0:b_12\
	\Div2:MODULE_3:g2:a0:b_11\
	\Div2:MODULE_3:g2:a0:b_10\
	\Div2:MODULE_3:g2:a0:b_9\
	\Div2:MODULE_3:g2:a0:b_8\
	\Div2:MODULE_3:g2:a0:b_7\
	\Div2:MODULE_3:g2:a0:b_6\
	\Div2:MODULE_3:g2:a0:b_5\
	\Div2:MODULE_3:g2:a0:b_4\
	\Div2:MODULE_3:g2:a0:b_3\
	\Div2:MODULE_3:g2:a0:b_2\
	\Div2:MODULE_3:g2:a0:b_1\
	\Div2:MODULE_3:g2:a0:b_0\
	\Div2:MODULE_3:g2:a0:s_31\
	\Div2:MODULE_3:g2:a0:s_30\
	\Div2:MODULE_3:g2:a0:s_29\
	\Div2:MODULE_3:g2:a0:s_28\
	\Div2:MODULE_3:g2:a0:s_27\
	\Div2:MODULE_3:g2:a0:s_26\
	\Div2:MODULE_3:g2:a0:s_25\
	\Div2:MODULE_3:g2:a0:s_24\
	\Div2:MODULE_3:g2:a0:s_23\
	\Div2:MODULE_3:g2:a0:s_22\
	\Div2:MODULE_3:g2:a0:s_21\
	\Div2:MODULE_3:g2:a0:s_20\
	\Div2:MODULE_3:g2:a0:s_19\
	\Div2:MODULE_3:g2:a0:s_18\
	\Div2:MODULE_3:g2:a0:s_17\
	\Div2:MODULE_3:g2:a0:s_16\
	\Div2:MODULE_3:g2:a0:s_15\
	\Div2:MODULE_3:g2:a0:s_14\
	\Div2:MODULE_3:g2:a0:s_13\
	\Div2:MODULE_3:g2:a0:s_12\
	\Div2:MODULE_3:g2:a0:s_11\
	\Div2:MODULE_3:g2:a0:s_10\
	\Div2:MODULE_3:g2:a0:s_9\
	\Div2:MODULE_3:g2:a0:s_8\
	\Div2:MODULE_3:g2:a0:s_7\
	\Div2:MODULE_3:g2:a0:s_6\
	\Div2:MODULE_3:g2:a0:s_5\
	\Div2:MODULE_3:g2:a0:s_4\
	\Div2:MODULE_3:g2:a0:s_3\
	\Div2:MODULE_3:g2:a0:s_2\
	\Div2:MODULE_3:g2:a0:s_1\
	\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\Div2:add_vi_vv_MODGEN_3_31\
	\Div2:add_vi_vv_MODGEN_3_30\
	\Div2:add_vi_vv_MODGEN_3_29\
	\Div2:add_vi_vv_MODGEN_3_28\
	\Div2:add_vi_vv_MODGEN_3_27\
	\Div2:add_vi_vv_MODGEN_3_26\
	\Div2:add_vi_vv_MODGEN_3_25\
	\Div2:add_vi_vv_MODGEN_3_24\
	\Div2:add_vi_vv_MODGEN_3_23\
	\Div2:add_vi_vv_MODGEN_3_22\
	\Div2:add_vi_vv_MODGEN_3_21\
	\Div2:add_vi_vv_MODGEN_3_20\
	\Div2:add_vi_vv_MODGEN_3_19\
	\Div2:add_vi_vv_MODGEN_3_18\
	\Div2:add_vi_vv_MODGEN_3_17\
	\Div2:add_vi_vv_MODGEN_3_16\
	\Div2:add_vi_vv_MODGEN_3_15\
	\Div2:add_vi_vv_MODGEN_3_14\
	\Div2:add_vi_vv_MODGEN_3_13\
	\Div2:add_vi_vv_MODGEN_3_12\
	\Div2:add_vi_vv_MODGEN_3_11\
	\Div2:add_vi_vv_MODGEN_3_10\
	\Div2:add_vi_vv_MODGEN_3_9\
	\Div2:add_vi_vv_MODGEN_3_8\
	\Div2:add_vi_vv_MODGEN_3_7\
	\Div2:add_vi_vv_MODGEN_3_6\
	\Div2:add_vi_vv_MODGEN_3_5\
	\Div2:add_vi_vv_MODGEN_3_4\
	\Div2:add_vi_vv_MODGEN_3_3\
	\Div2:add_vi_vv_MODGEN_3_2\
	\Div2:add_vi_vv_MODGEN_3_1\

Deleted 226 User equations/components.
Deleted 31 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2S_Codec_audio:bI2S:tx_lch_active\ to one
Aliasing \I2S_Codec_audio:bI2S:tx_rch_active\ to one
Aliasing \I2S_Codec_audio:bI2S:rx_lch_active\ to one
Aliasing \I2S_Codec_audio:bI2S:rx_rch_active\ to one
Aliasing \I2S_Codec_audio:bI2S:data_width_8\ to one
Aliasing \I2S_Codec_audio:bI2S:data_width_16\ to one
Aliasing \I2S_Codec_audio:bI2S:Tx:STS[0]:status_2\ to zero
Aliasing \I2S_Codec_audio:bI2S:Tx:STS[0]:status_5\ to zero
Aliasing \I2S_Codec_audio:bI2S:Tx:STS[0]:status_4\ to zero
Aliasing \I2S_Codec_audio:bI2S:Tx:STS[0]:status_3\ to zero
Aliasing \I2S_Codec_audio:tx_drq0_0\ to \I2S_Codec_audio:bI2S:Tx:STS[0]:status_1\
Aliasing \I2S_Codec_audio:bI2S:Rx:STS[0]:status_2\ to zero
Aliasing \I2S_Codec_audio:bI2S:Rx:STS[0]:status_5\ to zero
Aliasing \I2S_Codec_audio:bI2S:Rx:STS[0]:status_4\ to zero
Aliasing \I2S_Codec_audio:bI2S:Rx:STS[0]:status_3\ to zero
Aliasing \I2S_Codec_audio:rx_drq0_0\ to \I2S_Codec_audio:bI2S:Rx:STS[0]:status_1\
Aliasing tmpOE__POT_2_net_0 to one
Aliasing \LCD:tmpOE__LCDPort_net_6\ to one
Aliasing \LCD:tmpOE__LCDPort_net_5\ to one
Aliasing \LCD:tmpOE__LCDPort_net_4\ to one
Aliasing \LCD:tmpOE__LCDPort_net_3\ to one
Aliasing \LCD:tmpOE__LCDPort_net_2\ to one
Aliasing \LCD:tmpOE__LCDPort_net_1\ to one
Aliasing \LCD:tmpOE__LCDPort_net_0\ to one
Aliasing tmpOE__SDO_net_0 to one
Aliasing tmpOE__SCK_net_0 to one
Aliasing tmpOE__WS_net_0 to one
Aliasing tmpOE__SDI_net_0 to one
Aliasing tmpOE__L2_net_0 to one
Aliasing tmpOE__Codec_en_net_0 to one
Aliasing Net_52 to one
Aliasing tmpOE__L1_net_0 to one
Aliasing \LEDs:clk\ to zero
Aliasing \LEDs:rst\ to zero
Aliasing tmpOE__L0_net_0 to one
Aliasing tmpOE__CLIP_LED_net_0 to one
Aliasing tmpOE__AudioCodecClk_net_0 to one
Aliasing tmpOE__SDA_net_0 to one
Aliasing tmpOE__SCL_net_0 to one
Aliasing \I2C_Codec_control:bI2C_UDB:status_6\ to zero
Aliasing \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_2\ to zero
Aliasing \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_2\ to zero
Aliasing \I2C_Codec_control:bI2C_UDB:bus_busy\ to zero
Aliasing \I2C_Codec_control:bI2C_UDB:lost_arb\ to zero
Aliasing \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ to \I2C_Codec_control:sda_x_wire\
Aliasing \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ to one
Aliasing Net_246 to zero
Aliasing \I2C_Codec_control:scl_x_wire\ to \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\
Aliasing \I2C_Codec_control:Net_969\ to one
Aliasing \I2C_Codec_control:Net_968\ to one
Aliasing \VOL:vp_ctl_0\ to zero
Aliasing \VOL:vp_ctl_2\ to zero
Aliasing \VOL:vn_ctl_1\ to zero
Aliasing \VOL:vn_ctl_3\ to zero
Aliasing \VOL:vp_ctl_1\ to zero
Aliasing \VOL:vp_ctl_3\ to zero
Aliasing \VOL:vn_ctl_0\ to zero
Aliasing \VOL:vn_ctl_2\ to zero
Aliasing \VOL:soc\ to zero
Aliasing \VOL:Net_383\ to zero
Aliasing tmpOE__POT_1_net_0 to one
Aliasing \I2S_EN:clk\ to zero
Aliasing \I2S_EN:rst\ to zero
Aliasing Net_1059 to zero
Aliasing \LINE:vp_ctl_0\ to zero
Aliasing \LINE:vp_ctl_2\ to zero
Aliasing \LINE:vn_ctl_1\ to zero
Aliasing \LINE:vn_ctl_3\ to zero
Aliasing \LINE:vp_ctl_1\ to zero
Aliasing \LINE:vp_ctl_3\ to zero
Aliasing \LINE:vn_ctl_0\ to zero
Aliasing \LINE:vn_ctl_2\ to zero
Aliasing \LINE:soc\ to zero
Aliasing \LINE:Net_383\ to zero
Aliasing \CLIP:clk\ to zero
Aliasing \CLIP:rst\ to zero
Aliasing tmpOE__L3_net_0 to one
Aliasing tmpOE__S0_net_0 to one
Aliasing tmpOE__S1_net_0 to one
Aliasing tmpOE__S2_net_0 to one
Aliasing tmpOE__S3_net_0 to one
Aliasing \KNOP:status_4\ to zero
Aliasing \KNOP:status_5\ to zero
Aliasing \KNOP:status_6\ to zero
Aliasing \KNOP:status_7\ to zero
Aliasing \KNOP_TOGGLE:status_4\ to zero
Aliasing \KNOP_TOGGLE:status_5\ to zero
Aliasing \KNOP_TOGGLE:status_6\ to zero
Aliasing \KNOP_TOGGLE:status_7\ to zero
Aliasing Net_1035 to one
Aliasing \Div2:MODULE_3:g2:a0:a_23\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_22\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_21\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_20\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_19\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_18\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_17\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_16\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_15\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_14\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_13\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_12\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_11\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_10\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_9\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_8\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_7\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_6\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_5\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_4\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_3\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_2\ to zero
Aliasing \Div2:MODULE_3:g2:a0:a_1\ to zero
Aliasing \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__AnR_uit_net_0 to one
Aliasing tmpOE__AnR_in_net_0 to one
Aliasing tmpOE__AnL_uit_net_0 to one
Aliasing tmpOE__AnL_in_net_0 to one
Aliasing \Filter:Net_1\ to zero
Aliasing \Filter:Net_4\ to zero
Aliasing \Filter:Net_5\ to zero
Aliasing \I2S_Codec_audio:bI2S:tx_swap_done_reg\\D\ to zero
Aliasing \I2S_Codec_audio:bI2S:d0_load\\D\ to zero
Aliasing \I2S_Codec_audio:bI2S:rx_f1_load\\D\ to zero
Aliasing \I2C_Codec_control:bI2C_UDB:scl_in_reg\\D\ to \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\
Aliasing \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\\D\ to \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\
Aliasing \Debouncer_0:DEBOUNCER[0]:d_sync_1\\D\ to Net_961
Aliasing Net_1039D to zero
Aliasing Net_1038D to zero
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Net_985
Aliasing Net_1041D to zero
Aliasing Net_1040D to zero
Aliasing \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\ to Net_973
Aliasing Net_1043D to zero
Aliasing Net_1042D to zero
Aliasing \Debouncer_3:DEBOUNCER[0]:d_sync_1\\D\ to Net_979
Aliasing Net_1045D to zero
Aliasing Net_1044D to zero
Removing Lhs of wire \I2S_Codec_audio:bI2S:ctrl_2\[14] = \I2S_Codec_audio:bI2S:ctrl_reg_out_2\[11]
Removing Lhs of wire \I2S_Codec_audio:bI2S:enable\[17] = \I2S_Codec_audio:bI2S:ctrl_reg_out_2\[11]
Removing Rhs of wire Net_168[28] = \I2S_Codec_audio:bI2S:count_0\[26]
Removing Rhs of wire Net_167[29] = \I2S_Codec_audio:bI2S:channel\[27]
Removing Lhs of wire \I2S_Codec_audio:bI2S:tx_lch_active\[30] = one[2]
Removing Lhs of wire \I2S_Codec_audio:bI2S:tx_rch_active\[31] = one[2]
Removing Lhs of wire \I2S_Codec_audio:bI2S:rx_lch_active\[33] = one[2]
Removing Lhs of wire \I2S_Codec_audio:bI2S:rx_rch_active\[34] = one[2]
Removing Lhs of wire \I2S_Codec_audio:bI2S:data_width_8\[36] = one[2]
Removing Lhs of wire \I2S_Codec_audio:bI2S:data_width_16\[37] = one[2]
Removing Lhs of wire \I2S_Codec_audio:bI2S:tx_lch_load_1\[42] = one[2]
Removing Lhs of wire \I2S_Codec_audio:bI2S:tx_lch_load_0\[43] = one[2]
Removing Lhs of wire \I2S_Codec_audio:bI2S:tx_rch_load_1\[46] = one[2]
Removing Lhs of wire \I2S_Codec_audio:bI2S:tx_rch_load_0\[47] = one[2]
Removing Lhs of wire \I2S_Codec_audio:bI2S:rx_lch_load_1\[50] = one[2]
Removing Lhs of wire \I2S_Codec_audio:bI2S:rx_lch_load_0\[51] = one[2]
Removing Lhs of wire \I2S_Codec_audio:bI2S:rx_rch_load_1\[54] = one[2]
Removing Lhs of wire \I2S_Codec_audio:bI2S:rx_rch_load_0\[55] = one[2]
Removing Lhs of wire \I2S_Codec_audio:bI2S:ctrl_0\[57] = \I2S_Codec_audio:bI2S:ctrl_reg_out_0\[13]
Removing Lhs of wire \I2S_Codec_audio:bI2S:Tx:STS[0]:status_0\[67] = \I2S_Codec_audio:bI2S:tx_underflow_0\[59]
Removing Lhs of wire \I2S_Codec_audio:bI2S:Tx:STS[0]:status_1\[68] = \I2S_Codec_audio:bI2S:tx_f0_n_full_0\[69]
Removing Lhs of wire \I2S_Codec_audio:bI2S:Tx:STS[0]:status_2\[70] = zero[5]
Removing Lhs of wire \I2S_Codec_audio:bI2S:Tx:STS[0]:status_5\[71] = zero[5]
Removing Lhs of wire \I2S_Codec_audio:bI2S:Tx:STS[0]:status_4\[72] = zero[5]
Removing Lhs of wire \I2S_Codec_audio:bI2S:Tx:STS[0]:status_3\[73] = zero[5]
Removing Rhs of wire \I2S_Codec_audio:tx_drq0_0\[79] = \I2S_Codec_audio:bI2S:tx_f0_n_full_0\[69]
Removing Lhs of wire \I2S_Codec_audio:bI2S:ctrl_1\[113] = \I2S_Codec_audio:bI2S:ctrl_reg_out_1\[12]
Removing Lhs of wire \I2S_Codec_audio:bI2S:Rx:STS[0]:status_0\[122] = \I2S_Codec_audio:bI2S:rx_overflow_0\[120]
Removing Lhs of wire \I2S_Codec_audio:bI2S:Rx:STS[0]:status_1\[123] = \I2S_Codec_audio:bI2S:rx_f0_n_empty_0\[124]
Removing Lhs of wire \I2S_Codec_audio:bI2S:Rx:STS[0]:status_2\[125] = zero[5]
Removing Lhs of wire \I2S_Codec_audio:bI2S:Rx:STS[0]:status_5\[126] = zero[5]
Removing Lhs of wire \I2S_Codec_audio:bI2S:Rx:STS[0]:status_4\[127] = zero[5]
Removing Lhs of wire \I2S_Codec_audio:bI2S:Rx:STS[0]:status_3\[128] = zero[5]
Removing Rhs of wire \I2S_Codec_audio:rx_drq0_0\[134] = \I2S_Codec_audio:bI2S:rx_f0_n_empty_0\[124]
Removing Lhs of wire \I2S_Codec_audio:rx_line_0\[138] = Net_54[173]
Removing Rhs of wire Net_15_0[182] = \I2S_Codec_audio:tx_line_0\[82]
Removing Rhs of wire Net_283_0[191] = \I2S_Codec_audio:rx_drq0_0\[134]
Removing Rhs of wire Net_285_0[209] = \I2S_Codec_audio:tx_drq0_0\[79]
Removing Lhs of wire tmpOE__POT_2_net_0[230] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[239] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[240] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[241] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[242] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[243] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[244] = one[2]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[245] = one[2]
Removing Lhs of wire tmpOE__SDO_net_0[265] = one[2]
Removing Lhs of wire tmpOE__SCK_net_0[271] = one[2]
Removing Lhs of wire tmpOE__WS_net_0[277] = one[2]
Removing Lhs of wire tmpOE__SDI_net_0[283] = one[2]
Removing Lhs of wire tmpOE__L2_net_0[288] = one[2]
Removing Rhs of wire Net_671[289] = \LEDs:control_out_2\[314]
Removing Rhs of wire Net_671[289] = \LEDs:control_2\[331]
Removing Lhs of wire tmpOE__Codec_en_net_0[295] = one[2]
Removing Lhs of wire Net_52[296] = one[2]
Removing Lhs of wire tmpOE__L1_net_0[303] = one[2]
Removing Rhs of wire Net_87[304] = \LEDs:control_out_1\[313]
Removing Rhs of wire Net_87[304] = \LEDs:control_1\[332]
Removing Lhs of wire \LEDs:clk\[309] = zero[5]
Removing Lhs of wire \LEDs:rst\[310] = zero[5]
Removing Rhs of wire Net_423[311] = \LEDs:control_out_0\[312]
Removing Rhs of wire Net_423[311] = \LEDs:control_0\[333]
Removing Rhs of wire Net_818[315] = \LEDs:control_out_3\[316]
Removing Rhs of wire Net_818[315] = \LEDs:control_3\[330]
Removing Lhs of wire tmpOE__L0_net_0[335] = one[2]
Removing Lhs of wire tmpOE__CLIP_LED_net_0[341] = one[2]
Removing Rhs of wire Net_418[342] = \CLIP:control_out_0\[736]
Removing Rhs of wire Net_418[342] = \CLIP:control_0\[759]
Removing Lhs of wire tmpOE__AudioCodecClk_net_0[348] = one[2]
Removing Lhs of wire tmpOE__SDA_net_0[354] = one[2]
Removing Lhs of wire tmpOE__SCL_net_0[360] = one[2]
Removing Rhs of wire \I2C_Codec_control:sda_x_wire\[365] = \I2C_Codec_control:Net_643_4\[366]
Removing Rhs of wire \I2C_Codec_control:sda_x_wire\[365] = \I2C_Codec_control:bI2C_UDB:m_sda_out_reg\[578]
Removing Rhs of wire \I2C_Codec_control:Net_697\[368] = \I2C_Codec_control:Net_643_5\[369]
Removing Rhs of wire \I2C_Codec_control:Net_697\[368] = \I2C_Codec_control:bI2C_UDB:sts_irq\[392]
Removing Lhs of wire \I2C_Codec_control:udb_clk\[373] = \I2C_Codec_control:Net_970\[371]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:status_6\[385] = zero[5]
Removing Rhs of wire \I2C_Codec_control:bI2C_UDB:status_5\[386] = \I2C_Codec_control:bI2C_UDB:stop_detect\[474]
Removing Rhs of wire \I2C_Codec_control:bI2C_UDB:status_3\[388] = \I2C_Codec_control:bI2C_UDB:m_address_reg\[480]
Removing Rhs of wire \I2C_Codec_control:bI2C_UDB:status_2\[389] = \I2C_Codec_control:bI2C_UDB:master_mode_reg\[481]
Removing Rhs of wire \I2C_Codec_control:bI2C_UDB:status_1\[390] = \I2C_Codec_control:bI2C_UDB:m_lrb_reg\[482]
Removing Rhs of wire \I2C_Codec_control:bI2C_UDB:status_0\[391] = \I2C_Codec_control:bI2C_UDB:m_byte_complete_reg\[483]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_2\[394] = zero[5]
Removing Rhs of wire \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\[395] = \I2C_Codec_control:bI2C_UDB:m_load_dummy\[503]
Removing Rhs of wire \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\[396] = \I2C_Codec_control:bI2C_UDB:m_shift_en\[516]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_2\[431] = zero[5]
Removing Rhs of wire \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\[433] = \I2C_Codec_control:bI2C_UDB:clkgen_en\[515]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:ctrl_start_gen\[466] = \I2C_Codec_control:bI2C_UDB:control_7\[376]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:ctrl_stop_gen\[467] = \I2C_Codec_control:bI2C_UDB:control_6\[377]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:ctrl_restart_gen\[468] = \I2C_Codec_control:bI2C_UDB:control_5\[378]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:ctrl_nack\[469] = \I2C_Codec_control:bI2C_UDB:control_4\[379]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:ctrl_transmit\[471] = \I2C_Codec_control:bI2C_UDB:control_2\[381]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:ctrl_master_en\[472] = \I2C_Codec_control:bI2C_UDB:control_1\[382]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:ctrl_slave_en\[473] = \I2C_Codec_control:bI2C_UDB:control_0\[383]
Removing Rhs of wire \I2C_Codec_control:Net_1109_0\[485] = \I2C_Codec_control:scl_yfb\[590]
Removing Rhs of wire \I2C_Codec_control:Net_1109_1\[488] = \I2C_Codec_control:sda_yfb\[591]
Removing Rhs of wire \I2C_Codec_control:bI2C_UDB:m_reset\[496] = \I2C_Codec_control:bI2C_UDB:master_rst_reg\[581]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:bus_busy\[498] = zero[5]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\[506] = \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\[537]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:lost_arb\[508] = zero[5]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\[513] = \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[566]
Removing Rhs of wire \I2C_Codec_control:Net_643_3\[514] = \I2C_Codec_control:bI2C_UDB:m_scl_out_reg\[577]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\[517] = \I2C_Codec_control:sda_x_wire\[365]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\[518] = \I2C_Codec_control:bI2C_UDB:sda_in_reg\[397]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\[519] = \I2C_Codec_control:sda_x_wire\[365]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\[520] = \I2C_Codec_control:bI2C_UDB:sda_in_reg\[397]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\[521] = \I2C_Codec_control:sda_x_wire\[365]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\[522] = \I2C_Codec_control:bI2C_UDB:sda_in_reg\[397]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\[524] = one[2]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\[525] = \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[523]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\[526] = \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\[523]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\[547] = \I2C_Codec_control:Net_643_3\[514]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\[548] = \I2C_Codec_control:Net_1109_0\[485]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\[549] = \I2C_Codec_control:Net_643_3\[514]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\[550] = \I2C_Codec_control:Net_1109_0\[485]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\[551] = \I2C_Codec_control:Net_643_3\[514]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\[552] = \I2C_Codec_control:Net_1109_0\[485]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\[554] = one[2]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\[555] = \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[553]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\[556] = \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\[553]
Removing Rhs of wire \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[566] = \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\[557]
Removing Lhs of wire Net_246[580] = zero[5]
Removing Lhs of wire \I2C_Codec_control:scl_x_wire\[582] = \I2C_Codec_control:Net_643_3\[514]
Removing Lhs of wire \I2C_Codec_control:Net_969\[583] = one[2]
Removing Lhs of wire \I2C_Codec_control:Net_968\[584] = one[2]
Removing Lhs of wire \I2C_Codec_control:tmpOE__Bufoe_scl_net_0\[593] = one[2]
Removing Lhs of wire \I2C_Codec_control:tmpOE__Bufoe_sda_net_0\[595] = one[2]
Removing Lhs of wire \VOL:vp_ctl_0\[606] = zero[5]
Removing Lhs of wire \VOL:vp_ctl_2\[607] = zero[5]
Removing Lhs of wire \VOL:vn_ctl_1\[608] = zero[5]
Removing Lhs of wire \VOL:vn_ctl_3\[609] = zero[5]
Removing Lhs of wire \VOL:vp_ctl_1\[610] = zero[5]
Removing Lhs of wire \VOL:vp_ctl_3\[611] = zero[5]
Removing Lhs of wire \VOL:vn_ctl_0\[612] = zero[5]
Removing Lhs of wire \VOL:vn_ctl_2\[613] = zero[5]
Removing Rhs of wire \VOL:Net_188\[617] = \VOL:Net_221\[618]
Removing Lhs of wire \VOL:soc\[624] = zero[5]
Removing Lhs of wire \VOL:Net_383\[650] = zero[5]
Removing Lhs of wire tmpOE__POT_1_net_0[652] = one[2]
Removing Lhs of wire \I2S_EN:clk\[657] = zero[5]
Removing Lhs of wire \I2S_EN:rst\[658] = zero[5]
Removing Rhs of wire Net_766[659] = \I2S_EN:control_out_0\[660]
Removing Rhs of wire Net_766[659] = \I2S_EN:control_0\[683]
Removing Lhs of wire Net_1059[684] = zero[5]
Removing Lhs of wire \LINE:vp_ctl_0\[690] = zero[5]
Removing Lhs of wire \LINE:vp_ctl_2\[691] = zero[5]
Removing Lhs of wire \LINE:vn_ctl_1\[692] = zero[5]
Removing Lhs of wire \LINE:vn_ctl_3\[693] = zero[5]
Removing Lhs of wire \LINE:vp_ctl_1\[694] = zero[5]
Removing Lhs of wire \LINE:vp_ctl_3\[695] = zero[5]
Removing Lhs of wire \LINE:vn_ctl_0\[696] = zero[5]
Removing Lhs of wire \LINE:vn_ctl_2\[697] = zero[5]
Removing Rhs of wire \LINE:Net_188\[701] = \LINE:Net_221\[702]
Removing Lhs of wire \LINE:soc\[707] = zero[5]
Removing Lhs of wire \LINE:Net_383\[733] = zero[5]
Removing Lhs of wire \CLIP:clk\[734] = zero[5]
Removing Lhs of wire \CLIP:rst\[735] = zero[5]
Removing Lhs of wire tmpOE__L3_net_0[761] = one[2]
Removing Lhs of wire tmpOE__S0_net_0[767] = one[2]
Removing Lhs of wire tmpOE__S1_net_0[773] = one[2]
Removing Lhs of wire tmpOE__S2_net_0[779] = one[2]
Removing Lhs of wire tmpOE__S3_net_0[785] = one[2]
Removing Lhs of wire \KNOP:status_0\[790] = Net_1033[791]
Removing Lhs of wire \KNOP:status_1\[792] = Net_950[793]
Removing Lhs of wire \KNOP:status_2\[794] = Net_951[795]
Removing Lhs of wire \KNOP:status_3\[796] = Net_952[797]
Removing Lhs of wire \KNOP:status_4\[798] = zero[5]
Removing Lhs of wire \KNOP:status_5\[799] = zero[5]
Removing Lhs of wire \KNOP:status_6\[800] = zero[5]
Removing Lhs of wire \KNOP:status_7\[801] = zero[5]
Removing Rhs of wire Net_961[808] = \Debouncer_0:DEBOUNCER[0]:d_sync_0\[806]
Removing Lhs of wire \KNOP_TOGGLE:status_0\[812] = Net_895[813]
Removing Rhs of wire Net_895[813] = cy_tff_4[832]
Removing Lhs of wire \KNOP_TOGGLE:status_1\[814] = Net_896[815]
Removing Rhs of wire Net_896[815] = cy_tff_1[826]
Removing Lhs of wire \KNOP_TOGGLE:status_2\[816] = Net_917[817]
Removing Rhs of wire Net_917[817] = cy_tff_2[829]
Removing Lhs of wire \KNOP_TOGGLE:status_3\[818] = Net_920[819]
Removing Rhs of wire Net_920[819] = cy_tff_3[831]
Removing Lhs of wire \KNOP_TOGGLE:status_4\[820] = zero[5]
Removing Lhs of wire \KNOP_TOGGLE:status_5\[821] = zero[5]
Removing Lhs of wire \KNOP_TOGGLE:status_6\[822] = zero[5]
Removing Lhs of wire \KNOP_TOGGLE:status_7\[823] = zero[5]
Removing Lhs of wire Net_1035[827] = one[2]
Removing Rhs of wire Net_985[838] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[836]
Removing Rhs of wire Net_973[845] = \Debouncer_2:DEBOUNCER[0]:d_sync_0\[843]
Removing Rhs of wire Net_979[852] = \Debouncer_3:DEBOUNCER[0]:d_sync_0\[850]
Removing Lhs of wire \Div2:add_vi_vv_MODGEN_3_0\[857] = \Div2:MODULE_3:g2:a0:s_0\[1017]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_23\[898] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_22\[899] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_21\[900] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_20\[901] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_19\[902] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_18\[903] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_17\[904] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_16\[905] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_15\[906] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_14\[907] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_13\[908] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_12\[909] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_11\[910] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_10\[911] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_9\[912] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_8\[913] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_7\[914] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_6\[915] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_5\[916] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_4\[917] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_3\[918] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_2\[919] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_1\[920] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:a_0\[921] = \Div2:MODIN1_0\[922]
Removing Lhs of wire \Div2:MODIN1_0\[922] = \Div2:count_0\[856]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1055] = one[2]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1056] = one[2]
Removing Lhs of wire tmpOE__AnR_uit_net_0[1064] = one[2]
Removing Lhs of wire tmpOE__AnR_in_net_0[1070] = one[2]
Removing Lhs of wire tmpOE__AnL_uit_net_0[1081] = one[2]
Removing Lhs of wire tmpOE__AnL_in_net_0[1087] = one[2]
Removing Lhs of wire \Filter:Net_1\[1092] = zero[5]
Removing Lhs of wire \Filter:Net_4\[1094] = zero[5]
Removing Lhs of wire \Filter:Net_5\[1095] = zero[5]
Removing Lhs of wire \I2S_Codec_audio:bI2S:tx_swap_done_reg\\D\[1106] = zero[5]
Removing Lhs of wire \I2S_Codec_audio:bI2S:d0_load\\D\[1107] = zero[5]
Removing Lhs of wire \I2S_Codec_audio:bI2S:tx_int_reg\\D\[1111] = \I2S_Codec_audio:bI2S:tx_int_out_0\[75]
Removing Lhs of wire \I2S_Codec_audio:bI2S:rx_f1_load\\D\[1117] = zero[5]
Removing Lhs of wire \I2S_Codec_audio:bI2S:rx_int_reg\\D\[1120] = \I2S_Codec_audio:bI2S:rx_int_out_0\[130]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:sda_in_reg\\D\[1122] = \I2C_Codec_control:Net_1109_1\[488]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:scl_in_reg\\D\[1132] = \I2C_Codec_control:Net_1109_0\[485]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\\D\[1133] = \I2C_Codec_control:bI2C_UDB:scl_in_reg\[484]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\\D\[1134] = \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\[486]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\\D\[1135] = \I2C_Codec_control:bI2C_UDB:sda_in_reg\[397]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\\D\[1136] = \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\[489]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:clk_eq_reg\\D\[1143] = \I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\[566]
Removing Lhs of wire \Debouncer_0:DEBOUNCER[0]:d_sync_0\\D\[1148] = Net_959[768]
Removing Lhs of wire \Debouncer_0:DEBOUNCER[0]:d_sync_1\\D\[1149] = Net_961[808]
Removing Lhs of wire Net_1039D[1150] = zero[5]
Removing Lhs of wire Net_1038D[1152] = zero[5]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[1160] = Net_984[774]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[1161] = Net_985[838]
Removing Lhs of wire Net_1041D[1162] = zero[5]
Removing Lhs of wire Net_1040D[1163] = zero[5]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_0\\D\[1164] = Net_835[780]
Removing Lhs of wire \Debouncer_2:DEBOUNCER[0]:d_sync_1\\D\[1165] = Net_973[845]
Removing Lhs of wire Net_1043D[1166] = zero[5]
Removing Lhs of wire Net_1042D[1167] = zero[5]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[0]:d_sync_0\\D\[1168] = Net_878[786]
Removing Lhs of wire \Debouncer_3:DEBOUNCER[0]:d_sync_1\\D\[1169] = Net_979[852]
Removing Lhs of wire Net_1045D[1170] = zero[5]
Removing Lhs of wire Net_1044D[1171] = zero[5]

------------------------------------------------------
Aliased 0 equations, 250 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\I2S_Codec_audio:bI2S:tx_underflow_0\' (cost = 1):
\I2S_Codec_audio:bI2S:tx_underflow_0\ <= ((not \I2S_Codec_audio:bI2S:tx_state_2\ and not \I2S_Codec_audio:bI2S:tx_state_1\ and \I2S_Codec_audio:bI2S:tx_state_0\ and \I2S_Codec_audio:bI2S:tx_f0_empty_0\));

Note:  Expanding virtual equation for '\I2S_Codec_audio:bI2S:rx_overflow_0\' (cost = 1):
\I2S_Codec_audio:bI2S:rx_overflow_0\ <= ((\I2S_Codec_audio:bI2S:rx_f0_load\ and \I2S_Codec_audio:bI2S:rx_f0_full_0\));

Note:  Expanding virtual equation for '\I2C_Codec_control:bI2C_UDB:sda_went_high\' (cost = 1):
\I2C_Codec_control:bI2C_UDB:sda_went_high\ <= ((not \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\ and \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ with ( cost: 108 or cost_inv: 3)  > 90 or with size: 5 > 102 has been made a (soft) node.
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\));

Note:  Expanding virtual equation for '\I2C_Codec_control:bI2C_UDB:txdata\' (cost = 54):
\I2C_Codec_control:bI2C_UDB:txdata\ <= ((not \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\I2C_Codec_control:bI2C_UDB:rxdata\' (cost = 2):
\I2C_Codec_control:bI2C_UDB:rxdata\ <= ((not \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:m_state_4\));

Note:  Expanding virtual equation for '\I2C_Codec_control:bI2C_UDB:sda_went_low\' (cost = 1):
\I2C_Codec_control:bI2C_UDB:sda_went_low\ <= ((not \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ and \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_Codec_control:bI2C_UDB:scl_went_low\' (cost = 4):
\I2C_Codec_control:bI2C_UDB:scl_went_low\ <= ((not \I2C_Codec_control:bI2C_UDB:scl_in_reg\ and \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\));

Note:  Expanding virtual equation for '\I2C_Codec_control:bI2C_UDB:start_detect\' (cost = 2):
\I2C_Codec_control:bI2C_UDB:start_detect\ <= ((not \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ and \I2C_Codec_control:bI2C_UDB:scl_in_reg\ and \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ and \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ and \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\));

Note:  Expanding virtual equation for '\I2C_Codec_control:bI2C_UDB:stalled\' (cost = 16):
\I2C_Codec_control:bI2C_UDB:stalled\ <= ((not \I2C_Codec_control:bI2C_UDB:m_state_4\ and not \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:m_state_1\));

Note:  Expanding virtual equation for '\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_Codec_control:sda_x_wire\ and not \I2C_Codec_control:bI2C_UDB:sda_in_reg\)
	OR (\I2C_Codec_control:sda_x_wire\ and \I2C_Codec_control:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ <= ((not \I2C_Codec_control:sda_x_wire\ and not \I2C_Codec_control:bI2C_UDB:sda_in_reg\)
	OR (\I2C_Codec_control:sda_x_wire\ and \I2C_Codec_control:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not \I2C_Codec_control:Net_1109_0\ and not \I2C_Codec_control:Net_643_3\)
	OR (\I2C_Codec_control:Net_1109_0\ and \I2C_Codec_control:Net_643_3\));

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:s_0\' (cost = 0):
\Div2:MODULE_3:g2:a0:s_0\ <= (not \Div2:count_0\);

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Div2:count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\I2C_Codec_control:bI2C_UDB:status_5\' (cost = 10):
\I2C_Codec_control:bI2C_UDB:status_5\ <= ((not \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\ and \I2C_Codec_control:bI2C_UDB:scl_in_reg\ and \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ and \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ and \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\));

Note:  Virtual signal \I2C_Codec_control:bI2C_UDB:cnt_reset\ with ( cost: 330 or cost_inv: 6)  > 90 or with size: 4 > 102 has been made a (soft) node.
\I2C_Codec_control:bI2C_UDB:cnt_reset\ <= ((not \I2C_Codec_control:bI2C_UDB:scl_in_reg\ and not \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_1\ and \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ and \I2C_Codec_control:Net_643_3\)
	OR (not \I2C_Codec_control:bI2C_UDB:scl_in_reg\ and not \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_2\ and \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ and \I2C_Codec_control:Net_643_3\)
	OR (not \I2C_Codec_control:bI2C_UDB:scl_in_reg\ and not \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ and \I2C_Codec_control:Net_643_3\)
	OR (not \I2C_Codec_control:bI2C_UDB:scl_in_reg\ and not \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ and \I2C_Codec_control:Net_643_3\));

Note:  Expanding virtual equation for '\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\' (cost = 8):
\I2C_Codec_control:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ <= ((not \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and \I2C_Codec_control:sda_x_wire\)
	OR (not \I2C_Codec_control:sda_x_wire\ and \I2C_Codec_control:bI2C_UDB:sda_in_reg\));

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\I2C_Codec_control:bI2C_UDB:contention\' (cost = 8):
\I2C_Codec_control:bI2C_UDB:contention\ <= ((not \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:sda_x_wire\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Codec_control:sda_x_wire\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:sda_x_wire\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc\ and \I2C_Codec_control:bI2C_UDB:m_state_3\)
	OR (not \I2C_Codec_control:sda_x_wire\ and not \I2C_Codec_control:bI2C_UDB:m_state_2\ and not \I2C_Codec_control:bI2C_UDB:m_state_1\ and not \I2C_Codec_control:bI2C_UDB:m_state_0\ and \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc\ and \I2C_Codec_control:bI2C_UDB:m_state_3\)
	OR (not \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and not \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:sda_x_wire\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Codec_control:sda_x_wire\ and not \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and \I2C_Codec_control:bI2C_UDB:m_state_3\ and \I2C_Codec_control:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and not \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:sda_x_wire\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc\ and \I2C_Codec_control:bI2C_UDB:m_state_3\)
	OR (not \I2C_Codec_control:sda_x_wire\ and not \I2C_Codec_control:bI2C_UDB:m_state_4\ and \I2C_Codec_control:bI2C_UDB:sda_in_reg\ and \I2C_Codec_control:bI2C_UDB:clkgen_tc\ and \I2C_Codec_control:bI2C_UDB:m_state_3\));

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 39 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \I2C_Codec_control:bI2C_UDB:lost_arb2_reg\\D\ to zero
Removing Lhs of wire \VOL:Net_188\[617] = \VOL:Net_385\[615]
Removing Lhs of wire \LINE:Net_188\[701] = \LINE:Net_385\[699]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1026] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1036] = zero[5]
Removing Lhs of wire \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1046] = zero[5]
Removing Lhs of wire \I2C_Codec_control:bI2C_UDB:lost_arb2_reg\\D\[1139] = zero[5]

------------------------------------------------------
Aliased 0 equations, 6 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jona\Documents\GitHub\Signaalverwerking\Labo6\Opgave1\IIR_filterProject_DFB\IIR_filterProject_DFB.cydsn\IIR_filterProject_DFB.cyprj -dcpsoc3 IIR_filterProject_DFB.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 9s.903ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Friday, 18 May 2018 15:45:21
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Jona\Documents\GitHub\Signaalverwerking\Labo6\Opgave1\IIR_filterProject_DFB\IIR_filterProject_DFB.cydsn\IIR_filterProject_DFB.cyprj -d CY8C5888LTI-LP097 IIR_filterProject_DFB.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Div2:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \I2S_Codec_audio:bI2S:tx_swap_done_reg\ from registered to combinatorial
    Converted constant MacroCell: \I2S_Codec_audio:bI2S:d0_load\ from registered to combinatorial
    Converted constant MacroCell: \I2S_Codec_audio:bI2S:rx_f1_load\ from registered to combinatorial
    Converted constant MacroCell: \I2C_Codec_control:bI2C_UDB:lost_arb2_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_1039 from registered to combinatorial
    Converted constant MacroCell: Net_1038 from registered to combinatorial
    Converted constant MacroCell: Net_1041 from registered to combinatorial
    Converted constant MacroCell: Net_1040 from registered to combinatorial
    Converted constant MacroCell: Net_1043 from registered to combinatorial
    Converted constant MacroCell: Net_1042 from registered to combinatorial
    Converted constant MacroCell: Net_1045 from registered to combinatorial
    Converted constant MacroCell: Net_1044 from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'I2C_Codec_control_IntClock'. Fanout=1, Signal=\I2C_Codec_control:Net_970\
    Analog  Clock 0: Automatic-assigning  clock 'LINE_theACLK'. Fanout=2, Signal=\LINE:Net_385\
    Analog  Clock 1: Automatic-assigning  clock 'VOL_theACLK'. Fanout=2, Signal=\VOL:Net_385\
    Digital Clock 1: Automatic-assigning  clock 'Debounce'. Fanout=4, Signal=Net_1032
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \I2S_Codec_audio:bI2S:ClkSync\: with output requested to be synchronous
        ClockIn: Net_1050:macrocell.q was determined to be a routed clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Net_1050:macrocell.q
    UDB Clk/Enable \I2C_Codec_control:bI2C_UDB:ClkSync0\: with output requested to be synchronous
        ClockIn: I2C_Codec_control_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: I2C_Codec_control_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_0:ClkSync\: with output requested to be synchronous
        ClockIn: Debounce was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Debounce, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Debounce was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Debounce, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_2:ClkSync\: with output requested to be synchronous
        ClockIn: Debounce was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Debounce, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_3:ClkSync\: with output requested to be synchronous
        ClockIn: Debounce was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Debounce, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: AudioCodecClk(0)_SYNC:synccell.out
        Effective Clock: BUS_CLK
        Enable Signal: AudioCodecClk(0)_SYNC:synccell.out
    Routed Clock: Net_1036:macrocell.q
        Effective Clock: Debounce
        Enable Signal: Net_1036:macrocell.q
    Routed Clock: Net_925:macrocell.q
        Effective Clock: Debounce
        Enable Signal: Net_925:macrocell.q
    Routed Clock: Net_1034:macrocell.q
        Effective Clock: Debounce
        Enable Signal: Net_1034:macrocell.q
    Routed Clock: Net_1037:macrocell.q
        Effective Clock: Debounce
        Enable Signal: Net_1037:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = POT_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POT_2(0)__PA ,
            analog_term => Net_775 ,
            pad => POT_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = SDO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDO(0)__PA ,
            pin_input => Net_15_0 ,
            pad => SDO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCK(0)__PA ,
            pin_input => Net_168 ,
            pad => SCK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WS(0)__PA ,
            pin_input => Net_167 ,
            pad => WS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDI(0)__PA ,
            fb => Net_54 ,
            pad => SDI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => L2(0)__PA ,
            pin_input => Net_671 ,
            pad => L2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Codec_en(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Codec_en(0)__PA ,
            pin_input => __ONE__ ,
            pad => Codec_en(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => L1(0)__PA ,
            pin_input => Net_87 ,
            pad => L1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => L0(0)__PA ,
            pin_input => Net_423 ,
            pad => L0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLIP_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLIP_LED(0)__PA ,
            pin_input => Net_418 ,
            pad => CLIP_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AudioCodecClk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AudioCodecClk(0)__PA ,
            fb => Net_727 ,
            pad => AudioCodecClk(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C_Codec_control:Net_1109_1\ ,
            pin_input => \I2C_Codec_control:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C_Codec_control:Net_1109_0\ ,
            pin_input => \I2C_Codec_control:Net_643_3\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POT_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => POT_1(0)__PA ,
            analog_term => Net_232 ,
            pad => POT_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => L3(0)__PA ,
            pin_input => Net_818 ,
            pad => L3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => S0(0)__PA ,
            fb => Net_959 ,
            pad => S0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => S1(0)__PA ,
            fb => Net_984 ,
            pad => S1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => S2(0)__PA ,
            fb => Net_835 ,
            pad => S2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = S3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => S3(0)__PA ,
            fb => Net_878 ,
            pad => S3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AnR_uit(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AnR_uit(0)__PA ,
            analog_term => Net_1080 ,
            pad => AnR_uit(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AnR_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AnR_in(0)__PA ,
            analog_term => Net_1079 ,
            pad => AnR_in(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AnL_uit(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AnL_uit(0)__PA ,
            analog_term => Net_1083 ,
            pad => AnL_uit(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AnL_in(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AnL_in(0)__PA ,
            analog_term => Net_1082 ,
            pad => AnL_in(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:control_6\ * 
              !\I2C_Codec_control:bI2C_UDB:control_5\ * 
              !\I2C_Codec_control:bI2C_UDB:control_2\ * 
              !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:lost_arb_reg\
            + !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:lost_arb_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_4_split\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\I2S_Codec_audio:bI2S:tx_underflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_Codec_audio:bI2S:tx_state_2\ * 
              !\I2S_Codec_audio:bI2S:tx_state_1\ * 
              \I2S_Codec_audio:bI2S:tx_state_0\ * 
              \I2S_Codec_audio:bI2S:tx_f0_empty_0\
        );
        Output = \I2S_Codec_audio:bI2S:tx_underflow_0\ (fanout=1)

    MacroCell: Name=\I2S_Codec_audio:bI2S:rx_overflow_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S_Codec_audio:bI2S:rx_f0_load\ * 
              \I2S_Codec_audio:bI2S:rx_f0_full_0\
        );
        Output = \I2S_Codec_audio:bI2S:rx_overflow_0\ (fanout=1)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:status_5\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Codec_control:bI2C_UDB:scl_in_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:status_5\ (fanout=1)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:status_4\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\
        );
        Output = \I2C_Codec_control:bI2C_UDB:status_4\ (fanout=1)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:cnt_reset\, Mode=(Combinatorial)
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:scl_in_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Codec_control:Net_643_3\
            + \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:scl_in_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Codec_control:Net_643_3\
            + \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:scl_in_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Codec_control:Net_643_3\
            + \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:scl_in_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Codec_control:Net_643_3\
        );
        Output = \I2C_Codec_control:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc\ * 
              !\I2C_Codec_control:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\
            + !\I2C_Codec_control:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_Codec_control:bI2C_UDB:tx_reg_empty\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\
            + !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc\ * 
              !\I2C_Codec_control:bI2C_UDB:cnt_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\
        );
        Output = \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)

    MacroCell: Name=Net_1033, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_961
        );
        Output = Net_1033 (fanout=1)

    MacroCell: Name=Net_950, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_985
        );
        Output = Net_950 (fanout=1)

    MacroCell: Name=Net_951, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_973
        );
        Output = Net_951 (fanout=1)

    MacroCell: Name=Net_952, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_979
        );
        Output = Net_952 (fanout=1)

    MacroCell: Name=Net_1050, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_727_SYNCOUT)
        Main Equation            : 2 pterms
        !(
              !Net_1050 * !Net_766
            + Net_766 * \Div2:not_last_reset\ * !\Div2:count_0\
        );
        Output = Net_1050 (fanout=22)

    MacroCell: Name=\I2S_Codec_audio:bI2S:reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 1 pterm
        (
              !\I2S_Codec_audio:bI2S:ctrl_reg_out_2\
        );
        Output = \I2S_Codec_audio:bI2S:reset\ (fanout=1)

    MacroCell: Name=Net_167, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 1 pterm
        (
              !\I2S_Codec_audio:bI2S:reset\ * !\I2S_Codec_audio:bI2S:count_5\
        );
        Output = Net_167 (fanout=1)

    MacroCell: Name=\I2S_Codec_audio:bI2S:tx_underflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 2 pterms
        (
              \I2S_Codec_audio:bI2S:ctrl_reg_out_0\ * 
              \I2S_Codec_audio:bI2S:tx_underflow_sticky\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_0\ * 
              !\I2S_Codec_audio:bI2S:tx_state_2\ * 
              !\I2S_Codec_audio:bI2S:tx_state_1\ * 
              \I2S_Codec_audio:bI2S:tx_state_0\ * 
              \I2S_Codec_audio:bI2S:tx_f0_empty_0\
        );
        Output = \I2S_Codec_audio:bI2S:tx_underflow_sticky\ (fanout=2)

    MacroCell: Name=\I2S_Codec_audio:bI2S:txenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 8 pterms
        (
              \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_6\ * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\ * 
              \I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_5\ * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\ * 
              \I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_4\ * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\ * 
              \I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_3\ * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\ * 
              \I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\ * 
              \I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_1\ * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\ * 
              \I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * Net_168 * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\ * 
              \I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_0\ * 
              !\I2S_Codec_audio:bI2S:count_6\ * 
              !\I2S_Codec_audio:bI2S:count_5\ * 
              !\I2S_Codec_audio:bI2S:count_4\ * 
              !\I2S_Codec_audio:bI2S:count_3\ * 
              !\I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:count_1\ * !Net_168 * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\
        );
        Output = \I2S_Codec_audio:bI2S:txenable\ (fanout=4)

    MacroCell: Name=\I2S_Codec_audio:bI2S:tx_state_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 1 pterm
        (
              !\I2S_Codec_audio:bI2S:txenable\
        );
        Output = \I2S_Codec_audio:bI2S:tx_state_2\ (fanout=5)

    MacroCell: Name=\I2S_Codec_audio:bI2S:tx_state_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 4 pterms
        (
              !\I2S_Codec_audio:bI2S:count_3\ * 
              !\I2S_Codec_audio:bI2S:tx_state_2\ * 
              !\I2S_Codec_audio:bI2S:tx_state_1\ * 
              !\I2S_Codec_audio:bI2S:tx_state_0\
            + !\I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:tx_state_2\ * 
              !\I2S_Codec_audio:bI2S:tx_state_1\ * 
              !\I2S_Codec_audio:bI2S:tx_state_0\
            + !\I2S_Codec_audio:bI2S:count_1\ * 
              !\I2S_Codec_audio:bI2S:tx_state_2\ * 
              !\I2S_Codec_audio:bI2S:tx_state_1\ * 
              !\I2S_Codec_audio:bI2S:tx_state_0\
            + !\I2S_Codec_audio:bI2S:txenable\
        );
        Output = \I2S_Codec_audio:bI2S:tx_state_1\ (fanout=5)

    MacroCell: Name=\I2S_Codec_audio:bI2S:tx_state_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 3 pterms
        (
              \I2S_Codec_audio:bI2S:count_3\ * \I2S_Codec_audio:bI2S:count_2\ * 
              \I2S_Codec_audio:bI2S:count_1\ * 
              !\I2S_Codec_audio:bI2S:tx_state_2\ * 
              !\I2S_Codec_audio:bI2S:tx_state_1\ * 
              !\I2S_Codec_audio:bI2S:tx_state_0\
            + !\I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:tx_state_2\ * 
              \I2S_Codec_audio:bI2S:tx_state_1\ * 
              \I2S_Codec_audio:bI2S:tx_state_0\
        );
        Output = \I2S_Codec_audio:bI2S:tx_state_0\ (fanout=5)

    MacroCell: Name=Net_15_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 2 pterms
        (
              !Net_168 * Net_15_0
            + Net_168 * \I2S_Codec_audio:bI2S:tx_data_out_0\
        );
        Output = Net_15_0 (fanout=2)

    MacroCell: Name=\I2S_Codec_audio:bI2S:rx_f0_load\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 2 pterms
        (
              \I2S_Codec_audio:bI2S:rx_state_2\ * 
              !\I2S_Codec_audio:bI2S:rx_state_1\ * 
              \I2S_Codec_audio:bI2S:rx_state_0\
            + \I2S_Codec_audio:bI2S:rx_state_1\ * 
              !\I2S_Codec_audio:bI2S:rx_state_0\
        );
        Output = \I2S_Codec_audio:bI2S:rx_f0_load\ (fanout=3)

    MacroCell: Name=\I2S_Codec_audio:bI2S:rx_state_2\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 1 pterm
        (
              \I2S_Codec_audio:bI2S:rx_state_2\ * 
              !\I2S_Codec_audio:bI2S:rx_state_1\ * 
              \I2S_Codec_audio:bI2S:rx_state_0\ * 
              \I2S_Codec_audio:bI2S:rxenable\
        );
        Output = \I2S_Codec_audio:bI2S:rx_state_2\ (fanout=5)

    MacroCell: Name=\I2S_Codec_audio:bI2S:rx_state_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 2 pterms
        (
              \I2S_Codec_audio:bI2S:count_3\ * \I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:count_1\ * 
              !\I2S_Codec_audio:bI2S:rx_state_2\ * 
              !\I2S_Codec_audio:bI2S:rx_state_1\ * 
              !\I2S_Codec_audio:bI2S:rx_state_0\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:rx_state_2\ * 
              !\I2S_Codec_audio:bI2S:rx_state_1\ * 
              \I2S_Codec_audio:bI2S:rx_state_0\ * 
              \I2S_Codec_audio:bI2S:rxenable\
        );
        Output = \I2S_Codec_audio:bI2S:rx_state_1\ (fanout=5)

    MacroCell: Name=\I2S_Codec_audio:bI2S:rx_state_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 4 pterms
        !(
              \I2S_Codec_audio:bI2S:count_3\ * \I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:count_1\ * 
              !\I2S_Codec_audio:bI2S:rx_state_2\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + !\I2S_Codec_audio:bI2S:rx_state_2\ * 
              \I2S_Codec_audio:bI2S:rx_state_1\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:rx_state_2\ * 
              !\I2S_Codec_audio:bI2S:rx_state_1\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:rx_state_0\ * 
              \I2S_Codec_audio:bI2S:rxenable\
        );
        Output = \I2S_Codec_audio:bI2S:rx_state_0\ (fanout=5)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_Codec_control:bI2C_UDB:control_7\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:control_6\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:lost_arb_reg\
            + !\I2C_Codec_control:bI2C_UDB:control_5\ * 
              \I2C_Codec_control:bI2C_UDB:control_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_0_split\ (fanout=1)

    MacroCell: Name=\I2S_Codec_audio:bI2S:rx_overflow_sticky\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 2 pterms
        (
              \I2S_Codec_audio:bI2S:ctrl_reg_out_1\ * 
              \I2S_Codec_audio:bI2S:rx_f0_load\ * 
              \I2S_Codec_audio:bI2S:rx_f0_full_0\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_1\ * 
              \I2S_Codec_audio:bI2S:rx_overflow_sticky\
        );
        Output = \I2S_Codec_audio:bI2S:rx_overflow_sticky\ (fanout=2)

    MacroCell: Name=\I2S_Codec_audio:bI2S:rxenable\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 8 pterms
        (
              \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_6\ * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              !\I2S_Codec_audio:bI2S:count_5\ * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              !\I2S_Codec_audio:bI2S:count_4\ * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              !\I2S_Codec_audio:bI2S:count_3\ * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              !\I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_1\ * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_1\ * 
              !\I2S_Codec_audio:bI2S:count_6\ * 
              \I2S_Codec_audio:bI2S:count_5\ * \I2S_Codec_audio:bI2S:count_4\ * 
              \I2S_Codec_audio:bI2S:count_3\ * \I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:count_1\ * Net_168 * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\
            + !\I2S_Codec_audio:bI2S:count_6\ * 
              \I2S_Codec_audio:bI2S:count_5\ * \I2S_Codec_audio:bI2S:count_4\ * 
              \I2S_Codec_audio:bI2S:count_3\ * \I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:count_1\ * !Net_168 * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\ * 
              \I2S_Codec_audio:bI2S:rxenable\
        );
        Output = \I2S_Codec_audio:bI2S:rxenable\ (fanout=4)

    MacroCell: Name=\I2S_Codec_audio:bI2S:rx_data_in_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 2 pterms
        (
              !Net_168 * Net_54_SYNCOUT
            + Net_168 * \I2S_Codec_audio:bI2S:rx_data_in_0\
        );
        Output = \I2S_Codec_audio:bI2S:rx_data_in_0\ (fanout=2)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:sda_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Codec_control:Net_1109_1_SYNCOUT\
        );
        Output = \I2C_Codec_control:bI2C_UDB:sda_in_reg\ (fanout=2)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_4\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:control_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_4\ (fanout=19)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_3\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:control_6\ * 
              !\I2C_Codec_control:bI2C_UDB:control_5\ * 
              \I2C_Codec_control:bI2C_UDB:control_2\ * 
              !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:lost_arb_reg\
            + !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:lost_arb_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_3\ (fanout=18)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_2\ (fanout=18)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_1\ (fanout=17)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_0\ (fanout=16)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:status_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:status_3\ * 
              !\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:status_3\ * 
              \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_Codec_control:bI2C_UDB:status_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\
            + \I2C_Codec_control:bI2C_UDB:status_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_reset\
        );
        Output = \I2C_Codec_control:bI2C_UDB:status_3\ (fanout=2)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:status_2\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:status_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:status_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\
            + \I2C_Codec_control:bI2C_UDB:status_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\
            + \I2C_Codec_control:bI2C_UDB:status_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_reset\
        );
        Output = \I2C_Codec_control:bI2C_UDB:status_2\ (fanout=2)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:status_1\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:status_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Codec_control:Net_1109_1_SYNCOUT\
            + \I2C_Codec_control:bI2C_UDB:status_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Codec_control:Net_1109_1_SYNCOUT\
            + \I2C_Codec_control:bI2C_UDB:status_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_reset\
        );
        Output = \I2C_Codec_control:bI2C_UDB:status_1\ (fanout=2)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_Codec_control:bI2C_UDB:status_0\ * 
              !\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
        );
        Output = \I2C_Codec_control:bI2C_UDB:status_0\ (fanout=2)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:scl_in_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Codec_control:Net_1109_0_SYNCOUT\
        );
        Output = \I2C_Codec_control:bI2C_UDB:scl_in_reg\ (fanout=4)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Codec_control:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ (fanout=4)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Codec_control:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ (fanout=3)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\ (fanout=2)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:lost_arb_reg\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:lost_arb_reg\ (fanout=6)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:control_6\ * 
              !\I2C_Codec_control:bI2C_UDB:control_5\ * 
              !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:control_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Codec_control:bI2C_UDB:lost_arb_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_2_split\ (fanout=1)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:bus_busy_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_Codec_control:bI2C_UDB:scl_in_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:bus_busy_reg\
            + \I2C_Codec_control:bI2C_UDB:scl_in_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_Codec_control:bI2C_UDB:bus_busy_reg\
            + \I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:bus_busy_reg\ (fanout=1)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:clk_eq_reg\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_Codec_control:Net_643_3\ * 
              !\I2C_Codec_control:Net_1109_0_SYNCOUT\
            + \I2C_Codec_control:Net_643_3\ * 
              \I2C_Codec_control:Net_1109_0_SYNCOUT\
        );
        Output = \I2C_Codec_control:bI2C_UDB:clk_eq_reg\ (fanout=1)

    MacroCell: Name=\I2C_Codec_control:Net_643_3\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_Codec_control:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_Codec_control:Net_643_3\ (fanout=3)

    MacroCell: Name=\I2C_Codec_control:sda_x_wire\, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_Codec_control:sda_x_wire\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Codec_control:bI2C_UDB:control_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:lost_arb_reg\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Codec_control:bI2C_UDB:shift_data_out\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:lost_arb_reg\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_Codec_control:sda_x_wire\ (fanout=2)

    MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_reset\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_Codec_control:bI2C_UDB:control_1\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_reset\ (fanout=18)

    MacroCell: Name=Net_961, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_959_SYNCOUT
        );
        Output = Net_961 (fanout=3)

    MacroCell: Name=\Debouncer_0:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_961
        );
        Output = \Debouncer_0:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_1037, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_0:DEBOUNCER[0]:d_sync_1\ * !Net_961
        );
        Output = Net_1037 (fanout=1)

    MacroCell: Name=Net_1036, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_1\ * !Net_985
        );
        Output = Net_1036 (fanout=1)

    MacroCell: Name=Net_896, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: PosEdge(Net_1036)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_896 (fanout=1)

    MacroCell: Name=Net_925, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_2:DEBOUNCER[0]:d_sync_1\ * !Net_973
        );
        Output = Net_925 (fanout=1)

    MacroCell: Name=Net_917, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: PosEdge(Net_925)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_917 (fanout=1)

    MacroCell: Name=Net_1034, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_3:DEBOUNCER[0]:d_sync_1\ * !Net_979
        );
        Output = Net_1034 (fanout=1)

    MacroCell: Name=Net_920, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: PosEdge(Net_1034)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_920 (fanout=1)

    MacroCell: Name=Net_895, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: PosEdge(Net_1037)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_895 (fanout=1)

    MacroCell: Name=Net_985, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_984_SYNCOUT
        );
        Output = Net_985 (fanout=3)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_985
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_973, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_835_SYNCOUT
        );
        Output = Net_973 (fanout=3)

    MacroCell: Name=\Debouncer_2:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_973
        );
        Output = \Debouncer_2:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=Net_979, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_878_SYNCOUT
        );
        Output = Net_979 (fanout=3)

    MacroCell: Name=\Debouncer_3:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_979
        );
        Output = \Debouncer_3:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=\Div2:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_727_SYNCOUT)
        Main Equation            : 1 pterm
        !(
              !Net_766 * !\Div2:not_last_reset\
        );
        Output = \Div2:not_last_reset\ (fanout=3)

    MacroCell: Name=\Div2:count_0\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_727_SYNCOUT)
        Main Equation            : 1 pterm
        (
              Net_766 * \Div2:not_last_reset\
        );
        Output = \Div2:count_0\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \I2S_Codec_audio:bI2S:tx_state_2\ ,
            cs_addr_1 => \I2S_Codec_audio:bI2S:tx_state_1\ ,
            cs_addr_0 => \I2S_Codec_audio:bI2S:tx_state_0\ ,
            so_comb => \I2S_Codec_audio:bI2S:tx_data_out_0\ ,
            f0_bus_stat_comb => Net_285_0 ,
            f0_blk_stat_comb => \I2S_Codec_audio:bI2S:tx_f0_empty_0\ ,
            clk_en => Net_1050 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000000000010000000000000000011000000010000010000000000000000010000101010000100000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1050)

    datapathcell: Name =\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \I2S_Codec_audio:bI2S:rx_state_2\ ,
            cs_addr_1 => \I2S_Codec_audio:bI2S:rx_state_1\ ,
            cs_addr_0 => \I2S_Codec_audio:bI2S:rx_state_0\ ,
            route_si => \I2S_Codec_audio:bI2S:rx_data_in_0\ ,
            f0_load => \I2S_Codec_audio:bI2S:rx_f0_load\ ,
            f0_bus_stat_comb => Net_283_0 ,
            f0_blk_stat_comb => \I2S_Codec_audio:bI2S:rx_f0_full_0\ ,
            clk_en => Net_1050 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1050)

    datapathcell: Name =\I2C_Codec_control:bI2C_UDB:Shifter:u0\
        PORT MAP (
            clock => \I2C_Codec_control:Net_970\ ,
            cs_addr_1 => \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ ,
            cs_addr_0 => \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\ ,
            route_si => \I2C_Codec_control:bI2C_UDB:sda_in_reg\ ,
            so_comb => \I2C_Codec_control:bI2C_UDB:shift_data_out\ ,
            f1_blk_stat_comb => \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
            d0_init = "00000100"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\
        PORT MAP (
            clock => \I2C_Codec_control:Net_970\ ,
            cs_addr_1 => \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\ ,
            cs_addr_0 => \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\ ,
            z0_comb => \I2C_Codec_control:bI2C_UDB:clkgen_tc\ ,
            cl1_comb => \I2C_Codec_control:bI2C_UDB:clkgen_cl1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
            d0_init = "00001111"
            d1_init = "00001000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\KNOP:sts:sts_reg\
        PORT MAP (
            status_3 => Net_952 ,
            status_2 => Net_951 ,
            status_1 => Net_950 ,
            status_0 => Net_1033 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\KNOP_TOGGLE:sts:sts_reg\
        PORT MAP (
            status_3 => Net_920 ,
            status_2 => Net_917 ,
            status_1 => Net_896 ,
            status_0 => Net_895 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_1 => Net_285_0 ,
            status_0 => \I2S_Codec_audio:bI2S:tx_underflow_0\ ,
            interrupt => \I2S_Codec_audio:bI2S:tx_int_out_0\ ,
            clk_en => Net_1050 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1050)

    statusicell: Name =\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_1 => Net_283_0 ,
            status_0 => \I2S_Codec_audio:bI2S:rx_overflow_0\ ,
            interrupt => \I2S_Codec_audio:bI2S:rx_int_out_0\ ,
            clk_en => Net_1050 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1050)

    statusicell: Name =\I2C_Codec_control:bI2C_UDB:StsReg\
        PORT MAP (
            clock => \I2C_Codec_control:Net_970\ ,
            status_5 => \I2C_Codec_control:bI2C_UDB:status_5\ ,
            status_4 => \I2C_Codec_control:bI2C_UDB:status_4\ ,
            status_3 => \I2C_Codec_control:bI2C_UDB:status_3\ ,
            status_2 => \I2C_Codec_control:bI2C_UDB:status_2\ ,
            status_1 => \I2C_Codec_control:bI2C_UDB:status_1\ ,
            status_0 => \I2C_Codec_control:bI2C_UDB:status_0\ ,
            interrupt => \I2C_Codec_control:Net_697\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =AudioCodecClk(0)_SYNC
        PORT MAP (
            in => Net_727 ,
            out => Net_727_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDI(0)_SYNC
        PORT MAP (
            in => Net_54 ,
            out => Net_54_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =S3(0)_SYNC
        PORT MAP (
            in => Net_878 ,
            out => Net_878_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =S2(0)_SYNC
        PORT MAP (
            in => Net_835 ,
            out => Net_835_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =S1(0)_SYNC
        PORT MAP (
            in => Net_984 ,
            out => Net_984_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =S0(0)_SYNC
        PORT MAP (
            in => Net_959 ,
            out => Net_959_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SCL(0)_SYNC
        PORT MAP (
            in => \I2C_Codec_control:Net_1109_0\ ,
            out => \I2C_Codec_control:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA(0)_SYNC
        PORT MAP (
            in => \I2C_Codec_control:Net_1109_1\ ,
            out => \I2C_Codec_control:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\I2S_Codec_audio:bI2S:CtlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \I2S_Codec_audio:bI2S:ctrl_reg_out_7\ ,
            control_6 => \I2S_Codec_audio:bI2S:ctrl_reg_out_6\ ,
            control_5 => \I2S_Codec_audio:bI2S:ctrl_reg_out_5\ ,
            control_4 => \I2S_Codec_audio:bI2S:ctrl_reg_out_4\ ,
            control_3 => \I2S_Codec_audio:bI2S:ctrl_reg_out_3\ ,
            control_2 => \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ ,
            control_1 => \I2S_Codec_audio:bI2S:ctrl_reg_out_1\ ,
            control_0 => \I2S_Codec_audio:bI2S:ctrl_reg_out_0\ ,
            clk_en => Net_1050 );
        Properties:
        {
            cy_ctrl_mode_0 = "00011111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1050)

    controlcell: Name =\LEDs:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LEDs:control_7\ ,
            control_6 => \LEDs:control_6\ ,
            control_5 => \LEDs:control_5\ ,
            control_4 => \LEDs:control_4\ ,
            control_3 => Net_818 ,
            control_2 => Net_671 ,
            control_1 => Net_87 ,
            control_0 => Net_423 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\
        PORT MAP (
            clock => \I2C_Codec_control:Net_970\ ,
            control_7 => \I2C_Codec_control:bI2C_UDB:control_7\ ,
            control_6 => \I2C_Codec_control:bI2C_UDB:control_6\ ,
            control_5 => \I2C_Codec_control:bI2C_UDB:control_5\ ,
            control_4 => \I2C_Codec_control:bI2C_UDB:control_4\ ,
            control_3 => \I2C_Codec_control:bI2C_UDB:control_3\ ,
            control_2 => \I2C_Codec_control:bI2C_UDB:control_2\ ,
            control_1 => \I2C_Codec_control:bI2C_UDB:control_1\ ,
            control_0 => \I2C_Codec_control:bI2C_UDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\I2S_EN:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \I2S_EN:control_7\ ,
            control_6 => \I2S_EN:control_6\ ,
            control_5 => \I2S_EN:control_5\ ,
            control_4 => \I2S_EN:control_4\ ,
            control_3 => \I2S_EN:control_3\ ,
            control_2 => \I2S_EN:control_2\ ,
            control_1 => \I2S_EN:control_1\ ,
            control_0 => Net_766 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\CLIP:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CLIP:control_7\ ,
            control_6 => \CLIP:control_6\ ,
            control_5 => \CLIP:control_5\ ,
            control_4 => \CLIP:control_4\ ,
            control_3 => \CLIP:control_3\ ,
            control_2 => \CLIP:control_2\ ,
            control_1 => \CLIP:control_1\ ,
            control_0 => Net_418 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\I2S_Codec_audio:bI2S:BitCounter\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ ,
            count_6 => \I2S_Codec_audio:bI2S:count_6\ ,
            count_5 => \I2S_Codec_audio:bI2S:count_5\ ,
            count_4 => \I2S_Codec_audio:bI2S:count_4\ ,
            count_3 => \I2S_Codec_audio:bI2S:count_3\ ,
            count_2 => \I2S_Codec_audio:bI2S:count_2\ ,
            count_1 => \I2S_Codec_audio:bI2S:count_1\ ,
            count_0 => Net_168 ,
            clk_en => Net_1050 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0111111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1050)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =RxDMA
        PORT MAP (
            dmareq => Net_283_0 ,
            termin => zero ,
            termout => Net_367 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =TxDMA
        PORT MAP (
            dmareq => Net_285_0 ,
            termin => zero ,
            termout => Net_50 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =SampleKlaar
        PORT MAP (
            interrupt => Net_367 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_Codec_control:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Codec_control:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\VOL:IRQ\
        PORT MAP (
            interrupt => Net_241 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\LINE:IRQ\
        PORT MAP (
            interrupt => Net_778 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =SampleVraag
        PORT MAP (
            interrupt => Net_50 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    1 :    0 :    1 : 100.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   34 :   14 :   48 : 70.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   74 :  118 :  192 : 38.54 %
  Unique P-terms              :  160 :  224 :  384 : 41.67 %
  Total P-terms               :  165 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    Status Registers          :    2 :      :      :        
    StatusI Registers         :    3 :      :      :        
    Sync Cells (x8)           :    2 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    2 :    2 :    4 : 50.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    2 :    0 :    2 : 100.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.390ms
Tech Mapping phase: Elapsed time ==> 0s.462ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(3)][IoId=(3)] : AnL_in(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : AnL_uit(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : AnR_in(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : AnR_uit(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : AudioCodecClk(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : CLIP_LED(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Codec_en(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : L0(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : L1(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : L2(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : L3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : POT_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : POT_2(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : S0(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : S1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : S2(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : S3(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : SCK(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDI(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SDO(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : WS(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \AnalogeIngang_R:ABuf\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \AnalogeIngang_L:ABuf\ (fixed)
SAR[1]@[FFB(SAR,1)] : \LINE:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \LINE:vRef_Vdda_1\
SAR[0]@[FFB(SAR,0)] : \VOL:ADC_SAR\
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(3)][IoId=(3)] : AnL_in(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : AnL_uit(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : AnR_in(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : AnR_uit(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : AudioCodecClk(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : CLIP_LED(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Codec_en(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : L0(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : L1(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : L2(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : L3(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : POT_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : POT_2(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : S0(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : S1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : S2(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : S3(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : SCK(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDI(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SDO(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : WS(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
OpAmp[1]@[FFB(OpAmp,1)] : \AnalogeIngang_R:ABuf\ (fixed)
OpAmp[3]@[FFB(OpAmp,3)] : \AnalogeIngang_L:ABuf\ (fixed)
SAR[0]@[FFB(SAR,0)] : \LINE:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \LINE:vRef_Vdda_1\
SAR[1]@[FFB(SAR,1)] : \VOL:ADC_SAR\

Analog Placement phase: Elapsed time ==> 0s.615ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1082 {
    opamp_3_vplus
    opamp_3_vplus_x_p3_3
    p3_3
  }
  Net: Net_1083 {
    p3_7
    opamp_3_vminus_x_p3_7
    opamp_3_vminus
  }
  Net: Net_1079 {
    opamp_1_vplus
    opamp_1_vplus_x_p3_5
    p3_5
  }
  Net: Net_1080 {
    p3_6
    opamp_1_vminus_x_p3_6
    opamp_1_vminus
  }
  Net: Net_232 {
    sar_1_vplus
    agr7_x_sar_1_vplus
    agr7
    agl7_x_agr7
    agl7
    agl7_x_p0_3
    p0_3
  }
  Net: Net_775 {
    sar_0_vplus
    agl4_x_sar_0_vplus
    agl4
    agl4_x_p0_4
    p0_4
  }
  Net: \LINE:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \LINE:Net_209\ {
  }
  Net: \LINE:Net_235\ {
    sar_1_vref
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \VOL:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \VOL:Net_209\ {
  }
}
Map of item to net {
  opamp_3_vplus                                    -> Net_1082
  opamp_3_vplus_x_p3_3                             -> Net_1082
  p3_3                                             -> Net_1082
  p3_7                                             -> Net_1083
  opamp_3_vminus_x_p3_7                            -> Net_1083
  opamp_3_vminus                                   -> Net_1083
  opamp_1_vplus                                    -> Net_1079
  opamp_1_vplus_x_p3_5                             -> Net_1079
  p3_5                                             -> Net_1079
  p3_6                                             -> Net_1080
  opamp_1_vminus_x_p3_6                            -> Net_1080
  opamp_1_vminus                                   -> Net_1080
  sar_1_vplus                                      -> Net_232
  agr7_x_sar_1_vplus                               -> Net_232
  agr7                                             -> Net_232
  agl7_x_agr7                                      -> Net_232
  agl7                                             -> Net_232
  agl7_x_p0_3                                      -> Net_232
  p0_3                                             -> Net_232
  sar_0_vplus                                      -> Net_775
  agl4_x_sar_0_vplus                               -> Net_775
  agl4                                             -> Net_775
  agl4_x_p0_4                                      -> Net_775
  p0_4                                             -> Net_775
  sar_0_vrefhi                                     -> \LINE:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \LINE:Net_126\
  sar_0_vminus                                     -> \LINE:Net_126\
  sar_1_vref                                       -> \LINE:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \LINE:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \LINE:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \LINE:Net_235\
  common_sar_vref_vdda/2                           -> \LINE:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \LINE:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \LINE:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \LINE:Net_235\
  sar_0_vref                                       -> \LINE:Net_235\
  sar_1_vrefhi                                     -> \VOL:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \VOL:Net_126\
  sar_1_vminus                                     -> \VOL:Net_126\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.289ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   28 :   20 :   48 :  58.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.54
                   Pterms :            5.75
               Macrocells :            2.64
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.149ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :      11.93 :       5.29
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1033, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_961
        );
        Output = Net_1033 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_0:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_961
        );
        Output = \Debouncer_0:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_961, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_959_SYNCOUT
        );
        Output = Net_961 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1037, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_0:DEBOUNCER[0]:d_sync_1\ * !Net_961
        );
        Output = Net_1037 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1036, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[0]:d_sync_1\ * !Net_985
        );
        Output = Net_1036 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_985
        );
        Output = \Debouncer_1:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_985, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_984_SYNCOUT
        );
        Output = Net_985 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_979, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_878_SYNCOUT
        );
        Output = Net_979 (fanout=3)
        Properties               : 
        {
        }
}

synccell: Name =S1(0)_SYNC
    PORT MAP (
        in => Net_984 ,
        out => Net_984_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =S3(0)_SYNC
    PORT MAP (
        in => Net_878 ,
        out => Net_878_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =S0(0)_SYNC
    PORT MAP (
        in => Net_959 ,
        out => Net_959_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_1034, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_3:DEBOUNCER[0]:d_sync_1\ * !Net_979
        );
        Output = Net_1034 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_950, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_985
        );
        Output = Net_950 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_952, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_979
        );
        Output = Net_952 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Debouncer_3:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_979
        );
        Output = \Debouncer_3:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_0_split\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_0\ (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \I2C_Codec_control:bI2C_UDB:tx_reg_empty\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\
            + !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\KNOP:sts:sts_reg\
    PORT MAP (
        status_3 => Net_952 ,
        status_2 => Net_951 ,
        status_1 => Net_950 ,
        status_0 => Net_1033 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:bus_busy_reg\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_Codec_control:bI2C_UDB:scl_in_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ * 
              \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:bus_busy_reg\
            + \I2C_Codec_control:bI2C_UDB:scl_in_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\ * 
              \I2C_Codec_control:bI2C_UDB:bus_busy_reg\
            + \I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:bus_busy_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:bus_busy_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Codec_control:bI2C_UDB:scl_in_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\ * 
              \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_895, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: PosEdge(Net_1037)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_895 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:control_6\ * 
              !\I2C_Codec_control:bI2C_UDB:control_5\ * 
              !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:control_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Codec_control:bI2C_UDB:lost_arb_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_2_split\ (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\KNOP_TOGGLE:sts:sts_reg\
    PORT MAP (
        status_3 => Net_920 ,
        status_2 => Net_917 ,
        status_1 => Net_896 ,
        status_0 => Net_895 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\CLIP:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CLIP:control_7\ ,
        control_6 => \CLIP:control_6\ ,
        control_5 => \CLIP:control_5\ ,
        control_4 => \CLIP:control_4\ ,
        control_3 => \CLIP:control_3\ ,
        control_2 => \CLIP:control_2\ ,
        control_1 => \CLIP:control_1\ ,
        control_0 => Net_418 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_0_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_Codec_control:bI2C_UDB:control_7\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:control_6\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:lost_arb_reg\
            + !\I2C_Codec_control:bI2C_UDB:control_5\ * 
              \I2C_Codec_control:bI2C_UDB:control_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_0_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_920, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: PosEdge(Net_1034)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_920 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:status_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:status_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Codec_control:Net_1109_1_SYNCOUT\
            + \I2C_Codec_control:bI2C_UDB:status_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Codec_control:Net_1109_1_SYNCOUT\
            + \I2C_Codec_control:bI2C_UDB:status_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_reset\
        );
        Output = \I2C_Codec_control:bI2C_UDB:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:m_state_2_split\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_2\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:sda_in_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Codec_control:Net_1109_1_SYNCOUT\
        );
        Output = \I2C_Codec_control:bI2C_UDB:sda_in_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =SDA(0)_SYNC
    PORT MAP (
        in => \I2C_Codec_control:Net_1109_1\ ,
        out => \I2C_Codec_control:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\I2S_Codec_audio:bI2S:tx_state_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 3 pterms
        (
              \I2S_Codec_audio:bI2S:count_3\ * \I2S_Codec_audio:bI2S:count_2\ * 
              \I2S_Codec_audio:bI2S:count_1\ * 
              !\I2S_Codec_audio:bI2S:tx_state_2\ * 
              !\I2S_Codec_audio:bI2S:tx_state_1\ * 
              !\I2S_Codec_audio:bI2S:tx_state_0\
            + !\I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:tx_state_2\ * 
              \I2S_Codec_audio:bI2S:tx_state_1\ * 
              \I2S_Codec_audio:bI2S:tx_state_0\
        );
        Output = \I2S_Codec_audio:bI2S:tx_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2S_Codec_audio:bI2S:tx_state_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 4 pterms
        (
              !\I2S_Codec_audio:bI2S:count_3\ * 
              !\I2S_Codec_audio:bI2S:tx_state_2\ * 
              !\I2S_Codec_audio:bI2S:tx_state_1\ * 
              !\I2S_Codec_audio:bI2S:tx_state_0\
            + !\I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:tx_state_2\ * 
              !\I2S_Codec_audio:bI2S:tx_state_1\ * 
              !\I2S_Codec_audio:bI2S:tx_state_0\
            + !\I2S_Codec_audio:bI2S:count_1\ * 
              !\I2S_Codec_audio:bI2S:tx_state_2\ * 
              !\I2S_Codec_audio:bI2S:tx_state_1\ * 
              !\I2S_Codec_audio:bI2S:tx_state_0\
            + !\I2S_Codec_audio:bI2S:txenable\
        );
        Output = \I2S_Codec_audio:bI2S:tx_state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2S_Codec_audio:bI2S:tx_state_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 1 pterm
        (
              !\I2S_Codec_audio:bI2S:txenable\
        );
        Output = \I2S_Codec_audio:bI2S:tx_state_2\ (fanout=5)
        Properties               : 
        {
        }
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_896, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: PosEdge(Net_1036)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_896 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_reset\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_Codec_control:bI2C_UDB:control_1\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_reset\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Codec_control:bI2C_UDB:sda_in_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Codec_control:bI2C_UDB:scl_in_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ (fanout=4)
        Properties               : 
        {
        }
}

statusicell: Name =\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_1 => Net_283_0 ,
        status_0 => \I2S_Codec_audio:bI2S:rx_overflow_0\ ,
        interrupt => \I2S_Codec_audio:bI2S:rx_int_out_0\ ,
        clk_en => Net_1050 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1050)

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=9, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\
        );
        Output = \I2C_Codec_control:bI2C_UDB:status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\
            + !\I2C_Codec_control:bI2C_UDB:clk_eq_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:status_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:status_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:status_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\
            + \I2C_Codec_control:bI2C_UDB:status_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\
            + \I2C_Codec_control:bI2C_UDB:status_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_reset\
        );
        Output = \I2C_Codec_control:bI2C_UDB:status_2\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:cnt_reset\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:scl_in_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Codec_control:Net_643_3\
            + \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:scl_in_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Codec_control:Net_643_3\
            + \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:scl_in_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Codec_control:Net_643_3\
            + \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:scl_in_reg\ * 
              \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              \I2C_Codec_control:Net_643_3\
        );
        Output = \I2C_Codec_control:bI2C_UDB:cnt_reset\ (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc\ * 
              !\I2C_Codec_control:bI2C_UDB:cnt_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\
        );
        Output = \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc\ * 
              !\I2C_Codec_control:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\
    PORT MAP (
        clock => \I2C_Codec_control:Net_970\ ,
        cs_addr_1 => \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\ ,
        cs_addr_0 => \I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\ ,
        z0_comb => \I2C_Codec_control:bI2C_UDB:clkgen_tc\ ,
        cl1_comb => \I2C_Codec_control:bI2C_UDB:clkgen_cl1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000"
        d0_init = "00001111"
        d1_init = "00001000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Codec_control:Net_643_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\I2C_Codec_control:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:clkgen_cl1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:cnt_reset\
        );
        Output = \I2C_Codec_control:Net_643_3\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:clk_eq_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_Codec_control:Net_643_3\ * 
              !\I2C_Codec_control:Net_1109_0_SYNCOUT\
            + \I2C_Codec_control:Net_643_3\ * 
              \I2C_Codec_control:Net_1109_0_SYNCOUT\
        );
        Output = \I2C_Codec_control:bI2C_UDB:clk_eq_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:status_3\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:status_3\ * 
              !\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:status_3\ * 
              \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\
            + \I2C_Codec_control:bI2C_UDB:status_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\
            + \I2C_Codec_control:bI2C_UDB:status_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_reset\
        );
        Output = \I2C_Codec_control:bI2C_UDB:status_3\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:status_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \I2C_Codec_control:bI2C_UDB:status_0\ * 
              !\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
        );
        Output = \I2C_Codec_control:bI2C_UDB:status_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:scl_in_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2C_Codec_control:Net_1109_0_SYNCOUT\
        );
        Output = \I2C_Codec_control:bI2C_UDB:scl_in_reg\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:lost_arb_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:lost_arb_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:lost_arb_reg\ (fanout=6)
        Properties               : 
        {
        }
}

statusicell: Name =\I2C_Codec_control:bI2C_UDB:StsReg\
    PORT MAP (
        clock => \I2C_Codec_control:Net_970\ ,
        status_5 => \I2C_Codec_control:bI2C_UDB:status_5\ ,
        status_4 => \I2C_Codec_control:bI2C_UDB:status_4\ ,
        status_3 => \I2C_Codec_control:bI2C_UDB:status_3\ ,
        status_2 => \I2C_Codec_control:bI2C_UDB:status_2\ ,
        status_1 => \I2C_Codec_control:bI2C_UDB:status_1\ ,
        status_0 => \I2C_Codec_control:bI2C_UDB:status_0\ ,
        interrupt => \I2C_Codec_control:Net_697\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=3, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_925, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_2:DEBOUNCER[0]:d_sync_1\ * !Net_973
        );
        Output = Net_925 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Debouncer_2:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_973
        );
        Output = \Debouncer_2:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_973, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_835_SYNCOUT
        );
        Output = Net_973 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_951, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_973
        );
        Output = Net_951 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=Net_917, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1032) => Global
            Clock Enable: PosEdge(Net_925)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_917 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2C_Codec_control:bI2C_UDB:Shifter:u0\
    PORT MAP (
        clock => \I2C_Codec_control:Net_970\ ,
        cs_addr_1 => \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\ ,
        cs_addr_0 => \I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\ ,
        route_si => \I2C_Codec_control:bI2C_UDB:sda_in_reg\ ,
        so_comb => \I2C_Codec_control:bI2C_UDB:shift_data_out\ ,
        f1_blk_stat_comb => \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100"
        d0_init = "00000100"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LEDs:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LEDs:control_7\ ,
        control_6 => \LEDs:control_6\ ,
        control_5 => \LEDs:control_5\ ,
        control_4 => \LEDs:control_4\ ,
        control_3 => Net_818 ,
        control_2 => Net_671 ,
        control_1 => Net_87 ,
        control_0 => Net_423 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =S2(0)_SYNC
    PORT MAP (
        in => Net_835 ,
        out => Net_835_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S_Codec_audio:bI2S:rxenable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 8 pterms
        (
              \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_6\ * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              !\I2S_Codec_audio:bI2S:count_5\ * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              !\I2S_Codec_audio:bI2S:count_4\ * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              !\I2S_Codec_audio:bI2S:count_3\ * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              !\I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_1\ * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_1\ * 
              !\I2S_Codec_audio:bI2S:count_6\ * 
              \I2S_Codec_audio:bI2S:count_5\ * \I2S_Codec_audio:bI2S:count_4\ * 
              \I2S_Codec_audio:bI2S:count_3\ * \I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:count_1\ * Net_168 * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\
            + !\I2S_Codec_audio:bI2S:count_6\ * 
              \I2S_Codec_audio:bI2S:count_5\ * \I2S_Codec_audio:bI2S:count_4\ * 
              \I2S_Codec_audio:bI2S:count_3\ * \I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:count_1\ * !Net_168 * 
              !\I2S_Codec_audio:bI2S:rx_overflow_sticky\ * 
              \I2S_Codec_audio:bI2S:rxenable\
        );
        Output = \I2S_Codec_audio:bI2S:rxenable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S_Codec_audio:bI2S:txenable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 8 pterms
        (
              \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_6\ * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\ * 
              \I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_5\ * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\ * 
              \I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_4\ * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\ * 
              \I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_3\ * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\ * 
              \I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\ * 
              \I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * 
              \I2S_Codec_audio:bI2S:count_1\ * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\ * 
              \I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ * Net_168 * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\ * 
              \I2S_Codec_audio:bI2S:txenable\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_0\ * 
              !\I2S_Codec_audio:bI2S:count_6\ * 
              !\I2S_Codec_audio:bI2S:count_5\ * 
              !\I2S_Codec_audio:bI2S:count_4\ * 
              !\I2S_Codec_audio:bI2S:count_3\ * 
              !\I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:count_1\ * !Net_168 * 
              !\I2S_Codec_audio:bI2S:tx_underflow_sticky\
        );
        Output = \I2S_Codec_audio:bI2S:txenable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \I2S_Codec_audio:bI2S:tx_state_2\ ,
        cs_addr_1 => \I2S_Codec_audio:bI2S:tx_state_1\ ,
        cs_addr_0 => \I2S_Codec_audio:bI2S:tx_state_0\ ,
        so_comb => \I2S_Codec_audio:bI2S:tx_data_out_0\ ,
        f0_bus_stat_comb => Net_285_0 ,
        f0_blk_stat_comb => \I2S_Codec_audio:bI2S:tx_f0_empty_0\ ,
        clk_en => Net_1050 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000000000010000000000000000011000000010000010000000000000000010000101010000100000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1050)

count7cell: Name =\I2S_Codec_audio:bI2S:BitCounter\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        enable => \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ ,
        count_6 => \I2S_Codec_audio:bI2S:count_6\ ,
        count_5 => \I2S_Codec_audio:bI2S:count_5\ ,
        count_4 => \I2S_Codec_audio:bI2S:count_4\ ,
        count_3 => \I2S_Codec_audio:bI2S:count_3\ ,
        count_2 => \I2S_Codec_audio:bI2S:count_2\ ,
        count_1 => \I2S_Codec_audio:bI2S:count_1\ ,
        count_0 => Net_168 ,
        clk_en => Net_1050 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0111111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1050)

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_15_0, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 2 pterms
        (
              !Net_168 * Net_15_0
            + Net_168 * \I2S_Codec_audio:bI2S:tx_data_out_0\
        );
        Output = Net_15_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2S_Codec_audio:bI2S:rx_data_in_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 2 pterms
        (
              !Net_168 * Net_54_SYNCOUT
            + Net_168 * \I2S_Codec_audio:bI2S:rx_data_in_0\
        );
        Output = \I2S_Codec_audio:bI2S:rx_data_in_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2S_Codec_audio:bI2S:tx_underflow_sticky\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 2 pterms
        (
              \I2S_Codec_audio:bI2S:ctrl_reg_out_0\ * 
              \I2S_Codec_audio:bI2S:tx_underflow_sticky\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_0\ * 
              !\I2S_Codec_audio:bI2S:tx_state_2\ * 
              !\I2S_Codec_audio:bI2S:tx_state_1\ * 
              \I2S_Codec_audio:bI2S:tx_state_0\ * 
              \I2S_Codec_audio:bI2S:tx_f0_empty_0\
        );
        Output = \I2S_Codec_audio:bI2S:tx_underflow_sticky\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2S_Codec_audio:bI2S:tx_underflow_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\I2S_Codec_audio:bI2S:tx_state_2\ * 
              !\I2S_Codec_audio:bI2S:tx_state_1\ * 
              \I2S_Codec_audio:bI2S:tx_state_0\ * 
              \I2S_Codec_audio:bI2S:tx_f0_empty_0\
        );
        Output = \I2S_Codec_audio:bI2S:tx_underflow_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2S_Codec_audio:bI2S:rx_state_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 2 pterms
        (
              \I2S_Codec_audio:bI2S:count_3\ * \I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:count_1\ * 
              !\I2S_Codec_audio:bI2S:rx_state_2\ * 
              !\I2S_Codec_audio:bI2S:rx_state_1\ * 
              !\I2S_Codec_audio:bI2S:rx_state_0\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:rx_state_2\ * 
              !\I2S_Codec_audio:bI2S:rx_state_1\ * 
              \I2S_Codec_audio:bI2S:rx_state_0\ * 
              \I2S_Codec_audio:bI2S:rxenable\
        );
        Output = \I2S_Codec_audio:bI2S:rx_state_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2S_Codec_audio:bI2S:rx_state_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 4 pterms
        !(
              \I2S_Codec_audio:bI2S:count_3\ * \I2S_Codec_audio:bI2S:count_2\ * 
              !\I2S_Codec_audio:bI2S:count_1\ * 
              !\I2S_Codec_audio:bI2S:rx_state_2\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + !\I2S_Codec_audio:bI2S:rx_state_2\ * 
              \I2S_Codec_audio:bI2S:rx_state_1\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:rx_state_2\ * 
              !\I2S_Codec_audio:bI2S:rx_state_1\ * 
              \I2S_Codec_audio:bI2S:rxenable\
            + \I2S_Codec_audio:bI2S:rx_state_0\ * 
              \I2S_Codec_audio:bI2S:rxenable\
        );
        Output = \I2S_Codec_audio:bI2S:rx_state_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\I2S_Codec_audio:bI2S:rx_state_2\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 1 pterm
        (
              \I2S_Codec_audio:bI2S:rx_state_2\ * 
              !\I2S_Codec_audio:bI2S:rx_state_1\ * 
              \I2S_Codec_audio:bI2S:rx_state_0\ * 
              \I2S_Codec_audio:bI2S:rxenable\
        );
        Output = \I2S_Codec_audio:bI2S:rx_state_2\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2S_Codec_audio:bI2S:rx_f0_load\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 2 pterms
        (
              \I2S_Codec_audio:bI2S:rx_state_2\ * 
              !\I2S_Codec_audio:bI2S:rx_state_1\ * 
              \I2S_Codec_audio:bI2S:rx_state_0\
            + \I2S_Codec_audio:bI2S:rx_state_1\ * 
              !\I2S_Codec_audio:bI2S:rx_state_0\
        );
        Output = \I2S_Codec_audio:bI2S:rx_f0_load\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \I2S_Codec_audio:bI2S:rx_state_2\ ,
        cs_addr_1 => \I2S_Codec_audio:bI2S:rx_state_1\ ,
        cs_addr_0 => \I2S_Codec_audio:bI2S:rx_state_0\ ,
        route_si => \I2S_Codec_audio:bI2S:rx_data_in_0\ ,
        f0_load => \I2S_Codec_audio:bI2S:rx_f0_load\ ,
        f0_bus_stat_comb => Net_283_0 ,
        f0_blk_stat_comb => \I2S_Codec_audio:bI2S:rx_f0_full_0\ ,
        clk_en => Net_1050 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000010100000000000001010000000000000101010000000000010100000000010000011100000001000001000000000000000000000011111111000000001111111111111111001000000000001000000101000000000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1050)

statusicell: Name =\I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_1 => Net_285_0 ,
        status_0 => \I2S_Codec_audio:bI2S:tx_underflow_0\ ,
        interrupt => \I2S_Codec_audio:bI2S:tx_int_out_0\ ,
        clk_en => Net_1050 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1050)

controlcell: Name =\I2S_Codec_audio:bI2S:CtlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \I2S_Codec_audio:bI2S:ctrl_reg_out_7\ ,
        control_6 => \I2S_Codec_audio:bI2S:ctrl_reg_out_6\ ,
        control_5 => \I2S_Codec_audio:bI2S:ctrl_reg_out_5\ ,
        control_4 => \I2S_Codec_audio:bI2S:ctrl_reg_out_4\ ,
        control_3 => \I2S_Codec_audio:bI2S:ctrl_reg_out_3\ ,
        control_2 => \I2S_Codec_audio:bI2S:ctrl_reg_out_2\ ,
        control_1 => \I2S_Codec_audio:bI2S:ctrl_reg_out_1\ ,
        control_0 => \I2S_Codec_audio:bI2S:ctrl_reg_out_0\ ,
        clk_en => Net_1050 );
    Properties:
    {
        cy_ctrl_mode_0 = "00011111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1050)

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1050, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_727_SYNCOUT)
        Main Equation            : 2 pterms
        !(
              !Net_1050 * !Net_766
            + Net_766 * \Div2:not_last_reset\ * !\Div2:count_0\
        );
        Output = Net_1050 (fanout=22)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Div2:count_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_727_SYNCOUT)
        Main Equation            : 1 pterm
        (
              Net_766 * \Div2:not_last_reset\
        );
        Output = \Div2:count_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Div2:not_last_reset\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_727_SYNCOUT)
        Main Equation            : 1 pterm
        !(
              !Net_766 * !\Div2:not_last_reset\
        );
        Output = \Div2:not_last_reset\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\I2S_Codec_audio:bI2S:rx_overflow_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \I2S_Codec_audio:bI2S:rx_f0_load\ * 
              \I2S_Codec_audio:bI2S:rx_f0_full_0\
        );
        Output = \I2S_Codec_audio:bI2S:rx_overflow_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2S_Codec_audio:bI2S:reset\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 1 pterm
        (
              !\I2S_Codec_audio:bI2S:ctrl_reg_out_2\
        );
        Output = \I2S_Codec_audio:bI2S:reset\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_167, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 1 pterm
        (
              !\I2S_Codec_audio:bI2S:reset\ * !\I2S_Codec_audio:bI2S:count_5\
        );
        Output = Net_167 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\I2S_Codec_audio:bI2S:rx_overflow_sticky\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_1050)
        Main Equation            : 2 pterms
        (
              \I2S_Codec_audio:bI2S:ctrl_reg_out_1\ * 
              \I2S_Codec_audio:bI2S:rx_f0_load\ * 
              \I2S_Codec_audio:bI2S:rx_f0_full_0\
            + \I2S_Codec_audio:bI2S:ctrl_reg_out_1\ * 
              \I2S_Codec_audio:bI2S:rx_overflow_sticky\
        );
        Output = \I2S_Codec_audio:bI2S:rx_overflow_sticky\ (fanout=2)
        Properties               : 
        {
        }
}

controlcell: Name =\I2S_EN:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \I2S_EN:control_7\ ,
        control_6 => \I2S_EN:control_6\ ,
        control_5 => \I2S_EN:control_5\ ,
        control_4 => \I2S_EN:control_4\ ,
        control_3 => \I2S_EN:control_3\ ,
        control_2 => \I2S_EN:control_2\ ,
        control_1 => \I2S_EN:control_1\ ,
        control_0 => Net_766 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =SDI(0)_SYNC
    PORT MAP (
        in => Net_54 ,
        out => Net_54_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =AudioCodecClk(0)_SYNC
    PORT MAP (
        in => Net_727 ,
        out => Net_727_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=12, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:control_6\ * 
              !\I2C_Codec_control:bI2C_UDB:control_5\ * 
              \I2C_Codec_control:bI2C_UDB:control_2\ * 
              !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:lost_arb_reg\
            + !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:lost_arb_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_3\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=8, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              \I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_1\ (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =SCL(0)_SYNC
    PORT MAP (
        in => \I2C_Codec_control:Net_1109_0\ ,
        out => \I2C_Codec_control:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_4_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:control_6\ * 
              !\I2C_Codec_control:bI2C_UDB:control_5\ * 
              !\I2C_Codec_control:bI2C_UDB:control_2\ * 
              !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:lost_arb_reg\
            + !\I2C_Codec_control:bI2C_UDB:tx_reg_empty\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\ * 
              !\I2C_Codec_control:bI2C_UDB:lost_arb_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_4_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\
        );
        Output = \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\I2C_Codec_control:sda_x_wire\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\I2C_Codec_control:sda_x_wire\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Codec_control:bI2C_UDB:control_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:lost_arb_reg\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Codec_control:bI2C_UDB:shift_data_out\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              !\I2C_Codec_control:bI2C_UDB:lost_arb_reg\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\
            + !\I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_3\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\ * 
              \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\
        );
        Output = \I2C_Codec_control:sda_x_wire\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\I2C_Codec_control:bI2C_UDB:m_state_4\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\I2C_Codec_control:Net_970\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\I2C_Codec_control:bI2C_UDB:control_4\ * 
              \I2C_Codec_control:bI2C_UDB:m_state_4\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_2\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_1\ * 
              !\I2C_Codec_control:bI2C_UDB:m_state_0\ * 
              !\I2C_Codec_control:bI2C_UDB:m_reset\
            + \I2C_Codec_control:bI2C_UDB:m_state_4_split\
        );
        Output = \I2C_Codec_control:bI2C_UDB:m_state_4\ (fanout=19)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\
    PORT MAP (
        clock => \I2C_Codec_control:Net_970\ ,
        control_7 => \I2C_Codec_control:bI2C_UDB:control_7\ ,
        control_6 => \I2C_Codec_control:bI2C_UDB:control_6\ ,
        control_5 => \I2C_Codec_control:bI2C_UDB:control_5\ ,
        control_4 => \I2C_Codec_control:bI2C_UDB:control_4\ ,
        control_3 => \I2C_Codec_control:bI2C_UDB:control_3\ ,
        control_2 => \I2C_Codec_control:bI2C_UDB:control_2\ ,
        control_1 => \I2C_Codec_control:bI2C_UDB:control_1\ ,
        control_0 => \I2C_Codec_control:bI2C_UDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =SampleKlaar
        PORT MAP (
            interrupt => Net_367 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =SampleVraag
        PORT MAP (
            interrupt => Net_50 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\I2C_Codec_control:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_Codec_control:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\LINE:IRQ\
        PORT MAP (
            interrupt => Net_778 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\VOL:IRQ\
        PORT MAP (
            interrupt => Net_241 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =RxDMA
        PORT MAP (
            dmareq => Net_283_0 ,
            termin => zero ,
            termout => Net_367 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =TxDMA
        PORT MAP (
            dmareq => Net_285_0 ,
            termin => zero ,
            termout => Net_50 );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=3]: 
Pin : Name = POT_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POT_1(0)__PA ,
        analog_term => Net_232 ,
        pad => POT_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = POT_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => POT_2(0)__PA ,
        analog_term => Net_775 ,
        pad => POT_2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = S0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => S0(0)__PA ,
        fb => Net_959 ,
        pad => S0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = S1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => S1(0)__PA ,
        fb => Net_984 ,
        pad => S1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = S2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => S2(0)__PA ,
        fb => Net_835 ,
        pad => S2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = S3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => S3(0)__PA ,
        fb => Net_878 ,
        pad => S3(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Codec_en(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Codec_en(0)__PA ,
        pin_input => __ONE__ ,
        pad => Codec_en(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=3]: 
Pin : Name = AnL_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AnL_in(0)__PA ,
        analog_term => Net_1082 ,
        pad => AnL_in(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = AnR_in(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AnR_in(0)__PA ,
        analog_term => Net_1079 ,
        pad => AnR_in(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = AnR_uit(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AnR_uit(0)__PA ,
        analog_term => Net_1080 ,
        pad => AnR_uit(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = AnL_uit(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AnL_uit(0)__PA ,
        analog_term => Net_1083 ,
        pad => AnL_uit(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2C_Codec_control:Net_1109_0\ ,
        pin_input => \I2C_Codec_control:Net_643_3\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2C_Codec_control:Net_1109_1\ ,
        pin_input => \I2C_Codec_control:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = WS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WS(0)__PA ,
        pin_input => Net_167 ,
        pad => WS(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SDO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDO(0)__PA ,
        pin_input => Net_15_0 ,
        pad => SDO(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDI(0)__PA ,
        fb => Net_54 ,
        pad => SDI(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCK(0)__PA ,
        pin_input => Net_168 ,
        pad => SCK(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = L0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => L0(0)__PA ,
        pin_input => Net_423 ,
        pad => L0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = L1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => L1(0)__PA ,
        pin_input => Net_87 ,
        pad => L1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = L2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => L2(0)__PA ,
        pin_input => Net_671 ,
        pad => L2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = L3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => L3(0)__PA ,
        pin_input => Net_818 ,
        pad => L3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CLIP_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CLIP_LED(0)__PA ,
        pin_input => Net_418 ,
        pad => CLIP_LED(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = AudioCodecClk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AudioCodecClk(0)__PA ,
        fb => Net_727 ,
        pad => AudioCodecClk(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \I2C_Codec_control:Net_970\ ,
            dclk_0 => \I2C_Codec_control:Net_970_local\ ,
            aclk_glb_0 => \LINE:Net_385\ ,
            aclk_0 => \LINE:Net_385_local\ ,
            clk_a_dig_glb_0 => \LINE:Net_381\ ,
            clk_a_dig_0 => \LINE:Net_381_local\ ,
            aclk_glb_1 => \VOL:Net_385\ ,
            aclk_1 => \VOL:Net_385_local\ ,
            clk_a_dig_glb_1 => \VOL:Net_381\ ,
            clk_a_dig_1 => \VOL:Net_381_local\ ,
            dclk_glb_1 => Net_1032 ,
            dclk_1 => Net_1032_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: 
    DFB Block @ F(DFB,0): 
    dfbcell: Name =\Filter:DFB\
        PORT MAP (
            out_1 => \Filter:Net_8\ ,
            out_2 => \Filter:Net_9\ ,
            dmareq_1 => Net_1133 ,
            dmareq_2 => Net_1134 ,
            interrupt => Net_1135 );
        Properties:
        {
            cy_registers = ""
        }
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: 
    Opamp Block @ F(OpAmp,1): 
    abufcell: Name =\AnalogeIngang_R:ABuf\
        PORT MAP (
            vplus => Net_1079 ,
            vminus => Net_1080 ,
            vout => Net_1080 );
        Properties:
        {
            cy_registers = ""
        }
    Opamp Block @ F(OpAmp,3): 
    abufcell: Name =\AnalogeIngang_L:ABuf\
        PORT MAP (
            vplus => Net_1082 ,
            vminus => Net_1083 ,
            vout => Net_1083 );
        Properties:
        {
            cy_registers = ""
        }
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\LINE:vRef_Vdda_1\
        PORT MAP (
            vout => \LINE:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\LINE:ADC_SAR\
        PORT MAP (
            vplus => Net_775 ,
            vminus => \LINE:Net_126\ ,
            ext_pin => \LINE:Net_209\ ,
            vrefhi_out => \LINE:Net_126\ ,
            vref => \LINE:Net_235\ ,
            clock => \LINE:Net_385\ ,
            pump_clock => \LINE:Net_385\ ,
            irq => \LINE:Net_252\ ,
            next => Net_781 ,
            data_out_udb_11 => \LINE:Net_207_11\ ,
            data_out_udb_10 => \LINE:Net_207_10\ ,
            data_out_udb_9 => \LINE:Net_207_9\ ,
            data_out_udb_8 => \LINE:Net_207_8\ ,
            data_out_udb_7 => \LINE:Net_207_7\ ,
            data_out_udb_6 => \LINE:Net_207_6\ ,
            data_out_udb_5 => \LINE:Net_207_5\ ,
            data_out_udb_4 => \LINE:Net_207_4\ ,
            data_out_udb_3 => \LINE:Net_207_3\ ,
            data_out_udb_2 => \LINE:Net_207_2\ ,
            data_out_udb_1 => \LINE:Net_207_1\ ,
            data_out_udb_0 => \LINE:Net_207_0\ ,
            eof_udb => Net_778 );
        Properties:
        {
            cy_registers = ""
        }
    SAR Block @ F(SAR,1): 
    sarcell: Name =\VOL:ADC_SAR\
        PORT MAP (
            vplus => Net_232 ,
            vminus => \VOL:Net_126\ ,
            ext_pin => \VOL:Net_209\ ,
            vrefhi_out => \VOL:Net_126\ ,
            vref => \LINE:Net_235\ ,
            clock => \VOL:Net_385\ ,
            pump_clock => \VOL:Net_385\ ,
            irq => \VOL:Net_252\ ,
            next => Net_244 ,
            data_out_udb_11 => \VOL:Net_207_11\ ,
            data_out_udb_10 => \VOL:Net_207_10\ ,
            data_out_udb_9 => \VOL:Net_207_9\ ,
            data_out_udb_8 => \VOL:Net_207_8\ ,
            data_out_udb_7 => \VOL:Net_207_7\ ,
            data_out_udb_6 => \VOL:Net_207_6\ ,
            data_out_udb_5 => \VOL:Net_207_5\ ,
            data_out_udb_4 => \VOL:Net_207_4\ ,
            data_out_udb_3 => \VOL:Net_207_3\ ,
            data_out_udb_2 => \VOL:Net_207_2\ ,
            data_out_udb_1 => \VOL:Net_207_1\ ,
            data_out_udb_0 => \VOL:Net_207_0\ ,
            eof_udb => Net_241 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------------------------------
   0 |   3 |     * |      NONE |      HI_Z_ANALOG |         POT_1(0) | Analog(Net_232)
     |   4 |     * |      NONE |      HI_Z_ANALOG |         POT_2(0) | Analog(Net_775)
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------------------------------
   1 |   4 |     * |      NONE |      RES_PULL_UP |            S0(0) | FB(Net_959)
     |   5 |     * |      NONE |      RES_PULL_UP |            S1(0) | FB(Net_984)
     |   6 |     * |      NONE |      RES_PULL_UP |            S2(0) | FB(Net_835)
     |   7 |     * |      NONE |      RES_PULL_UP |            S3(0) | FB(Net_878)
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
     |   7 |     * |      NONE |         CMOS_OUT |      Codec_en(0) | In(__ONE__)
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------------------------------
   3 |   3 |     * |      NONE |      HI_Z_ANALOG |        AnL_in(0) | Analog(Net_1082)
     |   5 |     * |      NONE |      HI_Z_ANALOG |        AnR_in(0) | Analog(Net_1079)
     |   6 |     * |      NONE |      HI_Z_ANALOG |       AnR_uit(0) | Analog(Net_1080)
     |   7 |     * |      NONE |      HI_Z_ANALOG |       AnL_uit(0) | Analog(Net_1083)
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |           SCL(0) | FB(\I2C_Codec_control:Net_1109_0\), In(\I2C_Codec_control:Net_643_3\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |           SDA(0) | FB(\I2C_Codec_control:Net_1109_1\), In(\I2C_Codec_control:sda_x_wire\)
     |   3 |     * |      NONE |         CMOS_OUT |            WS(0) | In(Net_167)
     |   4 |     * |      NONE |         CMOS_OUT |           SDO(0) | In(Net_15_0)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           SDI(0) | FB(Net_54)
     |   6 |     * |      NONE |         CMOS_OUT |           SCK(0) | In(Net_168)
-----+-----+-------+-----------+------------------+------------------+-----------------------------------------------------------------------
  15 |   0 |     * |      NONE |         CMOS_OUT |            L0(0) | In(Net_423)
     |   1 |     * |      NONE |         CMOS_OUT |            L1(0) | In(Net_87)
     |   2 |     * |      NONE |         CMOS_OUT |            L2(0) | In(Net_671)
     |   3 |     * |      NONE |         CMOS_OUT |            L3(0) | In(Net_818)
     |   4 |     * |      NONE |         CMOS_OUT |      CLIP_LED(0) | In(Net_418)
     |   5 |     * |      NONE |     HI_Z_DIGITAL | AudioCodecClk(0) | FB(Net_727)
---------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.222ms
Digital Placement phase: Elapsed time ==> 2s.948ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "IIR_filterProject_DFB_r.vh2" --pcf-path "IIR_filterProject_DFB.pco" --des-name "IIR_filterProject_DFB" --dsf-path "IIR_filterProject_DFB.dsf" --sdc-path "IIR_filterProject_DFB.sdc" --lib-path "IIR_filterProject_DFB_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.573ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.206ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.049ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: IIR_filterProject_DFB_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\Jona\Documents\GitHub\Signaalverwerking\Labo6\Opgave1\IIR_filterProject_DFB\IIR_filterProject_DFB.cydsn\IIR_filterProject_DFB_timing.html)
Timing report is in IIR_filterProject_DFB_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.572ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.280ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.051ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.052ms
API generation phase: Elapsed time ==> 2s.134ms
Dependency generation phase: Elapsed time ==> 0s.014ms
Cleanup phase: Elapsed time ==> 0s.001ms
