
*** Running vivado
    with args -log Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Wrapper.tcl -notrace
CRITICAL WARNING: [Board 49-56] Problem parsing board file - C:/Xilinx/Vivado/2020.1/data/boards/board_files/board_files/sword/C.0/board.xml. Board will be ignored.
Resolution: Please contact your board vendor with this message.
Command: synth_design -top Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4324
WARNING: [Synth 8-6901] identifier 'div_sub_M' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:36]
WARNING: [Synth 8-6901] identifier 'div_load_AQ' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:38]
WARNING: [Synth 8-6901] identifier 'div_ready' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:40]
WARNING: [Synth 8-6901] identifier 'mult_do_nothing' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:42]
WARNING: [Synth 8-6901] identifier 'mult_sub_M' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:43]
WARNING: [Synth 8-6901] identifier 'mult_M_sl1' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:44]
WARNING: [Synth 8-6901] identifier 'mult_load_prod' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:45]
WARNING: [Synth 8-6901] identifier 'mult_ready' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:47]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD [Y:/ECE 350/SimonGame/cpu/latches.v:1]
WARNING: [Synth 8-6901] identifier 'expect_negative_result' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:16]
WARNING: [Synth 8-6901] identifier 'AQ' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:16]
WARNING: [Synth 8-6901] identifier 'AQ' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:16]
WARNING: [Synth 8-6901] identifier 'expect_negative_result' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:18]
WARNING: [Synth 8-6901] identifier 'sign_corrected_result' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:18]
WARNING: [Synth 8-6901] identifier 'sign_corrected_result' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:19]
WARNING: [Synth 8-6901] identifier 'should_div' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:20]
WARNING: [Synth 8-6901] identifier 'M_is_zero' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:21]
WARNING: [Synth 8-6901] identifier 'M_is_zero' is used before its declaration [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:65]
WARNING: [Synth 8-6901] identifier 'shouldBEX' is used before its declaration [Y:/ECE 350/SimonGame/cpu/processor.v:74]
WARNING: [Synth 8-6901] identifier 'IR_D' is used before its declaration [Y:/ECE 350/SimonGame/cpu/processor.v:75]
WARNING: [Synth 8-6901] identifier 'IR_X' is used before its declaration [Y:/ECE 350/SimonGame/cpu/processor.v:122]
WARNING: [Synth 8-6901] identifier 'IR_X' is used before its declaration [Y:/ECE 350/SimonGame/cpu/processor.v:122]
WARNING: [Synth 8-6901] identifier 'IR_M' is used before its declaration [Y:/ECE 350/SimonGame/cpu/processor.v:122]
WARNING: [Synth 8-6901] identifier 'IR_M' is used before its declaration [Y:/ECE 350/SimonGame/cpu/processor.v:122]
WARNING: [Synth 8-6901] identifier 'alu_is_not_equal' is used before its declaration [Y:/ECE 350/SimonGame/cpu/processor.v:157]
WARNING: [Synth 8-6901] identifier 'alu_is_less_than' is used before its declaration [Y:/ECE 350/SimonGame/cpu/processor.v:157]
WARNING: [Synth 8-6901] identifier 'B_M_Bp' is used before its declaration [Y:/ECE 350/SimonGame/cpu/processor.v:238]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Wrapper' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:27]
	Parameter INSTR_FILE bound to: sort - type: string 
INFO: [Synth 8-6157] synthesizing module 'processor' [Y:/ECE 350/SimonGame/cpu/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'register_32' [Y:/ECE 350/SimonGame/cpu/regfile/register_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'dffe_ref' [Y:/ECE 350/SimonGame/cpu/regfile/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_ref' (1#1) [Y:/ECE 350/SimonGame/cpu/regfile/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'register_32' (2#1) [Y:/ECE 350/SimonGame/cpu/regfile/register_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla_32' [Y:/ECE 350/SimonGame/cpu/alu/cla_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla_8' [Y:/ECE 350/SimonGame/cpu/alu/cla_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'zero_comparator' [Y:/ECE 350/SimonGame/cpu/alu/zero_comparator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'zero_comparator' (3#1) [Y:/ECE 350/SimonGame/cpu/alu/zero_comparator.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla_8' (4#1) [Y:/ECE 350/SimonGame/cpu/alu/cla_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla_32' (5#1) [Y:/ECE 350/SimonGame/cpu/alu/cla_32.v:1]
WARNING: [Synth 8-7071] port 'bw_and' of module 'cla_32' is unconnected for instance 'PCIncrementer' [Y:/ECE 350/SimonGame/cpu/processor.v:90]
WARNING: [Synth 8-7071] port 'bw_or' of module 'cla_32' is unconnected for instance 'PCIncrementer' [Y:/ECE 350/SimonGame/cpu/processor.v:90]
WARNING: [Synth 8-7071] port 'isZero' of module 'cla_32' is unconnected for instance 'PCIncrementer' [Y:/ECE 350/SimonGame/cpu/processor.v:90]
WARNING: [Synth 8-7071] port 'overflow' of module 'cla_32' is unconnected for instance 'PCIncrementer' [Y:/ECE 350/SimonGame/cpu/processor.v:90]
WARNING: [Synth 8-7023] instance 'PCIncrementer' of module 'cla_32' has 8 connections declared, but only 4 given [Y:/ECE 350/SimonGame/cpu/processor.v:90]
INFO: [Synth 8-6157] synthesizing module 'FD' [Y:/ECE 350/SimonGame/cpu/latches.v:1]
INFO: [Synth 8-6157] synthesizing module 'instruction_decoder' [Y:/ECE 350/SimonGame/cpu/instruction_decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'instruction_decoder' (6#1) [Y:/ECE 350/SimonGame/cpu/instruction_decoder.v:1]
WARNING: [Synth 8-7071] port 'alu' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'add' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'sub' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'addi' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'mul' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'div' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'lw' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'j' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'jal' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'setx' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'modifies_reg' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'needsAluOpA' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'needsAluOpB' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'type' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'Rs' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'Rd' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'Rt' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'T' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'modifying_reg' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'dependency_reg_A' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7071] port 'dependency_reg_B' of module 'instruction_decoder' is unconnected for instance 'FD_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:31]
WARNING: [Synth 8-7023] instance 'FD_Decoder' of module 'instruction_decoder' has 27 connections declared, but only 6 given [Y:/ECE 350/SimonGame/cpu/latches.v:31]
INFO: [Synth 8-6155] done synthesizing module 'FD' (7#1) [Y:/ECE 350/SimonGame/cpu/latches.v:1]
INFO: [Synth 8-6157] synthesizing module 'DX' [Y:/ECE 350/SimonGame/cpu/latches.v:45]
WARNING: [Synth 8-7071] port 'alu' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'add' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'sub' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'j' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'jr' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'bex' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'setx' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'modifies_reg' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'needsAluOpA' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'needsAluOpB' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'type' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'Rs' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'Rd' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'Rt' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'T' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'modifying_reg' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'dependency_reg_A' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7071] port 'dependency_reg_B' of module 'instruction_decoder' is unconnected for instance 'DX_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:94]
WARNING: [Synth 8-7023] instance 'DX_Decoder' of module 'instruction_decoder' has 27 connections declared, but only 9 given [Y:/ECE 350/SimonGame/cpu/latches.v:94]
INFO: [Synth 8-6155] done synthesizing module 'DX' (8#1) [Y:/ECE 350/SimonGame/cpu/latches.v:45]
INFO: [Synth 8-6157] synthesizing module 'sign_extender_17' [Y:/ECE 350/SimonGame/cpu/sign_extender.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sign_extender_17' (9#1) [Y:/ECE 350/SimonGame/cpu/sign_extender.v:1]
WARNING: [Synth 8-7071] port 'bw_and' of module 'cla_32' is unconnected for instance 'PCBranchDest' [Y:/ECE 350/SimonGame/cpu/processor.v:149]
WARNING: [Synth 8-7071] port 'bw_or' of module 'cla_32' is unconnected for instance 'PCBranchDest' [Y:/ECE 350/SimonGame/cpu/processor.v:149]
WARNING: [Synth 8-7071] port 'isZero' of module 'cla_32' is unconnected for instance 'PCBranchDest' [Y:/ECE 350/SimonGame/cpu/processor.v:149]
WARNING: [Synth 8-7071] port 'overflow' of module 'cla_32' is unconnected for instance 'PCBranchDest' [Y:/ECE 350/SimonGame/cpu/processor.v:149]
WARNING: [Synth 8-7023] instance 'PCBranchDest' of module 'cla_32' has 8 connections declared, but only 4 given [Y:/ECE 350/SimonGame/cpu/processor.v:149]
INFO: [Synth 8-6157] synthesizing module 'alu' [Y:/ECE 350/SimonGame/cpu/alu/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3' [Y:/ECE 350/SimonGame/cpu/alu/decoder_3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3' (10#1) [Y:/ECE 350/SimonGame/cpu/alu/decoder_3.v:1]
WARNING: [Synth 8-7071] port 'd0' of module 'decoder_3' is unconnected for instance 'dec' [Y:/ECE 350/SimonGame/cpu/alu/alu.v:11]
WARNING: [Synth 8-7071] port 'd2' of module 'decoder_3' is unconnected for instance 'dec' [Y:/ECE 350/SimonGame/cpu/alu/alu.v:11]
WARNING: [Synth 8-7071] port 'd3' of module 'decoder_3' is unconnected for instance 'dec' [Y:/ECE 350/SimonGame/cpu/alu/alu.v:11]
WARNING: [Synth 8-7071] port 'd4' of module 'decoder_3' is unconnected for instance 'dec' [Y:/ECE 350/SimonGame/cpu/alu/alu.v:11]
WARNING: [Synth 8-7071] port 'd5' of module 'decoder_3' is unconnected for instance 'dec' [Y:/ECE 350/SimonGame/cpu/alu/alu.v:11]
WARNING: [Synth 8-7071] port 'd6' of module 'decoder_3' is unconnected for instance 'dec' [Y:/ECE 350/SimonGame/cpu/alu/alu.v:11]
WARNING: [Synth 8-7071] port 'd7' of module 'decoder_3' is unconnected for instance 'dec' [Y:/ECE 350/SimonGame/cpu/alu/alu.v:11]
WARNING: [Synth 8-7023] instance 'dec' of module 'decoder_3' has 9 connections declared, but only 2 given [Y:/ECE 350/SimonGame/cpu/alu/alu.v:11]
INFO: [Synth 8-6157] synthesizing module 'left_shift' [Y:/ECE 350/SimonGame/cpu/alu/left_shift.v:1]
INFO: [Synth 8-6157] synthesizing module 'left_shift_N' [Y:/ECE 350/SimonGame/cpu/alu/left_shift_N.v:1]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'left_shift_N' (11#1) [Y:/ECE 350/SimonGame/cpu/alu/left_shift_N.v:1]
INFO: [Synth 8-6157] synthesizing module 'left_shift_N__parameterized0' [Y:/ECE 350/SimonGame/cpu/alu/left_shift_N.v:1]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'left_shift_N__parameterized0' (11#1) [Y:/ECE 350/SimonGame/cpu/alu/left_shift_N.v:1]
INFO: [Synth 8-6157] synthesizing module 'left_shift_N__parameterized1' [Y:/ECE 350/SimonGame/cpu/alu/left_shift_N.v:1]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'left_shift_N__parameterized1' (11#1) [Y:/ECE 350/SimonGame/cpu/alu/left_shift_N.v:1]
INFO: [Synth 8-6157] synthesizing module 'left_shift_N__parameterized2' [Y:/ECE 350/SimonGame/cpu/alu/left_shift_N.v:1]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'left_shift_N__parameterized2' (11#1) [Y:/ECE 350/SimonGame/cpu/alu/left_shift_N.v:1]
INFO: [Synth 8-6157] synthesizing module 'left_shift_N__parameterized3' [Y:/ECE 350/SimonGame/cpu/alu/left_shift_N.v:1]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'left_shift_N__parameterized3' (11#1) [Y:/ECE 350/SimonGame/cpu/alu/left_shift_N.v:1]
INFO: [Synth 8-6155] done synthesizing module 'left_shift' (12#1) [Y:/ECE 350/SimonGame/cpu/alu/left_shift.v:1]
INFO: [Synth 8-6157] synthesizing module 'right_shift' [Y:/ECE 350/SimonGame/cpu/alu/right_shift.v:1]
INFO: [Synth 8-6157] synthesizing module 'right_shift_N' [Y:/ECE 350/SimonGame/cpu/alu/right_shift_N.v:1]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'right_shift_N' (13#1) [Y:/ECE 350/SimonGame/cpu/alu/right_shift_N.v:1]
INFO: [Synth 8-6157] synthesizing module 'right_shift_N__parameterized0' [Y:/ECE 350/SimonGame/cpu/alu/right_shift_N.v:1]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'right_shift_N__parameterized0' (13#1) [Y:/ECE 350/SimonGame/cpu/alu/right_shift_N.v:1]
INFO: [Synth 8-6157] synthesizing module 'right_shift_N__parameterized1' [Y:/ECE 350/SimonGame/cpu/alu/right_shift_N.v:1]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'right_shift_N__parameterized1' (13#1) [Y:/ECE 350/SimonGame/cpu/alu/right_shift_N.v:1]
INFO: [Synth 8-6157] synthesizing module 'right_shift_N__parameterized2' [Y:/ECE 350/SimonGame/cpu/alu/right_shift_N.v:1]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'right_shift_N__parameterized2' (13#1) [Y:/ECE 350/SimonGame/cpu/alu/right_shift_N.v:1]
INFO: [Synth 8-6157] synthesizing module 'right_shift_N__parameterized3' [Y:/ECE 350/SimonGame/cpu/alu/right_shift_N.v:1]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'right_shift_N__parameterized3' (13#1) [Y:/ECE 350/SimonGame/cpu/alu/right_shift_N.v:1]
INFO: [Synth 8-6155] done synthesizing module 'right_shift' (14#1) [Y:/ECE 350/SimonGame/cpu/alu/right_shift.v:1]
INFO: [Synth 8-6157] synthesizing module 'resolveLT' [Y:/ECE 350/SimonGame/cpu/alu/resolveLT.v:4]
INFO: [Synth 8-6155] done synthesizing module 'resolveLT' (15#1) [Y:/ECE 350/SimonGame/cpu/alu/resolveLT.v:4]
INFO: [Synth 8-6157] synthesizing module 'mux_8' [Y:/ECE 350/SimonGame/cpu/alu/mux_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [Y:/ECE 350/SimonGame/cpu/alu/mux_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [Y:/ECE 350/SimonGame/cpu/alu/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (16#1) [Y:/ECE 350/SimonGame/cpu/alu/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (17#1) [Y:/ECE 350/SimonGame/cpu/alu/mux_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8' (18#1) [Y:/ECE 350/SimonGame/cpu/alu/mux_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (19#1) [Y:/ECE 350/SimonGame/cpu/alu/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'multdiv' [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:1]
WARNING: [Synth 8-7071] port 'clr' of module 'dffe_ref' is unconnected for instance 'ShouldDiv' [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:27]
WARNING: [Synth 8-7023] instance 'ShouldDiv' of module 'dffe_ref' has 5 connections declared, but only 4 given [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:27]
WARNING: [Synth 8-7071] port 'clr' of module 'dffe_ref' is unconnected for instance 'ExpectNegative' [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:36]
WARNING: [Synth 8-7023] instance 'ExpectNegative' of module 'dffe_ref' has 5 connections declared, but only 4 given [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:36]
INFO: [Synth 8-6157] synthesizing module 'make_positive' [Y:/ECE 350/SimonGame/cpu/multdiv/make_positive.v:2]
WARNING: [Synth 8-7071] port 'bw_and' of module 'cla_32' is unconnected for instance 'negater' [Y:/ECE 350/SimonGame/cpu/multdiv/make_positive.v:8]
WARNING: [Synth 8-7071] port 'bw_or' of module 'cla_32' is unconnected for instance 'negater' [Y:/ECE 350/SimonGame/cpu/multdiv/make_positive.v:8]
WARNING: [Synth 8-7071] port 'isZero' of module 'cla_32' is unconnected for instance 'negater' [Y:/ECE 350/SimonGame/cpu/multdiv/make_positive.v:8]
WARNING: [Synth 8-7071] port 'overflow' of module 'cla_32' is unconnected for instance 'negater' [Y:/ECE 350/SimonGame/cpu/multdiv/make_positive.v:8]
WARNING: [Synth 8-7023] instance 'negater' of module 'cla_32' has 8 connections declared, but only 4 given [Y:/ECE 350/SimonGame/cpu/multdiv/make_positive.v:8]
INFO: [Synth 8-6155] done synthesizing module 'make_positive' (20#1) [Y:/ECE 350/SimonGame/cpu/multdiv/make_positive.v:2]
INFO: [Synth 8-6157] synthesizing module 'make_negative' [Y:/ECE 350/SimonGame/cpu/multdiv/make_negative.v:2]
WARNING: [Synth 8-7071] port 'bw_and' of module 'cla_32' is unconnected for instance 'negater' [Y:/ECE 350/SimonGame/cpu/multdiv/make_negative.v:8]
WARNING: [Synth 8-7071] port 'bw_or' of module 'cla_32' is unconnected for instance 'negater' [Y:/ECE 350/SimonGame/cpu/multdiv/make_negative.v:8]
WARNING: [Synth 8-7071] port 'isZero' of module 'cla_32' is unconnected for instance 'negater' [Y:/ECE 350/SimonGame/cpu/multdiv/make_negative.v:8]
WARNING: [Synth 8-7071] port 'overflow' of module 'cla_32' is unconnected for instance 'negater' [Y:/ECE 350/SimonGame/cpu/multdiv/make_negative.v:8]
WARNING: [Synth 8-7023] instance 'negater' of module 'cla_32' has 8 connections declared, but only 4 given [Y:/ECE 350/SimonGame/cpu/multdiv/make_negative.v:8]
INFO: [Synth 8-6155] done synthesizing module 'make_negative' (21#1) [Y:/ECE 350/SimonGame/cpu/multdiv/make_negative.v:2]
INFO: [Synth 8-6157] synthesizing module 'control' [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:6]
INFO: [Synth 8-6157] synthesizing module 'counter_6' [Y:/ECE 350/SimonGame/cpu/multdiv/counter_6.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter_6' (22#1) [Y:/ECE 350/SimonGame/cpu/multdiv/counter_6.v:1]
INFO: [Synth 8-6157] synthesizing module 'mult_ctrl' [Y:/ECE 350/SimonGame/cpu/multdiv/mult_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mult_ctrl' (23#1) [Y:/ECE 350/SimonGame/cpu/multdiv/mult_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'div_ctrl' [Y:/ECE 350/SimonGame/cpu/multdiv/div_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'div_ctrl' (24#1) [Y:/ECE 350/SimonGame/cpu/multdiv/div_ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'control' (25#1) [Y:/ECE 350/SimonGame/cpu/multdiv/control.v:6]
INFO: [Synth 8-6157] synthesizing module 'm_register_32' [Y:/ECE 350/SimonGame/cpu/multdiv/m_register_32.v:2]
INFO: [Synth 8-6155] done synthesizing module 'm_register_32' (26#1) [Y:/ECE 350/SimonGame/cpu/multdiv/m_register_32.v:2]
WARNING: [Synth 8-7071] port 'bw_and' of module 'cla_32' is unconnected for instance 'Adder' [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:104]
WARNING: [Synth 8-7071] port 'bw_or' of module 'cla_32' is unconnected for instance 'Adder' [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:104]
WARNING: [Synth 8-7071] port 'isZero' of module 'cla_32' is unconnected for instance 'Adder' [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:104]
WARNING: [Synth 8-7071] port 'overflow' of module 'cla_32' is unconnected for instance 'Adder' [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:104]
WARNING: [Synth 8-7023] instance 'Adder' of module 'cla_32' has 8 connections declared, but only 4 given [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:104]
INFO: [Synth 8-6157] synthesizing module 'shift_register_66' [Y:/ECE 350/SimonGame/cpu/multdiv/shift_register_66.v:3]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_66' (27#1) [Y:/ECE 350/SimonGame/cpu/multdiv/shift_register_66.v:3]
INFO: [Synth 8-6155] done synthesizing module 'multdiv' (28#1) [Y:/ECE 350/SimonGame/cpu/multdiv/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'PW' [Y:/ECE 350/SimonGame/cpu/latches.v:209]
WARNING: [Synth 8-7071] port 'alu' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'add' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'sub' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'addi' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'sw' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'lw' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'j' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'bne' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'jal' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'jr' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'blt' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'bex' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'setx' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'modifies_reg' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'needsAluOpA' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'needsAluOpB' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'type' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'Rs' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'Rd' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'Rt' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'T' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'modifying_reg' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'dependency_reg_A' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7071] port 'dependency_reg_B' of module 'instruction_decoder' is unconnected for instance 'MW_Decoder' [Y:/ECE 350/SimonGame/cpu/latches.v:244]
WARNING: [Synth 8-7023] instance 'MW_Decoder' of module 'instruction_decoder' has 27 connections declared, but only 3 given [Y:/ECE 350/SimonGame/cpu/latches.v:244]
INFO: [Synth 8-6155] done synthesizing module 'PW' (29#1) [Y:/ECE 350/SimonGame/cpu/latches.v:209]
INFO: [Synth 8-6157] synthesizing module 'jal_bypass' [Y:/ECE 350/SimonGame/cpu/jal_bypass.v:1]
WARNING: [Synth 8-7071] port 'alu' of module 'instruction_decoder' is unconnected for instance 'DDecoder' [Y:/ECE 350/SimonGame/cpu/jal_bypass.v:11]
WARNING: [Synth 8-7071] port 'add' of module 'instruction_decoder' is unconnected for instance 'DDecoder' [Y:/ECE 350/SimonGame/cpu/jal_bypass.v:11]
WARNING: [Synth 8-7071] port 'sub' of module 'instruction_decoder' is unconnected for instance 'DDecoder' [Y:/ECE 350/SimonGame/cpu/jal_bypass.v:11]
WARNING: [Synth 8-7071] port 'addi' of module 'instruction_decoder' is unconnected for instance 'DDecoder' [Y:/ECE 350/SimonGame/cpu/jal_bypass.v:11]
WARNING: [Synth 8-7071] port 'mul' of module 'instruction_decoder' is unconnected for instance 'DDecoder' [Y:/ECE 350/SimonGame/cpu/jal_bypass.v:11]
WARNING: [Synth 8-7071] port 'div' of module 'instruction_decoder' is unconnected for instance 'DDecoder' [Y:/ECE 350/SimonGame/cpu/jal_bypass.v:11]
WARNING: [Synth 8-7071] port 'sw' of module 'instruction_decoder' is unconnected for instance 'DDecoder' [Y:/ECE 350/SimonGame/cpu/jal_bypass.v:11]
WARNING: [Synth 8-7071] port 'lw' of module 'instruction_decoder' is unconnected for instance 'DDecoder' [Y:/ECE 350/SimonGame/cpu/jal_bypass.v:11]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'DDecoder' of module 'instruction_decoder' has 27 connections declared, but only 2 given [Y:/ECE 350/SimonGame/cpu/jal_bypass.v:11]
WARNING: [Synth 8-7023] instance 'XDecoder' of module 'instruction_decoder' has 27 connections declared, but only 2 given [Y:/ECE 350/SimonGame/cpu/jal_bypass.v:17]
INFO: [Synth 8-6155] done synthesizing module 'jal_bypass' (30#1) [Y:/ECE 350/SimonGame/cpu/jal_bypass.v:1]
INFO: [Synth 8-6157] synthesizing module 'loadOutputToALUInputDetector' [Y:/ECE 350/SimonGame/cpu/loadOutputToALUInputDetector.v:1]
WARNING: [Synth 8-7023] instance 'DDecoder' of module 'instruction_decoder' has 27 connections declared, but only 4 given [Y:/ECE 350/SimonGame/cpu/loadOutputToALUInputDetector.v:9]
WARNING: [Synth 8-7023] instance 'XDecoder' of module 'instruction_decoder' has 27 connections declared, but only 3 given [Y:/ECE 350/SimonGame/cpu/loadOutputToALUInputDetector.v:18]
INFO: [Synth 8-6155] done synthesizing module 'loadOutputToALUInputDetector' (31#1) [Y:/ECE 350/SimonGame/cpu/loadOutputToALUInputDetector.v:1]
INFO: [Synth 8-6157] synthesizing module 'XM' [Y:/ECE 350/SimonGame/cpu/latches.v:113]
WARNING: [Synth 8-7023] instance 'XM_Decoder' of module 'instruction_decoder' has 27 connections declared, but only 2 given [Y:/ECE 350/SimonGame/cpu/latches.v:151]
INFO: [Synth 8-6155] done synthesizing module 'XM' (32#1) [Y:/ECE 350/SimonGame/cpu/latches.v:113]
INFO: [Synth 8-6157] synthesizing module 'MW' [Y:/ECE 350/SimonGame/cpu/latches.v:157]
WARNING: [Synth 8-7023] instance 'MW_Decoder' of module 'instruction_decoder' has 27 connections declared, but only 6 given [Y:/ECE 350/SimonGame/cpu/latches.v:195]
INFO: [Synth 8-6155] done synthesizing module 'MW' (33#1) [Y:/ECE 350/SimonGame/cpu/latches.v:157]
INFO: [Synth 8-6157] synthesizing module 'bypass' [Y:/ECE 350/SimonGame/cpu/bypass.v:1]
WARNING: [Synth 8-7023] instance 'XDecoder' of module 'instruction_decoder' has 27 connections declared, but only 5 given [Y:/ECE 350/SimonGame/cpu/bypass.v:19]
WARNING: [Synth 8-7023] instance 'MDecoder' of module 'instruction_decoder' has 27 connections declared, but only 6 given [Y:/ECE 350/SimonGame/cpu/bypass.v:30]
WARNING: [Synth 8-7023] instance 'WDecoder' of module 'instruction_decoder' has 27 connections declared, but only 3 given [Y:/ECE 350/SimonGame/cpu/bypass.v:41]
INFO: [Synth 8-6155] done synthesizing module 'bypass' (34#1) [Y:/ECE 350/SimonGame/cpu/bypass.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor' (35#1) [Y:/ECE 350/SimonGame/cpu/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'ROM' [Y:/ECE 350/SimonGame/cpu/ROM.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter MEMFILE bound to: 64'b0111001101101111011100100111010000101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'sort.mem' is read successfully [Y:/ECE 350/SimonGame/cpu/ROM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (36#1) [Y:/ECE 350/SimonGame/cpu/ROM.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [Y:/ECE 350/SimonGame/cpu/regfile/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (37#1) [Y:/ECE 350/SimonGame/cpu/regfile/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [Y:/ECE 350/SimonGame/cpu/RAM.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RAM' (38#1) [Y:/ECE 350/SimonGame/cpu/RAM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Wrapper' (39#1) [Y:/ECE 350/SimonGame/cpu/Wrapper.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1014.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1014.156 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1014.156 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Y:/ECE 350/SimonGame/master.xdc]
Finished Parsing XDC File [Y:/ECE 350/SimonGame/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Y:/ECE 350/SimonGame/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1070.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1070.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1070.246 ; gain = 56.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1070.246 ; gain = 56.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1070.246 ; gain = 56.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1070.246 ; gain = 56.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   3 Input      8 Bit         XORs := 28    
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	               32 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1581  
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   66 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 38    
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 56    
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 27    
	   2 Input    1 Bit        Muxes := 882   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:39 . Memory (MB): peak = 1070.246 ; gain = 56.090
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
ERROR: [Common 17-10] Error writing message records.
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|Wrapper     | InstMem/dataOut_reg | 4096x30       | Block RAM      | 
+------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Wrapper     | ProcMem/MemoryArray_reg | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:01:46 . Memory (MB): peak = 1070.246 ; gain = 56.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 1070.246 ; gain = 56.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Wrapper     | ProcMem/MemoryArray_reg | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 1141.063 ; gain = 126.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 1147.480 ; gain = 133.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 1147.480 ; gain = 133.324
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[14] with 1st driver pin 'r14_reg[14]/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[14] with 2nd driver pin 'r14_reg[14]__0/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[13] with 1st driver pin 'r14_reg[13]/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[13] with 2nd driver pin 'r14_reg[13]__0/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[12] with 1st driver pin 'r14_reg[12]/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[12] with 2nd driver pin 'r14_reg[12]__0/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[11] with 1st driver pin 'r14_reg[11]/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[11] with 2nd driver pin 'r14_reg[11]__0/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[10] with 1st driver pin 'r14_reg[10]/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[10] with 2nd driver pin 'r14_reg[10]__0/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[9] with 1st driver pin 'r14_reg[9]/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[9] with 2nd driver pin 'r14_reg[9]__0/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[8] with 1st driver pin 'r14_reg[8]/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[8] with 2nd driver pin 'r14_reg[8]__0/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[7] with 1st driver pin 'r14_reg[7]/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[7] with 2nd driver pin 'r14_reg[7]__0/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[6] with 1st driver pin 'r14_reg[6]/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[6] with 2nd driver pin 'r14_reg[6]__0/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[5] with 1st driver pin 'r14_reg[5]/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[5] with 2nd driver pin 'r14_reg[5]__0/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[4] with 1st driver pin 'r14_reg[4]/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[4] with 2nd driver pin 'r14_reg[4]__0/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[3] with 1st driver pin 'r14_reg[3]/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[3] with 2nd driver pin 'r14_reg[3]__0/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[2] with 1st driver pin 'r14_reg[2]/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[2] with 2nd driver pin 'r14_reg[2]__0/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[1] with 1st driver pin 'r14_reg[1]/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[1] with 2nd driver pin 'r14_reg[1]__0/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:94]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[0] with 1st driver pin 'r14_reg[0]/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:98]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin LED_OBUF[0] with 2nd driver pin 'r14_reg[0]__0/Q' [Y:/ECE 350/SimonGame/cpu/Wrapper.v:94]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       15|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 1147.480 ; gain = 133.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 1147.480 ; gain = 133.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 1147.539 ; gain = 133.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 1147.539 ; gain = 133.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |LUT1     |     6|
|3     |LUT2     |   269|
|4     |LUT3     |   302|
|5     |LUT4     |   305|
|6     |LUT5     |   370|
|7     |LUT6     |  1744|
|8     |RAMB36E1 |     8|
|13    |FDCE     |  1453|
|14    |FDRE     |   133|
|15    |IBUF     |     2|
|16    |OBUF     |    16|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 1147.539 ; gain = 133.383
---------------------------------------------------------------------------------
Synthesis finished with 267 errors, 30 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:43 ; elapsed = 00:01:56 . Memory (MB): peak = 1147.539 ; gain = 77.293
Synthesis Optimization Complete : Time (s): cpu = 00:01:57 ; elapsed = 00:02:01 . Memory (MB): peak = 1147.539 ; gain = 133.383
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1158.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1158.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
119 Infos, 146 Warnings, 32 Critical Warnings and 100 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:06 ; elapsed = 00:02:12 . Memory (MB): peak = 1158.820 ; gain = 144.664
ERROR: [Common 17-39] 'synth_design' failed due to earlier errors.

    while executing
"synth_design -top Wrapper -part xc7a100tcsg324-1"
    (file "Wrapper.tcl" line 142)
INFO: [Common 17-206] Exiting Vivado at Sat Apr  1 16:24:21 2023...
Abnormal program termination (EXCEPTION_ACCESS_VIOLATION)
Please check 'Y:/ECE 350/SimonGame/Simon-Vivado/Simon-Vivado.runs/synth_1/hs_err_pid8776.log' for details
