

================================================================
== Vitis HLS Report for 'padding_array_ap_ufixed_8_3_5_3_0_37ul_2_16_s'
================================================================
* Date:           Mon Feb 10 13:35:46 2025

* Version:        2024.2.1 (Build 5263293 on Dec 12 2024)
* Project:        harness
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.03 ns|  1.309 ns|     0.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                  Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                    Type                   |
    +---------+---------+-----------+-----------+-----+-----+-------------------------------------------+
    |       18|       19|  54.540 ns|  57.570 ns|   16|   16|  loop rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_1  |       18|       18|         4|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%num2 = alloca i32 1"   --->   Operation 6 'alloca' 'num2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %paddingStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %paddingStream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %multicastNumStream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %inputStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %inputStream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.36ns)   --->   "%br_ln88 = br void %rewind_header" [../src/harness.h:88]   --->   Operation 12 'br' 'br_ln88' <Predicate = true> <Delay = 0.36>

State 2 <SV = 1> <Delay = 0.66>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %entry, i1 0, void %for.inc.1, i1 1, void %for.end15"   --->   Operation 13 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%ii1 = phi i4 0, void %entry, i4 %ii, void %for.inc.1, i4 0, void %for.end15"   --->   Operation 14 'phi' 'ii1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %for.body.split, void %rewind_init"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.body.split" [../src/harness.h:88]   --->   Operation 16 'br' 'br_ln88' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.66ns)   --->   "%ii = add i4 %ii1, i4 1" [../src/harness.h:88]   --->   Operation 17 'add' 'ii' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 1, void @empty_24" [../src/harness.h:89]   --->   Operation 18 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln87 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [../src/harness.h:87]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../src/harness.h:88]   --->   Operation 20 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.43ns)   --->   "%icmp_ln91 = icmp_eq  i4 %ii1, i4 0" [../src/harness.h:91]   --->   Operation 21 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %VITIS_LOOP_95_2, void %if.then" [../src/harness.h:91]   --->   Operation 22 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.43ns)   --->   "%icmp_ln88 = icmp_eq  i4 %ii1, i4 15" [../src/harness.h:88]   --->   Operation 23 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.43> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %rewind_header, void %for.end15" [../src/harness.h:88]   --->   Operation 24 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln107 = br void %rewind_header" [../src/harness.h:107]   --->   Operation 25 'br' 'br_ln107' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.86>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_num_1 = muxlogic"   --->   Operation 26 'muxlogic' 'muxLogicFIFOCE_to_num_1' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] ( I:0.86ns O:0.55ns )   --->   "%num_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %multicastNumStream_0" [../src/harness.h:92]   --->   Operation 27 'read' 'num_1' <Predicate = (icmp_ln91)> <Delay = 0.86> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln92 = store i32 %num_1, i32 %num2" [../src/harness.h:92]   --->   Operation 28 'store' 'store_ln92' <Predicate = (icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln93 = br void %VITIS_LOOP_95_2" [../src/harness.h:93]   --->   Operation 29 'br' 'br_ln93' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%num = load i32 %num2"   --->   Operation 30 'load' 'num' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %ii1, i1 0" [../src/harness.h:88]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i5 %tmp" [../src/harness.h:98]   --->   Operation 32 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.67ns)   --->   "%icmp_ln98 = icmp_slt  i32 %zext_ln98, i32 %num" [../src/harness.h:98]   --->   Operation 33 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %if.else, void %if.then7" [../src/harness.h:98]   --->   Operation 34 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %ii1, i1 1" [../src/harness.h:98]   --->   Operation 35 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i5 %or_ln" [../src/harness.h:98]   --->   Operation 36 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.67ns)   --->   "%icmp_ln98_1 = icmp_slt  i32 %zext_ln98_1, i32 %num" [../src/harness.h:98]   --->   Operation 37 'icmp' 'icmp_ln98_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98_1, void %if.else.1, void %if.then7.1" [../src/harness.h:98]   --->   Operation 38 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.30>
ST_5 : Operation 39 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicFIFOData_to_write_ln103 = muxlogic i296 0"   --->   Operation 39 'muxlogic' 'muxLogicFIFOData_to_write_ln103' <Predicate = (!icmp_ln98)> <Delay = 0.28>
ST_5 : Operation 40 [1/1] ( I:0.93ns O:0.93ns ) (share mux size 2)   --->   "%write_ln103 = write void @_ssdm_op_Write.ap_fifo.volatile.i296P0A, i296 %paddingStream_0, i296 0" [../src/harness.h:103]   --->   Operation 40 'write' 'write_ln103' <Predicate = (!icmp_ln98)> <Delay = 0.93> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 4> <FIFO>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_inputStream_0_read = muxlogic"   --->   Operation 42 'muxlogic' 'muxLogicFIFOCE_to_inputStream_0_read' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] ( I:0.93ns O:0.09ns )   --->   "%inputStream_0_read = read i296 @_ssdm_op_Read.ap_fifo.volatile.i296P0A, i296 %inputStream_0" [../src/harness.h:99]   --->   Operation 43 'read' 'inputStream_0_read' <Predicate = (icmp_ln98)> <Delay = 0.93> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 4> <FIFO>
ST_5 : Operation 44 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicFIFOData_to_write_ln100 = muxlogic i296 %inputStream_0_read"   --->   Operation 44 'muxlogic' 'muxLogicFIFOData_to_write_ln100' <Predicate = (icmp_ln98)> <Delay = 0.28>
ST_5 : Operation 45 [1/1] ( I:0.93ns O:0.93ns ) (share mux size 2)   --->   "%write_ln100 = write void @_ssdm_op_Write.ap_fifo.volatile.i296P0A, i296 %paddingStream_0, i296 %inputStream_0_read" [../src/harness.h:100]   --->   Operation 45 'write' 'write_ln100' <Predicate = (icmp_ln98)> <Delay = 0.93> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 4> <FIFO>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.inc" [../src/harness.h:101]   --->   Operation 46 'br' 'br_ln101' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicFIFOData_to_write_ln103 = muxlogic i296 0"   --->   Operation 47 'muxlogic' 'muxLogicFIFOData_to_write_ln103' <Predicate = (!icmp_ln98_1)> <Delay = 0.28>
ST_5 : Operation 48 [1/1] ( I:0.93ns O:0.93ns ) (share mux size 2)   --->   "%write_ln103 = write void @_ssdm_op_Write.ap_fifo.volatile.i296P0A, i296 %paddingStream_1, i296 0" [../src/harness.h:103]   --->   Operation 48 'write' 'write_ln103' <Predicate = (!icmp_ln98_1)> <Delay = 0.93> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 4> <FIFO>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.1"   --->   Operation 49 'br' 'br_ln0' <Predicate = (!icmp_ln98_1)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%muxLogicFIFOCE_to_inputStream_1_read = muxlogic"   --->   Operation 50 'muxlogic' 'muxLogicFIFOCE_to_inputStream_1_read' <Predicate = (icmp_ln98_1)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] ( I:0.93ns O:0.09ns )   --->   "%inputStream_1_read = read i296 @_ssdm_op_Read.ap_fifo.volatile.i296P0A, i296 %inputStream_1" [../src/harness.h:99]   --->   Operation 51 'read' 'inputStream_1_read' <Predicate = (icmp_ln98_1)> <Delay = 0.93> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 4> <FIFO>
ST_5 : Operation 52 [1/1] (0.28ns) (share mux size 2)   --->   "%muxLogicFIFOData_to_write_ln100 = muxlogic i296 %inputStream_1_read"   --->   Operation 52 'muxlogic' 'muxLogicFIFOData_to_write_ln100' <Predicate = (icmp_ln98_1)> <Delay = 0.28>
ST_5 : Operation 53 [1/1] ( I:0.93ns O:0.93ns ) (share mux size 2)   --->   "%write_ln100 = write void @_ssdm_op_Write.ap_fifo.volatile.i296P0A, i296 %paddingStream_1, i296 %inputStream_1_read" [../src/harness.h:100]   --->   Operation 53 'write' 'write_ln100' <Predicate = (icmp_ln98_1)> <Delay = 0.93> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 4> <FIFO>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.inc.1" [../src/harness.h:101]   --->   Operation 54 'br' 'br_ln101' <Predicate = (icmp_ln98_1)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%return_ln107 = return void @_ssdm_op_Return" [../src/harness.h:107]   --->   Operation 55 'return' 'return_ln107' <Predicate = (icmp_ln88)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.030ns, clock uncertainty: 0.818ns.

 <State 1>: 0.360ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('do_init') [14]  (0.360 ns)

 <State 2>: 0.663ns
The critical path consists of the following:
	'phi' operation 4 bit ('ii') with incoming values : ('ii', ../src/harness.h:88) [15]  (0.000 ns)
	'add' operation 4 bit ('ii', ../src/harness.h:88) [20]  (0.663 ns)

 <State 3>: 0.860ns
The critical path consists of the following:
	'muxlogic' operation 32 bit ('muxLogicFIFOCE_to_num_1') [27]  (0.000 ns)
	fifo read operation ('num', ../src/harness.h:92) on port 'multicastNumStream_0' (../src/harness.h:92) [28]  (0.860 ns)

 <State 4>: 0.671ns
The critical path consists of the following:
	'load' operation 32 bit ('num') on local variable 'num2' [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln98_1', ../src/harness.h:98) [50]  (0.671 ns)

 <State 5>: 1.309ns
The critical path consists of the following:
	'muxlogic' operation 296 bit ('muxLogicFIFOCE_to_inputStream_0_read') [42]  (0.000 ns)
	fifo read operation ('inputStream_0_read', ../src/harness.h:99) on port 'inputStream_0' (../src/harness.h:99) [43]  (0.934 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln100') [44]  (0.284 ns)
	fifo write operation ('write_ln100', ../src/harness.h:100) on port 'paddingStream_0' (../src/harness.h:100) [45]  (0.934 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
