Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,100
design__instance__area,1206.58
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00004065261600771919
power__switching__total,0.000012439983947842848
power__leakage__total,0.0000017247305095224874
power__total,0.00005481733023771085
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2511584900033851
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25109415257728845
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11574372343721949
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.159907536183002
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.115744
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2523323565960961
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2522702951272643
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6351076511132928
timing__setup__ws__corner:nom_slow_1p08V_125C,14.32736103643319
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.635108
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25160862994145017
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2515455415162916
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30567454987949083
timing__setup__ws__corner:nom_typ_1p20V_25C,14.85331544245886
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.305675
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2511584900033851
clock__skew__worst_setup,0.25109415257728845
timing__hold__ws,0.11574372343721949
timing__setup__ws,14.32736103643319
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.115744
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,100
design__instance__area__stdcell,1206.58
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0416902
design__instance__utilization__stdcell,0.0416902
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,9.072
design__instance__count__class:sequential_cell,8
design__instance__area__class:sequential_cell,377.395
design__instance__count__class:multi_input_combinational_cell,74
design__instance__area__class:multi_input_combinational_cell,644.112
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,2196.24
design__violations,0
design__instance__count__class:timing_repair_buffer,14
design__instance__area__class:timing_repair_buffer,148.781
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,5
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,127
route__net__special,2
route__drc_errors__iter:0,57
route__wirelength__iter:0,2156
route__drc_errors__iter:1,8
route__wirelength__iter:1,2143
route__drc_errors__iter:2,5
route__wirelength__iter:2,2171
route__drc_errors__iter:3,0
route__wirelength__iter:3,2163
route__drc_errors,0
route__wirelength,2163
route__vias,528
route__vias__singlecut,528
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,129.09
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,17
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,17
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,17
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,17
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000425483
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000549776
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,6.53287E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000549776
design_powergrid__voltage__worst,0.00000549776
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000549776
design_powergrid__drop__worst__net:VPWR,0.00000425483
design_powergrid__voltage__worst__net:VGND,0.00000549776
design_powergrid__drop__worst__net:VGND,0.00000549776
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,6.89999999999999958188285319182764254719586460851132869720458984375E-7
ir__drop__worst,0.000004249999999999999966498152870197912989169708453118801116943359375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
