// $Id: $
// File name:   adder_1bit.sv
// Created:     1/23/2017
// Author:      Kunwar Digraj Singh Jain
// Lab Section: 5
// Version:     1.0  Initial Design Entry
// Description: 1 bit adder

module adder_1bit
(
	input wire a, b, carry_in,
	output reg sum, carry_out
);

	always_comb begin
		sum = carry_in ^ (a ^ b) ;
		carry_out = ((~carry_in) & b & a) | (carry_in & (b | a)) ;
	end

	always @ (a) begin
		assert ((a == 1'b1) || (a == 1'b0))
		else $error("Input value of a is incorrect");

	end

	always @ (b) begin
		assert ((b == 1'b1) || (b == 1'b0))
		else $error("Input value of b is incorrect");

	end

	always @ (carry_in) begin
		assert ((carry_in == 1'b1) || (carry_in == 1'b0))
		else $error("Input value of carry_in is incorrect");

	end

endmodule
		
