# Full Adder â€” Simulation Results

The following table summarizes the waveform values captured during RTL
simulation. The design behaves as expected for all truth-table cases.

| Time (ns) | in1 | in2 | sum | carry |
|----------:|----:|----:|----:|------:|
| 0  | 0 | 0 | 0 | 0 |
| 10 | 0 | 1 | 1 | 0 |
| 20 | 1 | 0 | 1 | 0 |
| 30 | 1 | 1 | 0 | 1 |
| 40 | 0 | 0 | 1 | 0 |
| 50 | 0 | 1 | 0 | 1 |
| 60 | 1 | 0 | 0 | 1 |
| 70 | 1 | 1 | 1 | 1 |

 Simulation completed successfully at 80 ns.
