module partsel_00143(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire signed [28:0] x4;
  wire [27:1] x5;
  wire [25:1] x6;
  wire signed [0:25] x7;
  wire [7:31] x8;
  wire signed [24:6] x9;
  wire signed [6:31] x10;
  wire signed [27:5] x11;
  wire [30:1] x12;
  wire [29:7] x13;
  wire signed [7:29] x14;
  wire [2:30] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [31:3] p0 = 810790535;
  localparam signed [2:25] p1 = 359288229;
  localparam signed [26:1] p2 = 517046790;
  localparam [25:2] p3 = 976256232;
  assign x4 = p2[14 + s1];
  assign x5 = x0[23];
  assign x6 = p0[14 -: 1];
  assign x7 = ({{2{x0[8 +: 4]}}, ({x4[21 -: 4], (x6[8 + s0 -: 1] - x4[31 + s3 -: 3])} + p1[8 +: 3])} + {x4[8 + s0 -: 1], x5});
  assign x8 = x1;
  assign x9 = p1[21 + s1 +: 6];
  assign x10 = (!ctrl[3] || ctrl[2] || !ctrl[0] ? x0[9 + s2 +: 3] : ((p3[15 + s3 -: 1] - (x7[16 + s1 +: 4] | (p0[5 + s1 +: 8] ^ (x5[12 -: 1] - x1)))) - p1));
  assign x11 = p0[11 + s1 -: 1];
  assign x12 = x2[12 -: 1];
  assign x13 = (!ctrl[2] && ctrl[2] && !ctrl[2] ? (x0[18 + s0 -: 7] | x4[19 -: 2]) : x0[16 -: 4]);
  assign x14 = (p0[13 + s1] | p0[18 + s1]);
  assign x15 = ((x7[19 +: 4] | {2{{(p3[22 + s3 -: 2] | x12), ((x5[16 + s1 +: 6] & p2) + x13[31 + s0 -: 8])}}}) | (!ctrl[0] || ctrl[0] || !ctrl[0] ? {((p1[22 + s1 -: 3] + x3[20 -: 2]) ^ (!ctrl[3] && ctrl[2] && ctrl[1] ? p3[9 + s0] : x12)), (p0[13 -: 1] | (!ctrl[2] || !ctrl[3] || ctrl[2] ? x6[28 + s2 +: 8] : x11[20 -: 2]))} : ({p1[16 + s3], (p2[19] + (x1[13] ^ (p3[19 + s3 -: 5] + (x1 - p1))))} | ((p2[11 +: 3] & p1[13 +: 3]) | p0[17 -: 3]))));
  assign y0 = p2[17 + s2 -: 6];
  assign y1 = (x12[9 + s2 -: 3] ^ p0[13 +: 4]);
  assign y2 = x1[14 + s1 -: 8];
  assign y3 = {{p3[13 + s1 -: 6], {2{{2{{2{p2[16 -: 4]}}}}}}}, (((x10 | x13) & (p0[23 -: 1] + p2[23 + s0 -: 1])) | (ctrl[0] && ctrl[0] && !ctrl[3] ? x8[10 +: 1] : x6))};
endmodule
