`resetall
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  logic id_4;
  generate
    assign id_1 = 1;
  endgenerate
endmodule
