ENTITY rf_in_mem IS
PORT (
  datain : in  BIT;
  dinx	 : out BIT;
  vdd	 : in  BIT;
  vss	 : in  BIT
);
END rf_in_mem;

ARCHITECTURE VBE OF rf_in_mem IS

BEGIN
  ASSERT (vdd and not (vss))
  REPORT "power supply is missing on rf_in_mem"
  SEVERITY WARNING;

  dinx <= datain;

END;
