# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do multiplicador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+G:/Mi\ unidad/00-Doctorado/00-ProyectosQuartus {G:/Mi unidad/00-Doctorado/00-ProyectosQuartus/multiplicador.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:25 on Apr 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/Mi unidad/00-Doctorado/00-ProyectosQuartus" G:/Mi unidad/00-Doctorado/00-ProyectosQuartus/multiplicador.v 
# -- Compiling module multiplicador
# 
# Top level modules:
# 	multiplicador
# End time: 22:59:26 on Apr 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+G:/Mi\ unidad/00-Doctorado/00-ProyectosQuartus {G:/Mi unidad/00-Doctorado/00-ProyectosQuartus/mult_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:26 on Apr 10,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+G:/Mi unidad/00-Doctorado/00-ProyectosQuartus" G:/Mi unidad/00-Doctorado/00-ProyectosQuartus/mult_testbench.v 
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	mult_testbench
# End time: 22:59:27 on Apr 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  mult_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" mult_testbench 
# Start time: 22:59:27 on Apr 10,2023
# Loading work.mult_testbench
# Loading work.multiplicador
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module multiplicador at G:/Mi unidad/00-Doctorado/00-ProyectosQuartus/multiplicador.v line 19
# End time: 23:00:30 on Apr 10,2023, Elapsed time: 0:01:03
# Errors: 0, Warnings: 0
