Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Dec  8 08:06:43 2024
| Host         : DESKTOP-RDVATL1 running 64-bit major release  (build 9200)
| Command      : report_drc -file security_clock_system_drc_opted.rpt -pb security_clock_system_drc_opted.pb -rpx security_clock_system_drc_opted.rpx
| Design       : security_clock_system
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 1
+--------+----------+------------------------------------------------+--------+
| Rule   | Severity | Description                                    | Checks |
+--------+----------+------------------------------------------------+--------+
| PLIO-3 | Warning  | Placement Constraints Check for IO constraints | 1      |
+--------+----------+------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
PLIO-3#1 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus sw[9:0] are not locked:  sw[9] sw[8] sw[7] sw[6] sw[5] sw[4]
Related violations: <none>


