<profile>

<section name = "Vitis HLS Report for 'mq_process_requests_ap_uint_64_s'" level="0">
<item name = "Date">Tue Aug 15 18:30:20 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 4.066 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 6.400 ns, 6.400 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 72, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 358, -</column>
<column name="Register">-, -, 474, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_condition_112">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_353">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_385">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_408">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_411">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_512">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op10_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op113_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op122_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op128_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op131_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op132_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op146_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op23_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op35_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="grp_nbreadreq_fu_142_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_131_i_nbreadreq_fu_156_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_133_i_nbreadreq_fu_178_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_134_i_nbreadreq_fu_186_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_170_p3">and, 0, 0, 2, 1, 0</column>
<column name="icmp_ln497_fu_554_p2">icmp, 0, 0, 18, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_condition_97">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op141_write_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln500_fu_560_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_ptrMeta_head_V_flag_6_i_phi_fu_313_p16">13, 3, 1, 3</column>
<column name="ap_phi_mux_ptrMeta_head_V_new_6_i_phi_fu_343_p16">13, 3, 16, 48</column>
<column name="ap_phi_mux_ptrMeta_tail_V_flag_3_i_phi_fu_372_p16">13, 3, 1, 3</column>
<column name="ap_phi_mux_ptrMeta_tail_V_new_3_i_phi_fu_402_p16">9, 2, 16, 32</column>
<column name="ap_phi_mux_ptrMeta_valid_new_6_i_phi_fu_430_p16">13, 3, 1, 3</column>
<column name="ap_phi_mux_storemerge1_i_phi_fu_261_p4">13, 3, 2, 6</column>
<column name="ap_phi_mux_storemerge_i_phi_fu_250_p4">13, 3, 3, 9</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278">13, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308">13, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269">13, 3, 16, 48</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_i_reg_339">9, 2, 16, 32</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367">13, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398">13, 3, 16, 48</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_i_reg_294">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425">13, 3, 1, 3</column>
<column name="mq_freeListFifo_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_blk_n">9, 2, 1, 2</column>
<column name="mq_metaReqFifo_din">21, 5, 256, 1280</column>
<column name="mq_metaRspFifo_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerReqFifo_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerReqFifo_din">13, 3, 32, 96</column>
<column name="mq_pointerRspFifo_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerUpdFifo_blk_n">9, 2, 1, 2</column>
<column name="mq_pointerUpdFifo_din">17, 4, 64, 256</column>
<column name="mq_releaseFifo_blk_n">9, 2, 1, 2</column>
<column name="rt_state">25, 6, 3, 18</column>
<column name="rx_readReqAddr_pop_req_blk_n">9, 2, 1, 2</column>
<column name="rx_readReqAddr_pop_rsp_blk_n">9, 2, 1, 2</column>
<column name="tx_readReqAddr_push_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_4_i_reg_278">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_flag_6_i_reg_308">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_0_i_reg_269">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_head_V_new_6_i_reg_339">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_tail_V_flag_3_i_reg_367">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_tail_V_new_3_i_reg_398">16, 0, 16, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_valid_new_4_i_reg_294">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_ptrMeta_valid_new_6_i_reg_425">1, 0, 1, 0</column>
<column name="icmp_ln497_reg_864">1, 0, 1, 0</column>
<column name="insert_key_V">16, 0, 16, 0</column>
<column name="insert_value_V">64, 0, 64, 0</column>
<column name="insert_value_V_load_reg_811">64, 0, 64, 0</column>
<column name="newMetaIdx_V">16, 0, 16, 0</column>
<column name="newMetaIdx_V_load_reg_799">16, 0, 16, 0</column>
<column name="popRequest_key_V">16, 0, 16, 0</column>
<column name="popRequest_op">32, 0, 32, 0</column>
<column name="ptrMeta_head_V">16, 0, 16, 0</column>
<column name="ptrMeta_tail_V">16, 0, 16, 0</column>
<column name="ptrMeta_valid">1, 0, 1, 0</column>
<column name="reg_473">16, 0, 16, 0</column>
<column name="rt_state">3, 0, 3, 0</column>
<column name="rt_state_load_reg_795">3, 0, 3, 0</column>
<column name="tmp_131_i_reg_845">1, 0, 1, 0</column>
<column name="tmp_132_i_reg_817">1, 0, 1, 0</column>
<column name="tmp_133_i_reg_878">1, 0, 1, 0</column>
<column name="tmp_134_i_reg_882">1, 0, 1, 0</column>
<column name="tmp_135_i_reg_854">16, 0, 16, 0</column>
<column name="tmp_35_reg_841">1, 0, 1, 0</column>
<column name="tmp_36_reg_827">1, 0, 1, 0</column>
<column name="tmp_i_253_reg_832">1, 0, 1, 0</column>
<column name="tmp_i_reg_874">1, 0, 1, 0</column>
<column name="tmp_reg_860">1, 0, 1, 0</column>
<column name="trunc_ln275_reg_891">16, 0, 16, 0</column>
<column name="trunc_ln288_1_reg_886">16, 0, 16, 0</column>
<column name="trunc_ln476_reg_821">16, 0, 16, 0</column>
<column name="trunc_ln493_reg_849">64, 0, 64, 0</column>
<column name="xor_ln500_reg_868">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mq_process_requests&lt;ap_uint&lt;64&gt; &gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mq_process_requests&lt;ap_uint&lt;64&gt; &gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mq_process_requests&lt;ap_uint&lt;64&gt; &gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mq_process_requests&lt;ap_uint&lt;64&gt; &gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, mq_process_requests&lt;ap_uint&lt;64&gt; &gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mq_process_requests&lt;ap_uint&lt;64&gt; &gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mq_process_requests&lt;ap_uint&lt;64&gt; &gt;, return value</column>
<column name="mq_pointerRspFifo_dout">in, 48, ap_fifo, mq_pointerRspFifo, pointer</column>
<column name="mq_pointerRspFifo_num_data_valid">in, 2, ap_fifo, mq_pointerRspFifo, pointer</column>
<column name="mq_pointerRspFifo_fifo_cap">in, 2, ap_fifo, mq_pointerRspFifo, pointer</column>
<column name="mq_pointerRspFifo_empty_n">in, 1, ap_fifo, mq_pointerRspFifo, pointer</column>
<column name="mq_pointerRspFifo_read">out, 1, ap_fifo, mq_pointerRspFifo, pointer</column>
<column name="mq_metaRspFifo_dout">in, 128, ap_fifo, mq_metaRspFifo, pointer</column>
<column name="mq_metaRspFifo_num_data_valid">in, 2, ap_fifo, mq_metaRspFifo, pointer</column>
<column name="mq_metaRspFifo_fifo_cap">in, 2, ap_fifo, mq_metaRspFifo, pointer</column>
<column name="mq_metaRspFifo_empty_n">in, 1, ap_fifo, mq_metaRspFifo, pointer</column>
<column name="mq_metaRspFifo_read">out, 1, ap_fifo, mq_metaRspFifo, pointer</column>
<column name="rx_readReqAddr_pop_req_dout">in, 48, ap_fifo, rx_readReqAddr_pop_req, pointer</column>
<column name="rx_readReqAddr_pop_req_num_data_valid">in, 2, ap_fifo, rx_readReqAddr_pop_req, pointer</column>
<column name="rx_readReqAddr_pop_req_fifo_cap">in, 2, ap_fifo, rx_readReqAddr_pop_req, pointer</column>
<column name="rx_readReqAddr_pop_req_empty_n">in, 1, ap_fifo, rx_readReqAddr_pop_req, pointer</column>
<column name="rx_readReqAddr_pop_req_read">out, 1, ap_fifo, rx_readReqAddr_pop_req, pointer</column>
<column name="mq_freeListFifo_dout">in, 16, ap_fifo, mq_freeListFifo, pointer</column>
<column name="mq_freeListFifo_num_data_valid">in, 12, ap_fifo, mq_freeListFifo, pointer</column>
<column name="mq_freeListFifo_fifo_cap">in, 12, ap_fifo, mq_freeListFifo, pointer</column>
<column name="mq_freeListFifo_empty_n">in, 1, ap_fifo, mq_freeListFifo, pointer</column>
<column name="mq_freeListFifo_read">out, 1, ap_fifo, mq_freeListFifo, pointer</column>
<column name="tx_readReqAddr_push_dout">in, 128, ap_fifo, tx_readReqAddr_push, pointer</column>
<column name="tx_readReqAddr_push_num_data_valid">in, 2, ap_fifo, tx_readReqAddr_push, pointer</column>
<column name="tx_readReqAddr_push_fifo_cap">in, 2, ap_fifo, tx_readReqAddr_push, pointer</column>
<column name="tx_readReqAddr_push_empty_n">in, 1, ap_fifo, tx_readReqAddr_push, pointer</column>
<column name="tx_readReqAddr_push_read">out, 1, ap_fifo, tx_readReqAddr_push, pointer</column>
<column name="mq_metaReqFifo_din">out, 256, ap_fifo, mq_metaReqFifo, pointer</column>
<column name="mq_metaReqFifo_num_data_valid">in, 2, ap_fifo, mq_metaReqFifo, pointer</column>
<column name="mq_metaReqFifo_fifo_cap">in, 2, ap_fifo, mq_metaReqFifo, pointer</column>
<column name="mq_metaReqFifo_full_n">in, 1, ap_fifo, mq_metaReqFifo, pointer</column>
<column name="mq_metaReqFifo_write">out, 1, ap_fifo, mq_metaReqFifo, pointer</column>
<column name="mq_pointerUpdFifo_din">out, 64, ap_fifo, mq_pointerUpdFifo, pointer</column>
<column name="mq_pointerUpdFifo_num_data_valid">in, 2, ap_fifo, mq_pointerUpdFifo, pointer</column>
<column name="mq_pointerUpdFifo_fifo_cap">in, 2, ap_fifo, mq_pointerUpdFifo, pointer</column>
<column name="mq_pointerUpdFifo_full_n">in, 1, ap_fifo, mq_pointerUpdFifo, pointer</column>
<column name="mq_pointerUpdFifo_write">out, 1, ap_fifo, mq_pointerUpdFifo, pointer</column>
<column name="rx_readReqAddr_pop_rsp_din">out, 64, ap_fifo, rx_readReqAddr_pop_rsp, pointer</column>
<column name="rx_readReqAddr_pop_rsp_num_data_valid">in, 2, ap_fifo, rx_readReqAddr_pop_rsp, pointer</column>
<column name="rx_readReqAddr_pop_rsp_fifo_cap">in, 2, ap_fifo, rx_readReqAddr_pop_rsp, pointer</column>
<column name="rx_readReqAddr_pop_rsp_full_n">in, 1, ap_fifo, rx_readReqAddr_pop_rsp, pointer</column>
<column name="rx_readReqAddr_pop_rsp_write">out, 1, ap_fifo, rx_readReqAddr_pop_rsp, pointer</column>
<column name="mq_releaseFifo_din">out, 16, ap_fifo, mq_releaseFifo, pointer</column>
<column name="mq_releaseFifo_num_data_valid">in, 2, ap_fifo, mq_releaseFifo, pointer</column>
<column name="mq_releaseFifo_fifo_cap">in, 2, ap_fifo, mq_releaseFifo, pointer</column>
<column name="mq_releaseFifo_full_n">in, 1, ap_fifo, mq_releaseFifo, pointer</column>
<column name="mq_releaseFifo_write">out, 1, ap_fifo, mq_releaseFifo, pointer</column>
<column name="mq_pointerReqFifo_din">out, 32, ap_fifo, mq_pointerReqFifo, pointer</column>
<column name="mq_pointerReqFifo_num_data_valid">in, 2, ap_fifo, mq_pointerReqFifo, pointer</column>
<column name="mq_pointerReqFifo_fifo_cap">in, 2, ap_fifo, mq_pointerReqFifo, pointer</column>
<column name="mq_pointerReqFifo_full_n">in, 1, ap_fifo, mq_pointerReqFifo, pointer</column>
<column name="mq_pointerReqFifo_write">out, 1, ap_fifo, mq_pointerReqFifo, pointer</column>
</table>
</item>
</section>
</profile>
