Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct  1 18:14:48 2024
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_loopback_top_control_sets_placed.rpt
| Design       : uart_loopback_top
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              44 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              26 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------+-----------------------+------------------+----------------+--------------+
|    Clock Signal    |          Enable Signal         |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+--------------------------------+-----------------------+------------------+----------------+--------------+
|  sys_clk_IBUF_BUFG | u_uart_send/uart_txd_i_1_n_0   | u_uart_recv/sys_rst_n |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | u_uart_recv/rx_cnt0            | u_uart_recv/sys_rst_n |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | u_uart_send/tx_cnt0            | u_uart_recv/sys_rst_n |                1 |              4 |         4.00 |
|  sys_clk_IBUF_BUFG | u_uart_loop/recv_done_flag     | u_uart_recv/sys_rst_n |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | u_uart_send/tx_data[7]_i_1_n_0 | u_uart_recv/sys_rst_n |                2 |              9 |         4.50 |
|  sys_clk_IBUF_BUFG |                                | u_uart_recv/sys_rst_n |               10 |             44 |         4.40 |
+--------------------+--------------------------------+-----------------------+------------------+----------------+--------------+


