<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: MCRegisterInfo.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('MCRegisterInfo_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">MCRegisterInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MCRegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//=== MC/MCRegisterInfo.h - Target Register Description ---------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file describes an abstract interface used to get information about a</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// target machines register file.  This information is used for a variety of</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// purposed, especially register allocation.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef LLVM_MC_MCREGISTERINFO_H</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define LLVM_MC_MCREGISTERINFO_H</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/// An unsigned integer type large enough to represent all physical registers,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/// but not necessarily virtual registers.</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">   27</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> uint16_t <a class="code" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/// MCRegisterClass - Base class of TargetRegisterClass.</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html">   30</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> {</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#aed1c4a82308df40bca46abc3b30f959c">   32</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">const</span> MCPhysReg* <a class="code" href="classllvm_1_1MCRegisterClass.html#aed1c4a82308df40bca46abc3b30f959c">iterator</a>;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a7259fa6bb5b88199bcecaa167edd15ec">   33</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">const</span> MCPhysReg* <a class="code" href="classllvm_1_1MCRegisterClass.html#a7259fa6bb5b88199bcecaa167edd15ec">const_iterator</a>;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a1dbbab0bafc1f3bc53b6f3df3240155d">   35</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1MCRegisterClass.html#a1dbbab0bafc1f3bc53b6f3df3240155d">Name</a>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#aed8be8a31de5f5e1a7233cf88ec67027">   36</a></span>&#160;  <span class="keyword">const</span> iterator <a class="code" href="classllvm_1_1MCRegisterClass.html#aed8be8a31de5f5e1a7233cf88ec67027">RegsBegin</a>;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#ad19f5f9b6ec38f68dff4186e01fd544e">   37</a></span>&#160;  <span class="keyword">const</span> uint8_t *<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#ad19f5f9b6ec38f68dff4186e01fd544e">RegSet</a>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">   38</a></span>&#160;  <span class="keyword">const</span> uint16_t <a class="code" href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">RegsSize</a>;</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a914a43f0a5015c097a33567d0915b829">   39</a></span>&#160;  <span class="keyword">const</span> uint16_t <a class="code" href="classllvm_1_1MCRegisterClass.html#a914a43f0a5015c097a33567d0915b829">RegSetSize</a>;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a880c6fef0e8ef11412a3dcceb4d606d7">   40</a></span>&#160;  <span class="keyword">const</span> uint16_t <a class="code" href="classllvm_1_1MCRegisterClass.html#a880c6fef0e8ef11412a3dcceb4d606d7">ID</a>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#adc07b15ff60be5429eb493332cd38cc5">   41</a></span>&#160;  <span class="keyword">const</span> uint16_t <a class="code" href="classllvm_1_1MCRegisterClass.html#adc07b15ff60be5429eb493332cd38cc5">RegSize</a>, <a class="code" href="classllvm_1_1MCRegisterClass.html#a672ecfcb13f8c3658de56a2b57ddb8a1">Alignment</a>; <span class="comment">// Size &amp; Alignment of register in bytes</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#af5b822b1c0a4d19f19a6ff7bb6566052">   42</a></span>&#160;  <span class="keyword">const</span> int8_t <a class="code" href="classllvm_1_1MCRegisterClass.html#af5b822b1c0a4d19f19a6ff7bb6566052">CopyCost</a>;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a01c82e023d72eda9e5dc3909e8fdcff2">   43</a></span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a01c82e023d72eda9e5dc3909e8fdcff2">Allocatable</a>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// getID() - Return the register class ID number.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#add9fb82de84981977b7164982094232f">   47</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#add9fb82de84981977b7164982094232f">getID</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a880c6fef0e8ef11412a3dcceb4d606d7">ID</a>; }</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">  /// getName() - Return the register class name for debugging.</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a93419a500e3ff18a1ba7246c4d275b41">   51</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1MCRegisterClass.html#a93419a500e3ff18a1ba7246c4d275b41">getName</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a1dbbab0bafc1f3bc53b6f3df3240155d">Name</a>; }</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">  /// begin/end - Return all of the registers in this class.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a8df5443f363d290333d3892bc8b99449">   55</a></span>&#160;<span class="comment"></span>  iterator       <a class="code" href="classllvm_1_1MCRegisterClass.html#a8df5443f363d290333d3892bc8b99449">begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#aed8be8a31de5f5e1a7233cf88ec67027">RegsBegin</a>; }</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a86a38f32e17ceb651111c44ae40f1d81">   56</a></span>&#160;  iterator         <a class="code" href="classllvm_1_1MCRegisterClass.html#a86a38f32e17ceb651111c44ae40f1d81">end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RegsBegin + <a class="code" href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">RegsSize</a>; }</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  /// getNumRegs - Return the number of registers in this class.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a5788d2f490290fbab42f3250189cf40a">   60</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a5788d2f490290fbab42f3250189cf40a">getNumRegs</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">RegsSize</a>; }</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">  /// getRegister - Return the specified register in the class.</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#ad1a508ee28fd01390d6a62624b851c2c">   64</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#ad1a508ee28fd01390d6a62624b851c2c">getRegister</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    assert(i &lt; <a class="code" href="classllvm_1_1MCRegisterClass.html#a5788d2f490290fbab42f3250189cf40a">getNumRegs</a>() &amp;&amp; <span class="stringliteral">&quot;Register number out of range!&quot;</span>);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">return</span> RegsBegin[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  }</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// contains - Return true if the specified register is included in this</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// register class.  This does not include virtual registers.</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a7c9bd98c9444cf8a4e74577c4777919b">   71</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a7c9bd98c9444cf8a4e74577c4777919b">contains</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordtype">unsigned</span> InByte = Reg % 8;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordtype">unsigned</span> Byte = Reg / 8;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    <span class="keywordflow">if</span> (Byte &gt;= RegSetSize)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordflow">return</span> (RegSet[Byte] &amp; (1 &lt;&lt; InByte)) != 0;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  }</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">  /// contains - Return true if both registers are in this class.</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a76d3131cffac5faeaab48f4a7a958ce3">   80</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a76d3131cffac5faeaab48f4a7a958ce3">contains</a>(<span class="keywordtype">unsigned</span> Reg1, <span class="keywordtype">unsigned</span> Reg2)<span class="keyword"> const </span>{</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a7c9bd98c9444cf8a4e74577c4777919b">contains</a>(Reg1) &amp;&amp; <a class="code" href="classllvm_1_1MCRegisterClass.html#a7c9bd98c9444cf8a4e74577c4777919b">contains</a>(Reg2);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  }</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  /// getSize - Return the size of the register in bytes, which is also the size</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  /// of a stack slot allocated to hold a spilled copy of this register.</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#ab2f32ccc802b1676bfe61fab41a08b92">   86</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#ab2f32ccc802b1676bfe61fab41a08b92">getSize</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#adc07b15ff60be5429eb493332cd38cc5">RegSize</a>; }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">  /// getAlignment - Return the minimum required alignment for a register of</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  /// this class.</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a889b49eb30c9bd4d7ea3fb0d21419558">   90</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a889b49eb30c9bd4d7ea3fb0d21419558">getAlignment</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a672ecfcb13f8c3658de56a2b57ddb8a1">Alignment</a>; }</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">  /// getCopyCost - Return the cost of copying a value between two registers in</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">  /// this class. A negative number means the register class is very expensive</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  /// to copy e.g. status flag register classes.</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#a1da549433e36d275a5b8609617deaba1">   95</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a1da549433e36d275a5b8609617deaba1">getCopyCost</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#af5b822b1c0a4d19f19a6ff7bb6566052">CopyCost</a>; }</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// isAllocatable - Return true if this register class may be used to create</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// virtual registers.</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterClass.html#aaf808fbcea181e4b69815e1666bb016c">   99</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#aaf808fbcea181e4b69815e1666bb016c">isAllocatable</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCRegisterClass.html#a01c82e023d72eda9e5dc3909e8fdcff2">Allocatable</a>; }</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;};</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/// MCRegisterDesc - This record contains information about a particular</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/// register.  The SubRegs field is a zero terminated array of registers that</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/// are sub-registers of the specific register, e.g. AL, AH are sub-registers</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">/// of AX. The SuperRegs field is a zero terminated array of registers that are</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/// super-registers of the specific register, e.g. RAX, EAX, are</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/// super-registers of AX.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html">  109</a></span>&#160;<span class="comment"></span><span class="keyword">struct </span><a class="code" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> {</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#a8ddd79e928fa782c64a2f78c9497559e">  110</a></span>&#160;  uint32_t <a class="code" href="structllvm_1_1MCRegisterDesc.html#a8ddd79e928fa782c64a2f78c9497559e">Name</a>;      <span class="comment">// Printable name for the reg (for debugging)</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#a648f2d554c90e186da59a7443ecd3be2">  111</a></span>&#160;  uint32_t <a class="code" href="structllvm_1_1MCRegisterDesc.html#a648f2d554c90e186da59a7443ecd3be2">SubRegs</a>;   <span class="comment">// Sub-register set, described above</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#a33e3fa0aa6155242492713170ed484b4">  112</a></span>&#160;  uint32_t <a class="code" href="structllvm_1_1MCRegisterDesc.html#a33e3fa0aa6155242492713170ed484b4">SuperRegs</a>; <span class="comment">// Super-register set, described above</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="comment">// Offset into MCRI::SubRegIndices of a list of sub-register indices for each</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="comment">// sub-register in SubRegs.</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#ad61c747e243c73c0e6b6a0cfcc4a45ad">  116</a></span>&#160;  uint32_t <a class="code" href="structllvm_1_1MCRegisterDesc.html#ad61c747e243c73c0e6b6a0cfcc4a45ad">SubRegIndices</a>;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// RegUnits - Points to the list of register units. The low 4 bits holds the</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="comment">// Scale, the high bits hold an offset into DiffLists. See MCRegUnitIterator.</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterDesc.html#ab2c316d713c43cf1e464c319c20a0bd4">  120</a></span>&#160;  uint32_t <a class="code" href="structllvm_1_1MCRegisterDesc.html#ab2c316d713c43cf1e464c319c20a0bd4">RegUnits</a>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;};</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/// MCRegisterInfo base class - We assume that the target defines a static</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/// array of MCRegisterDesc objects that represent all of the machine</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/// registers that the target has.  As such, we simply have to track a pointer</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/// to this array so that we can turn register number into a register</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/// descriptor.</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/// Note this class is designed to be a base class of TargetRegisterInfo, which</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/// is the interface used by codegen. However, specific targets *should never*</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/// specialize this class. MCRegisterInfo should only contain getters to access</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/// TableGen generated physical register data. It must not be extended with</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/// virtual methods.</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">///</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html">  135</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> {</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">  137</a></span>&#160;  <span class="keyword">typedef</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *<a class="code" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  /// DwarfLLVMRegPair - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">  /// performed with a binary search.</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">  141</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> {</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">  142</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">FromReg</a>;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a899252d3695b6b26deaaf15b218fe181">  143</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a899252d3695b6b26deaaf15b218fe181">ToReg</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#ab1311588b1222e04ab7fecc3b6a380c6">  145</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#ab1311588b1222e04ab7fecc3b6a380c6">operator&lt;</a>(<a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> RHS)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> FromReg &lt; RHS.<a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">FromReg</a>; }</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  };</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// SubRegCoveredBits - Emitted by tablegen: bit range covered by a subreg</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// index, -1 in any being invalid.</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">  150</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> {</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#a920aa6c311c3f95e1fd888b49bf99a5f">  151</a></span>&#160;    uint16_t <a class="code" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#a920aa6c311c3f95e1fd888b49bf99a5f">Offset</a>;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#af467713f396035d661eef448a8afd2aa">  152</a></span>&#160;    uint16_t <a class="code" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#af467713f396035d661eef448a8afd2aa">Size</a>;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  };</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *Desc;                 <span class="comment">// Pointer to the descriptor array</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordtype">unsigned</span> NumRegs;                           <span class="comment">// Number of entries in the array</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordtype">unsigned</span> RAReg;                             <span class="comment">// Return address register</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordtype">unsigned</span> PCReg;                             <span class="comment">// Program counter register</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *Classes;             <span class="comment">// Pointer to the regclass array</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordtype">unsigned</span> NumClasses;                        <span class="comment">// Number of entries in the array</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordtype">unsigned</span> NumRegUnits;                       <span class="comment">// Number of regunits.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keyword">const</span> uint16_t (*RegUnitRoots)[2];          <span class="comment">// Pointer to regunit root table.</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keyword">const</span> MCPhysReg *DiffLists;                 <span class="comment">// Pointer to the difflists array</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *RegStrings;                     <span class="comment">// Pointer to the string table.</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keyword">const</span> uint16_t *SubRegIndices;              <span class="comment">// Pointer to the subreg lookup</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                              <span class="comment">// array.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *SubRegIdxRanges;   <span class="comment">// Pointer to the subreg covered</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                              <span class="comment">// bit ranges array.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordtype">unsigned</span> NumSubRegIndices;                  <span class="comment">// Number of subreg indices.</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keyword">const</span> uint16_t *RegEncodingTable;           <span class="comment">// Pointer to array of register</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                              <span class="comment">// encodings.</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordtype">unsigned</span> L2DwarfRegsSize;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordtype">unsigned</span> EHL2DwarfRegsSize;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordtype">unsigned</span> Dwarf2LRegsSize;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="keywordtype">unsigned</span> EHDwarf2LRegsSize;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *L2DwarfRegs;        <span class="comment">// LLVM to Dwarf regs mapping</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *EHL2DwarfRegs;      <span class="comment">// LLVM to Dwarf regs mapping EH</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Dwarf2LRegs;        <span class="comment">// Dwarf to LLVM regs mapping</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *EHDwarf2LRegs;      <span class="comment">// Dwarf to LLVM regs mapping EH</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, int&gt;</a> L2SEHRegs;          <span class="comment">// LLVM to SEH regs mapping</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  /// DiffListIterator - Base iterator class that can traverse the</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// differentially encoded register and regunit lists in DiffLists.</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">  /// Don&#39;t use this class directly, use one of the specialized sub-classes</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">  /// defined below.</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">  188</a></span>&#160;<span class="comment"></span>  <span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">DiffListIterator</a> {</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    uint16_t Val;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keyword">const</span> MCPhysReg *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5afef9bccea014fbcc9d61070cb7dbb5ff">List</a>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keyword">protected</span>:<span class="comment"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">    /// Create an invalid iterator. Call init() to point to something useful.</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a990dd65f09da6cba2fed1ba090e622f3">  194</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a990dd65f09da6cba2fed1ba090e622f3">DiffListIterator</a>() : Val(0), List(0) {}</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">    /// init - Point the iterator to InitVal, decoding subsequent values from</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">    /// DiffList. The iterator will initially point to InitVal, sub-classes are</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">    /// responsible for skipping the seed value if it is not part of the list.</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#adc9cebbafe5456adc286a99d7e1c1e9f">  199</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#adc9cebbafe5456adc286a99d7e1c1e9f">init</a>(MCPhysReg InitVal, <span class="keyword">const</span> MCPhysReg *DiffList) {</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      Val = InitVal;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      List = DiffList;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    }</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">    /// advance - Move to the next list position, return the applied</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">    /// differential. This function does not detect the end of the list, that</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">    /// is the caller&#39;s responsibility (by checking for a 0 return value).</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a4185d78edde6e2dace8368ae2cc94792">  207</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a4185d78edde6e2dace8368ae2cc94792">advance</a>() {</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      assert(isValid() &amp;&amp; <span class="stringliteral">&quot;Cannot move off the end of the list.&quot;</span>);</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      MCPhysReg D = *List++;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      Val += D;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <span class="keywordflow">return</span> D;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    }</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">    /// isValid - returns true if this iterator is not yet at the end.</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">  217</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5afef9bccea014fbcc9d61070cb7dbb5ff">List</a>; }</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">    /// Dereference the iterator to get the value at the current position.</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#aaf113a385d36f5f1abe8845a9f61df96">  220</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#aaf113a385d36f5f1abe8845a9f61df96">operator*</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Val; }</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">    /// Pre-increment to move to the next position.</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a727c73c283c15391560826d1b13be358">  223</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a727c73c283c15391560826d1b13be358">operator++</a>() {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <span class="comment">// The end of the list is encoded as a 0 differential.</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1object.html#a63a8f680ecd1aa68ae0efdd3b5c4f4a7">advance</a>())</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        List = 0;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    }</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  };</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="comment">// These iterators are allowed to sub-class DiffListIterator and access</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// internal list pointers.</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a7aba84294411bec516c4f99c2743d8aa">  232</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a>;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a98195db99f78cd46313e0de07882b7bb">  233</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a>;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#acdaa5f1dcfe0ac250e2c0f285517494f">  234</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>;</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a871e5c4479bde111063c92656dadf3cb">  235</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a>;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">  /// \brief Initialize MCRegisterInfo, called by TableGen</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">  /// auto-generated routines. *DO NOT USE*.</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a76d3a52777454f55b108031d3244e08d">  239</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a76d3a52777454f55b108031d3244e08d">InitMCRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *D, <span class="keywordtype">unsigned</span> NR, <span class="keywordtype">unsigned</span> RA,</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                          <span class="keywordtype">unsigned</span> PC,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *<a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>, <span class="keywordtype">unsigned</span> <a class="code" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                          <span class="keyword">const</span> uint16_t (*RURoots)[2],</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                          <span class="keywordtype">unsigned</span> NRU,</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;                          <span class="keyword">const</span> MCPhysReg *DL,</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;                          <span class="keyword">const</span> <span class="keywordtype">char</span> *Strings,</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                          <span class="keyword">const</span> uint16_t *SubIndices,</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;                          <span class="keywordtype">unsigned</span> NumIndices,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                          <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *SubIdxRanges,</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                          <span class="keyword">const</span> uint16_t *RET) {</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    Desc = D;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    NumRegs = NR;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    RAReg = RA;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    PCReg = PC;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    Classes = <a class="code" href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    DiffLists = DL;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    RegStrings = Strings;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    NumClasses = <a class="code" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    RegUnitRoots = RURoots;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    NumRegUnits = NRU;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    SubRegIndices = SubIndices;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    NumSubRegIndices = NumIndices;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    SubRegIdxRanges = SubIdxRanges;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    RegEncodingTable = RET;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">  /// \brief Used to initialize LLVM register to Dwarf</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">  /// register number mapping. Called by TableGen auto-generated routines.</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">  /// *DO NOT USE*.</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">  269</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">mapLLVMRegsToDwarfRegs</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <span class="keywordtype">unsigned</span> Size,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                              <span class="keywordtype">bool</span> isEH) {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">if</span> (isEH) {</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      EHL2DwarfRegs = Map;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      EHL2DwarfRegsSize = Size;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      L2DwarfRegs = Map;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      L2DwarfRegsSize = Size;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    }</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  }</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">  /// \brief Used to initialize Dwarf register to LLVM</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">  /// register number mapping. Called by TableGen auto-generated routines.</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">  /// *DO NOT USE*.</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">  283</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">mapDwarfRegsToLLVMRegs</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <span class="keywordtype">unsigned</span> Size,</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                              <span class="keywordtype">bool</span> isEH) {</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordflow">if</span> (isEH) {</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;      EHDwarf2LRegs = Map;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      EHDwarf2LRegsSize = Size;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      Dwarf2LRegs = Map;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      Dwarf2LRegsSize = Size;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    }</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  }</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  /// mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  /// number mapping. By default the SEH register number is just the same</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  /// as the LLVM register number.</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">  /// FIXME: TableGen these numbers. Currently this requires target specific</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">  /// initialization code.</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a6f3252bc2159a64bbcdbae4691fa6873">  299</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a6f3252bc2159a64bbcdbae4691fa6873">mapLLVMRegToSEHReg</a>(<span class="keywordtype">unsigned</span> LLVMReg, <span class="keywordtype">int</span> SEHReg) {</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    L2SEHRegs[LLVMReg] = SEHReg;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  }</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  /// \brief This method should return the register where the return</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">  /// address can be found.</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ac58ba5238412b89eed1c5703a7e81f11">  305</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ac58ba5238412b89eed1c5703a7e81f11">getRARegister</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <span class="keywordflow">return</span> RAReg;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  }</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">  /// Return the register which is the program counter.</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a5f14a8d1bffbc5b4fc4579f9a6f070ed">  310</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a5f14a8d1bffbc5b4fc4579f9a6f070ed">getProgramCounter</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">return</span> PCReg;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  }</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a5efe15a7dbeb71e4e264b7ba17ad4556">  314</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a5efe15a7dbeb71e4e264b7ba17ad4556">operator[]</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    assert(RegNo &lt; NumRegs &amp;&amp;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;           <span class="stringliteral">&quot;Attempting to access record for invalid register number!&quot;</span>);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordflow">return</span> Desc[RegNo];</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  }</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">  /// \brief Provide a get method, equivalent to [], but more useful with a</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">  /// pointer to this object.</span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#aea7cad509d92fdb8e99164fd5bfe96f7">  322</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;<span class="keyword">get</span>(<span class="keywordtype">unsigned</span> RegNo) <span class="keyword">const</span> {</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    <span class="keywordflow">return</span> operator[](RegNo);</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  }</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">  /// \brief Returns the physical register number of sub-register &quot;Index&quot;</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">  /// for physical register RegNo. Return zero if the sub-register does not</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">  /// exist.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getSubReg(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <span class="keywordtype">unsigned</span> Idx) <span class="keyword">const</span>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">  /// \brief Return a super-register of the specified register</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">  /// Reg so its sub-register of index SubIdx is Reg.</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getMatchingSuperReg(<span class="keywordtype">unsigned</span> Reg, <span class="keywordtype">unsigned</span> SubIdx,</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *RC) <span class="keyword">const</span>;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">  /// \brief For a given register pair, return the sub-register index</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">  /// if the second register is a sub-register of the first. Return zero</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">  /// otherwise.</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getSubRegIndex(<span class="keywordtype">unsigned</span> RegNo, <span class="keywordtype">unsigned</span> SubRegNo) <span class="keyword">const</span>;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">  /// \brief Get the size of the bit range covered by a sub-register index.</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment">  /// If the index isn&#39;t continuous, return the sum of the sizes of its parts.</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">  /// If the index is used to access subregisters of different sizes, return -1.</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getSubRegIdxSize(<span class="keywordtype">unsigned</span> Idx) <span class="keyword">const</span>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">  /// \brief Get the offset of the bit range covered by a sub-register index.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">  /// If an Offset doesn&#39;t make sense (the index isn&#39;t continuous, or is used to</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">  /// access sub-registers at different offsets), return -1.</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> getSubRegIdxOffset(<span class="keywordtype">unsigned</span> Idx) <span class="keyword">const</span>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">  /// \brief Return the human-readable symbolic target-specific name for the</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">  /// specified physical register.</span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a2546a53db9bdb717a20f9786b1c06137">  353</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1MCRegisterInfo.html#a2546a53db9bdb717a20f9786b1c06137">getName</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">return</span> RegStrings + <span class="keyword">get</span>(RegNo).<a class="code" href="classllvm_1_1MCRegisterClass.html#a1dbbab0bafc1f3bc53b6f3df3240155d">Name</a>;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  }</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">  /// \brief Return the number of registers this target has (useful for</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">  /// sizing arrays holding per register information)</span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">  359</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordflow">return</span> NumRegs;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  }</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">  /// \brief Return the number of sub-register indices</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">  /// understood by the target. Index 0 is reserved for the no-op sub-register,</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">  /// while 1 to getNumSubRegIndices() - 1 represent real sub-registers.</span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">  366</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">getNumSubRegIndices</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">return</span> NumSubRegIndices;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  }</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">  /// \brief Return the number of (native) register units in the</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">  /// target. Register units are numbered from 0 to getNumRegUnits() - 1. They</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">  /// can be accessed through MCRegUnitIterator defined below.</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062">  373</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062">getNumRegUnits</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordflow">return</span> NumRegUnits;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  }</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">  /// \brief Map a target register to an equivalent dwarf register</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">  /// number.  Returns -1 if there is no equivalent value.  The second</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">  /// parameter allows targets to use different numberings for EH info and</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">  /// debugging info.</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> getDwarfRegNum(<span class="keywordtype">unsigned</span> RegNum, <span class="keywordtype">bool</span> isEH) <span class="keyword">const</span>;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">  /// \brief Map a dwarf register back to a target register.</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> getLLVMRegNum(<span class="keywordtype">unsigned</span> RegNum, <span class="keywordtype">bool</span> isEH) <span class="keyword">const</span>;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">  /// \brief Map a target register to an equivalent SEH register</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">  /// number.  Returns LLVM register number if there is no equivalent value.</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> getSEHRegNum(<span class="keywordtype">unsigned</span> RegNum) <span class="keyword">const</span>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a4940379d80a13e48a038f081facc0606">  390</a></span>&#160;  regclass_iterator <a class="code" href="classllvm_1_1MCRegisterInfo.html#a4940379d80a13e48a038f081facc0606">regclass_begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Classes; }</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a0018abfc135da1eb34b93823fef60262">  391</a></span>&#160;  regclass_iterator <a class="code" href="classllvm_1_1MCRegisterInfo.html#a0018abfc135da1eb34b93823fef60262">regclass_end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Classes+NumClasses; }</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a3682921f3ab9d40220d90e8b1e2f8422">  393</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a3682921f3ab9d40220d90e8b1e2f8422">getNumRegClasses</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keywordflow">return</span> (<span class="keywordtype">unsigned</span>)(regclass_end()-regclass_begin());</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  }</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">  /// \brief Returns the register class associated with the enumeration</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">  /// value.  See class MCOperandInfo.</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ac07ebfa86b4d5bf5386e1ac07d62b2bd">  399</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a>&amp; <a class="code" href="classllvm_1_1MCRegisterInfo.html#ac07ebfa86b4d5bf5386e1ac07d62b2bd">getRegClass</a>(<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    assert(i &lt; getNumRegClasses() &amp;&amp; <span class="stringliteral">&quot;Register Class ID out of range&quot;</span>);</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="keywordflow">return</span> Classes[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  }</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">   /// \brief Returns the encoding for RegNo</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a1cf596e85e5b5d4dae9219b9daee7ba8">  405</a></span>&#160;<span class="comment"></span>  uint16_t <a class="code" href="classllvm_1_1MCRegisterInfo.html#a1cf596e85e5b5d4dae9219b9daee7ba8">getEncodingValue</a>(<span class="keywordtype">unsigned</span> RegNo)<span class="keyword"> const </span>{</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    assert(RegNo &lt; NumRegs &amp;&amp;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;           <span class="stringliteral">&quot;Attempting to get encoding for invalid register number!&quot;</span>);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordflow">return</span> RegEncodingTable[RegNo];</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  }</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">  /// \brief Returns true if RegB is a sub-register of RegA.</span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ac5ba10e9a8cf6231c01fa72a99571674">  412</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ac5ba10e9a8cf6231c01fa72a99571674">isSubRegister</a>(<span class="keywordtype">unsigned</span> RegA, <span class="keywordtype">unsigned</span> RegB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="keywordflow">return</span> isSuperRegister(RegB, RegA);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  }</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">  /// \brief Returns true if RegB is a super-register of RegA.</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> isSuperRegister(<span class="keywordtype">unsigned</span> RegA, <span class="keywordtype">unsigned</span> RegB) <span class="keyword">const</span>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">  /// \brief Returns true if RegB is a sub-register of RegA or if RegB == RegA.</span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a5355c911ca9fc5ca213328a57c33afc8">  420</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a5355c911ca9fc5ca213328a57c33afc8">isSubRegisterEq</a>(<span class="keywordtype">unsigned</span> RegA, <span class="keywordtype">unsigned</span> RegB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">return</span> isSuperRegisterEq(RegB, RegA);</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  }</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">  /// \brief Returns true if RegB is a super-register of RegA or if</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">  /// RegB == RegA.</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#a168415f7a4118984e9739a35b12429c3">  426</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#a168415f7a4118984e9739a35b12429c3">isSuperRegisterEq</a>(<span class="keywordtype">unsigned</span> RegA, <span class="keywordtype">unsigned</span> RegB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">return</span> RegA == RegB || isSuperRegister(RegA, RegB);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  }</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;};</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">//                          Register List Iterators</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">// MCRegisterInfo provides lists of super-registers, sub-registers, and</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">// aliasing registers. Use these iterator classes to traverse the lists.</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/// MCSubRegIterator enumerates all sub-registers of Reg.</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/// If IncludeSelf is set, Reg itself is included in the list.</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIterator.html">  441</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">MCRegisterInfo::DiffListIterator</a> {</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSubRegIterator.html#a080cdf12e001181a452192b0880040e2">  443</a></span>&#160;  <a class="code" href="classllvm_1_1MCSubRegIterator.html#a080cdf12e001181a452192b0880040e2">MCSubRegIterator</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI,</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;                     <span class="keywordtype">bool</span> IncludeSelf = <span class="keyword">false</span>) {</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">init</a>(Reg, MCRI-&gt;DiffLists + MCRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#aea7cad509d92fdb8e99164fd5bfe96f7">get</a>(Reg).<a class="code" href="structllvm_1_1MCRegisterDesc.html#a648f2d554c90e186da59a7443ecd3be2">SubRegs</a>);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="comment">// Initially, the iterator points to Reg itself.</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="keywordflow">if</span> (!IncludeSelf)</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      ++*<span class="keyword">this</span>;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  }</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;};</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/// MCSuperRegIterator enumerates all super-registers of Reg.</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/// If IncludeSelf is set, Reg itself is included in the list.</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSuperRegIterator.html">  454</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">MCRegisterInfo::DiffListIterator</a> {</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSuperRegIterator.html#a725a3b8354502b6657afaccba4ac34fb">  456</a></span>&#160;  <a class="code" href="classllvm_1_1MCSuperRegIterator.html#a725a3b8354502b6657afaccba4ac34fb">MCSuperRegIterator</a>() {}</div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="classllvm_1_1MCSuperRegIterator.html#a5309ac09dc50ee5f5346254a4c87438b">  457</a></span>&#160;  <a class="code" href="classllvm_1_1MCSuperRegIterator.html#a5309ac09dc50ee5f5346254a4c87438b">MCSuperRegIterator</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI,</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                     <span class="keywordtype">bool</span> IncludeSelf = <span class="keyword">false</span>) {</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">init</a>(Reg, MCRI-&gt;DiffLists + MCRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#aea7cad509d92fdb8e99164fd5bfe96f7">get</a>(Reg).<a class="code" href="structllvm_1_1MCRegisterDesc.html#a33e3fa0aa6155242492713170ed484b4">SuperRegs</a>);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="comment">// Initially, the iterator points to Reg itself.</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keywordflow">if</span> (!IncludeSelf)</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;      ++*<span class="keyword">this</span>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  }</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;};</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">// Definition for isSuperRegister. Put it down here since it needs the</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">// iterator defined above in addition to the MCRegisterInfo class itself.</span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegisterInfo.html#ab473cdc9fb7554bc7375f20d76561e8e">  468</a></span>&#160;<span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html#ab473cdc9fb7554bc7375f20d76561e8e">MCRegisterInfo::isSuperRegister</a>(<span class="keywordtype">unsigned</span> RegA, <span class="keywordtype">unsigned</span> RegB)<span class="keyword"> const</span>{</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>(RegA, <span class="keyword">this</span>); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.isValid(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="keywordflow">if</span> (*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> == RegB)</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;}</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">//                               Register Units</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">// Register units are used to compute register aliasing. Every register has at</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">// least one register unit, but it can have more. Two registers overlap if and</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">// only if they have a common register unit.</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">// A target with a complicated sub-register structure will typically have many</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">// fewer register units than actual registers. MCRI::getNumRegUnits() returns</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">// the number of register units in the target.</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">// MCRegUnitIterator enumerates a list of register units for Reg. The list is</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">// in ascending numerical order.</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitIterator.html">  489</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">MCRegisterInfo::DiffListIterator</a> {</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">  /// MCRegUnitIterator - Create an iterator that traverses the register units</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">  /// in Reg.</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitIterator.html#ab5338f2568049d3242c6732720b51fef">  493</a></span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MCRegUnitIterator.html#ab5338f2568049d3242c6732720b51fef">MCRegUnitIterator</a>() {}</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitIterator.html#aec393cc93b9ece9a6feadbf493d80f4c">  494</a></span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitIterator.html#aec393cc93b9ece9a6feadbf493d80f4c">MCRegUnitIterator</a>(<span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI) {</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    assert(Reg &amp;&amp; <span class="stringliteral">&quot;Null register has no regunits&quot;</span>);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="comment">// Decode the RegUnits MCRegisterDesc field.</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordtype">unsigned</span> RU = MCRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#aea7cad509d92fdb8e99164fd5bfe96f7">get</a>(Reg).<a class="code" href="structllvm_1_1MCRegisterDesc.html#ab2c316d713c43cf1e464c319c20a0bd4">RegUnits</a>;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="keywordtype">unsigned</span> Scale = RU &amp; 15;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordtype">unsigned</span> Offset = RU &gt;&gt; 4;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="comment">// Initialize the iterator to Reg * Scale, and the List pointer to</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="comment">// DiffLists + Offset.</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">init</a>(Reg * Scale, MCRI-&gt;DiffLists + Offset);</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="comment">// That may not be a valid unit, we need to advance by one to get the real</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="comment">// unit number. The first differential can be 0 which would normally</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="comment">// terminate the list, but since we know every register has at least one</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <span class="comment">// unit, we can allow a 0 differential here.</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <a class="code" href="namespacellvm_1_1object.html#a63a8f680ecd1aa68ae0efdd3b5c4f4a7">advance</a>();</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  }</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;};</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">// Each register unit has one or two root registers. The complete set of</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">// registers containing a register unit is the union of the roots and their</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">// super-registers. All registers aliasing Unit can be visited like this:</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">//   for (MCRegUnitRootIterator RI(Unit, MCRI); RI.isValid(); ++RI) {</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">//     for (MCSuperRegIterator SI(*RI, MCRI, true); SI.isValid(); ++SI)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">//       visit(*SI);</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">//    }</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">/// MCRegUnitRootIterator enumerates the root registers of a register unit.</span></div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html">  523</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> {</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  uint16_t Reg0;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  uint16_t Reg1;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html#a1f267fb6622ea07ebafdd7b7d48d0b44">  527</a></span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#a1f267fb6622ea07ebafdd7b7d48d0b44">MCRegUnitRootIterator</a>() : Reg0(0), Reg1(0) {}</div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html#a9fa31f1756d3d91f70bd18d6743d70e2">  528</a></span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#a9fa31f1756d3d91f70bd18d6743d70e2">MCRegUnitRootIterator</a>(<span class="keywordtype">unsigned</span> RegUnit, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI) {</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    assert(RegUnit &lt; MCRI-&gt;getNumRegUnits() &amp;&amp; <span class="stringliteral">&quot;Invalid register unit&quot;</span>);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    Reg0 = MCRI-&gt;RegUnitRoots[RegUnit][0];</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    Reg1 = MCRI-&gt;RegUnitRoots[RegUnit][1];</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  }</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">  /// \brief Dereference to get the current root register.</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html#a773d23156919aa43ea922c35ac82ba9e">  535</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#a773d23156919aa43ea922c35ac82ba9e">operator*</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <span class="keywordflow">return</span> Reg0;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  }</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">  /// \brief Check if the iterator is at the end of the list.</span></div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html#adba5718479490e713a69b4f814a7bdb3">  540</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#adba5718479490e713a69b4f814a7bdb3">isValid</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="keywordflow">return</span> Reg0;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  }</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">  /// \brief Preincrement to move to the next root register.</span></div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegUnitRootIterator.html#ab0db6d33fe274ffa971d57ed7861af95">  545</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#ab0db6d33fe274ffa971d57ed7861af95">operator++</a>() {</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    assert(isValid() &amp;&amp; <span class="stringliteral">&quot;Cannot move off the end of the list.&quot;</span>);</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    Reg0 = Reg1;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    Reg1 = 0;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  }</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;};</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">/// MCRegAliasIterator enumerates all registers aliasing Reg.  If IncludeSelf is</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/// set, Reg itself is included in the list.  This iterator does not guarantee</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/// any ordering or that entries are unique.</span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html">  555</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> {</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a>;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="keywordtype">bool</span> IncludeSelf;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  </div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> RI;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> RRI;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> SI;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html#a7fe14e4b9789bc5fe41dcb51965706c8">  565</a></span>&#160;  <a class="code" href="classllvm_1_1MCRegAliasIterator.html#a7fe14e4b9789bc5fe41dcb51965706c8">MCRegAliasIterator</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *MCRI,</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                     <span class="keywordtype">bool</span> IncludeSelf)</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    : Reg(Reg), MCRI(MCRI), IncludeSelf(IncludeSelf) {</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="comment">// Initialize the iterators.</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="keywordflow">for</span> (RI = <a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>(Reg, MCRI); RI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++RI) {</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;      <span class="keywordflow">for</span> (RRI = <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a>(*RI, MCRI); RRI.<a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#adba5718479490e713a69b4f814a7bdb3">isValid</a>(); ++RRI) {</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        <span class="keywordflow">for</span> (SI = <a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a>(*RRI, MCRI, <span class="keyword">true</span>); SI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++SI) {</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;          <span class="keywordflow">if</span> (!(!IncludeSelf &amp;&amp; Reg == *SI))</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;            <span class="keywordflow">return</span>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;        }</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;      }</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    }</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  }</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html#abf2eadac3ea84e2e2739444c40421eac">  580</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCRegAliasIterator.html#abf2eadac3ea84e2e2739444c40421eac">isValid</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="keywordflow">return</span> RI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>();</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  }</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  </div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html#a37344f8f8eba82415e01252c5d859ba1">  584</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1MCRegAliasIterator.html#a37344f8f8eba82415e01252c5d859ba1">operator*</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    assert (SI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>() &amp;&amp; <span class="stringliteral">&quot;Cannot dereference an invalid iterator.&quot;</span>);</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordflow">return</span> *SI;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  }</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html#a54ce2f65ac576478b6d8b6033568ba30">  589</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegAliasIterator.html#a54ce2f65ac576478b6d8b6033568ba30">advance</a>() {</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="comment">// Assuming SI is valid.</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    ++SI;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordflow">if</span> (SI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>()) <span class="keywordflow">return</span>;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    ++RRI;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="keywordflow">if</span> (RRI.<a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#adba5718479490e713a69b4f814a7bdb3">isValid</a>()) {</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;      SI = <a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a>(*RRI, MCRI, <span class="keyword">true</span>);</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    }</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    ++RI;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="keywordflow">if</span> (RI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>()) {</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;      RRI = <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a>(*RI, MCRI);</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;      SI = <a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a>(*RRI, MCRI, <span class="keyword">true</span>);</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    }</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  }</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="classllvm_1_1MCRegAliasIterator.html#a763600beb640b434f5a9d56009ee4114">  607</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1MCRegAliasIterator.html#a763600beb640b434f5a9d56009ee4114">operator++</a>() {</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    assert(isValid() &amp;&amp; <span class="stringliteral">&quot;Cannot move off the end of the list.&quot;</span>);</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordflow">do</span> <a class="code" href="namespacellvm_1_1object.html#a63a8f680ecd1aa68ae0efdd3b5c4f4a7">advance</a>();</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="keywordflow">while</span> (!IncludeSelf &amp;&amp; isValid() &amp;&amp; *SI == Reg);</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  }</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;};</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;} <span class="comment">// End llvm namespace</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="classllvm_1_1MCRegisterClass_html_a1dbbab0bafc1f3bc53b6f3df3240155d"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a1dbbab0bafc1f3bc53b6f3df3240155d">llvm::MCRegisterClass::Name</a></div><div class="ttdeci">const char * Name</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00035">MCRegisterInfo.h:35</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterDesc_html_a33e3fa0aa6155242492713170ed484b4"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#a33e3fa0aa6155242492713170ed484b4">llvm::MCRegisterDesc::SuperRegs</a></div><div class="ttdeci">uint32_t SuperRegs</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00112">MCRegisterInfo.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html_adba5718479490e713a69b4f814a7bdb3"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#adba5718479490e713a69b4f814a7bdb3">llvm::MCRegUnitRootIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">Check if the iterator is at the end of the list. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00540">MCRegisterInfo.h:540</a></div></div>
<div class="ttc" id="classllvm_1_1MCSuperRegIterator_html_a725a3b8354502b6657afaccba4ac34fb"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html#a725a3b8354502b6657afaccba4ac34fb">llvm::MCSuperRegIterator::MCSuperRegIterator</a></div><div class="ttdeci">MCSuperRegIterator()</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00456">MCRegisterInfo.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_ad19f5f9b6ec38f68dff4186e01fd544e"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ad19f5f9b6ec38f68dff4186e01fd544e">llvm::MCRegisterClass::RegSet</a></div><div class="ttdeci">const uint8_t *const RegSet</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00037">MCRegisterInfo.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a76d3131cffac5faeaab48f4a7a958ce3"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a76d3131cffac5faeaab48f4a7a958ce3">llvm::MCRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg1, unsigned Reg2) const </div><div class="ttdoc">contains - Return true if both registers are in this class. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00080">MCRegisterInfo.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_aea7cad509d92fdb8e99164fd5bfe96f7"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#aea7cad509d92fdb8e99164fd5bfe96f7">llvm::MCRegisterInfo::get</a></div><div class="ttdeci">const MCRegisterDesc &amp; get(unsigned RegNo) const </div><div class="ttdoc">Provide a get method, equivalent to [], but more useful with a pointer to this object. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00322">MCRegisterInfo.h:322</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a727c73c283c15391560826d1b13be358"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a727c73c283c15391560826d1b13be358">llvm::MCRegisterInfo::DiffListIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdoc">Pre-increment to move to the next position. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00223">MCRegisterInfo.h:223</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterDesc_html_a648f2d554c90e186da59a7443ecd3be2"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#a648f2d554c90e186da59a7443ecd3be2">llvm::MCRegisterDesc::SubRegs</a></div><div class="ttdeci">uint32_t SubRegs</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00111">MCRegisterInfo.h:111</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_abccd358b92366e5284e7e674e86b241f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, int &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_af5b822b1c0a4d19f19a6ff7bb6566052"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#af5b822b1c0a4d19f19a6ff7bb6566052">llvm::MCRegisterClass::CopyCost</a></div><div class="ttdeci">const int8_t CopyCost</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00042">MCRegisterInfo.h:42</a></div></div>
<div class="ttc" id="namespacellvm_html_af1326f50ef96dc5653d5cadd2f9cbbf5"><div class="ttname"><a href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00027">MCRegisterInfo.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00489">MCRegisterInfo.h:489</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a01c82e023d72eda9e5dc3909e8fdcff2"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a01c82e023d72eda9e5dc3909e8fdcff2">llvm::MCRegisterClass::Allocatable</a></div><div class="ttdeci">const bool Allocatable</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00043">MCRegisterInfo.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ac5ba10e9a8cf6231c01fa72a99571674"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ac5ba10e9a8cf6231c01fa72a99571674">llvm::MCRegisterInfo::isSubRegister</a></div><div class="ttdeci">bool isSubRegister(unsigned RegA, unsigned RegB) const </div><div class="ttdoc">Returns true if RegB is a sub-register of RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00412">MCRegisterInfo.h:412</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a5efe15a7dbeb71e4e264b7ba17ad4556"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a5efe15a7dbeb71e4e264b7ba17ad4556">llvm::MCRegisterInfo::operator[]</a></div><div class="ttdeci">const MCRegisterDesc &amp; operator[](unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00314">MCRegisterInfo.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html_a773d23156919aa43ea922c35ac82ba9e"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#a773d23156919aa43ea922c35ac82ba9e">llvm::MCRegUnitRootIterator::operator*</a></div><div class="ttdeci">unsigned operator*() const </div><div class="ttdoc">Dereference to get the current root register. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00535">MCRegisterInfo.h:535</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a5355c911ca9fc5ca213328a57c33afc8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a5355c911ca9fc5ca213328a57c33afc8">llvm::MCRegisterInfo::isSubRegisterEq</a></div><div class="ttdeci">bool isSubRegisterEq(unsigned RegA, unsigned RegB) const </div><div class="ttdoc">Returns true if RegB is a sub-register of RegA or if RegB == RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00420">MCRegisterInfo.h:420</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html_a080cdf12e001181a452192b0880040e2"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html#a080cdf12e001181a452192b0880040e2">llvm::MCSubRegIterator::MCSubRegIterator</a></div><div class="ttdeci">MCSubRegIterator(unsigned Reg, const MCRegisterInfo *MCRI, bool IncludeSelf=false)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00443">MCRegisterInfo.h:443</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_aaf808fbcea181e4b69815e1666bb016c"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#aaf808fbcea181e4b69815e1666bb016c">llvm::MCRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00099">MCRegisterInfo.h:99</a></div></div>
<div class="ttc" id="namespacellvm_1_1object_html_a63a8f680ecd1aa68ae0efdd3b5c4f4a7"><div class="ttname"><a href="namespacellvm_1_1object.html#a63a8f680ecd1aa68ae0efdd3b5c4f4a7">llvm::object::advance</a></div><div class="ttdeci">static error_code advance(T &amp;it, size_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachOObjectFile_8cpp_source.html#l00278">MachOObjectFile.cpp:278</a></div></div>
<div class="ttc" id="classllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00454">MCRegisterInfo.h:454</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a5788d2f490290fbab42f3250189cf40a"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a5788d2f490290fbab42f3250189cf40a">llvm::MCRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00060">MCRegisterInfo.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_aed8be8a31de5f5e1a7233cf88ec67027"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#aed8be8a31de5f5e1a7233cf88ec67027">llvm::MCRegisterClass::RegsBegin</a></div><div class="ttdeci">const iterator RegsBegin</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00036">MCRegisterInfo.h:36</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterDesc_html_ab2c316d713c43cf1e464c319c20a0bd4"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#ab2c316d713c43cf1e464c319c20a0bd4">llvm::MCRegisterDesc::RegUnits</a></div><div class="ttdeci">uint32_t RegUnits</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00120">MCRegisterInfo.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitIterator_html_aec393cc93b9ece9a6feadbf493d80f4c"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html#aec393cc93b9ece9a6feadbf493d80f4c">llvm::MCRegUnitIterator::MCRegUnitIterator</a></div><div class="ttdeci">MCRegUnitIterator(unsigned Reg, const MCRegisterInfo *MCRI)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00494">MCRegisterInfo.h:494</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a86a38f32e17ceb651111c44ae40f1d81"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a86a38f32e17ceb651111c44ae40f1d81">llvm::MCRegisterClass::end</a></div><div class="ttdeci">iterator end() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00056">MCRegisterInfo.h:56</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html"><div class="ttname"><a href="ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_a763600beb640b434f5a9d56009ee4114"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#a763600beb640b434f5a9d56009ee4114">llvm::MCRegAliasIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00607">MCRegisterInfo.h:607</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_abf2eadac3ea84e2e2739444c40421eac"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#abf2eadac3ea84e2e2739444c40421eac">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00580">MCRegisterInfo.h:580</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5afef9bccea014fbcc9d61070cb7dbb5ff"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5afef9bccea014fbcc9d61070cb7dbb5ff">llvm::tgtok::List</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00046">TGLexer.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a56e9a625f708912164f16c178ceb97d7"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00359">MCRegisterInfo.h:359</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html_ab1311588b1222e04ab7fecc3b6a380c6"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#ab1311588b1222e04ab7fecc3b6a380c6">llvm::MCRegisterInfo::DwarfLLVMRegPair::operator&lt;</a></div><div class="ttdeci">bool operator&lt;(DwarfLLVMRegPair RHS) const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00145">MCRegisterInfo.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a28291bd03f41eb4a3b7bafc1a56be086"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">llvm::MCRegisterInfo::getNumSubRegIndices</a></div><div class="ttdeci">unsigned getNumSubRegIndices() const </div><div class="ttdoc">Return the number of sub-register indices understood by the target. Index 0 is reserved for the no-op...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00366">MCRegisterInfo.h:366</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html">llvm::MCRegUnitRootIterator</a></div><div class="ttdoc">MCRegUnitRootIterator enumerates the root registers of a register unit. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00523">MCRegisterInfo.h:523</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a5f14a8d1bffbc5b4fc4579f9a6f070ed"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a5f14a8d1bffbc5b4fc4579f9a6f070ed">llvm::MCRegisterInfo::getProgramCounter</a></div><div class="ttdeci">unsigned getProgramCounter() const </div><div class="ttdoc">Return the register which is the program counter. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00310">MCRegisterInfo.h:310</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">llvm::MCRegisterInfo::DiffListIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00188">MCRegisterInfo.h:188</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_add9fb82de84981977b7164982094232f"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#add9fb82de84981977b7164982094232f">llvm::MCRegisterClass::getID</a></div><div class="ttdeci">unsigned getID() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00047">MCRegisterInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html">llvm::MCRegisterClass</a></div><div class="ttdoc">MCRegisterClass - Base class of TargetRegisterClass. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00030">MCRegisterInfo.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits_html_af467713f396035d661eef448a8afd2aa"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#af467713f396035d661eef448a8afd2aa">llvm::MCRegisterInfo::SubRegCoveredBits::Size</a></div><div class="ttdeci">uint16_t Size</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00152">MCRegisterInfo.h:152</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_aed1c4a82308df40bca46abc3b30f959c"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#aed1c4a82308df40bca46abc3b30f959c">llvm::MCRegisterClass::iterator</a></div><div class="ttdeci">const MCPhysReg * iterator</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00032">MCRegisterInfo.h:32</a></div></div>
<div class="ttc" id="README__ALTIVEC_8txt_html_a9aacd9146afe44bf656cd664e2a88c8c"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9aacd9146afe44bf656cd664e2a88c8c">C</a></div><div class="ttdeci">(vector float) vec_cmpeq(*A,*B) C</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00091">README_ALTIVEC.txt:91</a></div></div>
<div class="ttc" id="namespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00314">CommandLine.h:314</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits_html"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">llvm::MCRegisterInfo::SubRegCoveredBits</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00150">MCRegisterInfo.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ac07ebfa86b4d5bf5386e1ac07d62b2bd"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ac07ebfa86b4d5bf5386e1ac07d62b2bd">llvm::MCRegisterInfo::getRegClass</a></div><div class="ttdeci">const MCRegisterClass &amp; getRegClass(unsigned i) const </div><div class="ttdoc">Returns the register class associated with the enumeration value. See class MCOperandInfo. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00399">MCRegisterInfo.h:399</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab7c254cf3539a51c7d3170e13e84e471"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">llvm::MCRegisterInfo::mapLLVMRegsToDwarfRegs</a></div><div class="ttdeci">void mapLLVMRegsToDwarfRegs(const DwarfLLVMRegPair *Map, unsigned Size, bool isEH)</div><div class="ttdoc">Used to initialize LLVM register to Dwarf register number mapping. Called by TableGen auto-generated ...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00269">MCRegisterInfo.h:269</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a1b44c113e5e36696965e0a8e237d8644"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">llvm::MCRegisterInfo::mapDwarfRegsToLLVMRegs</a></div><div class="ttdeci">void mapDwarfRegsToLLVMRegs(const DwarfLLVMRegPair *Map, unsigned Size, bool isEH)</div><div class="ttdoc">Used to initialize Dwarf register to LLVM register number mapping. Called by TableGen auto-generated ...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00283">MCRegisterInfo.h:283</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_ad1a508ee28fd01390d6a62624b851c2c"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ad1a508ee28fd01390d6a62624b851c2c">llvm::MCRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00064">MCRegisterInfo.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_ab2f32ccc802b1676bfe61fab41a08b92"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#ab2f32ccc802b1676bfe61fab41a08b92">llvm::MCRegisterClass::getSize</a></div><div class="ttdeci">unsigned getSize() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00086">MCRegisterInfo.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00555">MCRegisterInfo.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a672ecfcb13f8c3658de56a2b57ddb8a1"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a672ecfcb13f8c3658de56a2b57ddb8a1">llvm::MCRegisterClass::Alignment</a></div><div class="ttdeci">const uint16_t Alignment</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00041">MCRegisterInfo.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_a7fe14e4b9789bc5fe41dcb51965706c8"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#a7fe14e4b9789bc5fe41dcb51965706c8">llvm::MCRegAliasIterator::MCRegAliasIterator</a></div><div class="ttdeci">MCRegAliasIterator(unsigned Reg, const MCRegisterInfo *MCRI, bool IncludeSelf)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00565">MCRegisterInfo.h:565</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a1da549433e36d275a5b8609617deaba1"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a1da549433e36d275a5b8609617deaba1">llvm::MCRegisterClass::getCopyCost</a></div><div class="ttdeci">int getCopyCost() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00095">MCRegisterInfo.h:95</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html_a7f4e513f63bb708c94edb445b3d2152f"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a7f4e513f63bb708c94edb445b3d2152f">llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg</a></div><div class="ttdeci">unsigned FromReg</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00142">MCRegisterInfo.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00441">MCRegisterInfo.h:441</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a7259fa6bb5b88199bcecaa167edd15ec"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a7259fa6bb5b88199bcecaa167edd15ec">llvm::MCRegisterClass::const_iterator</a></div><div class="ttdeci">const MCPhysReg * const_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00033">MCRegisterInfo.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a93419a500e3ff18a1ba7246c4d275b41"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a93419a500e3ff18a1ba7246c4d275b41">llvm::MCRegisterClass::getName</a></div><div class="ttdeci">const char * getName() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00051">MCRegisterInfo.h:51</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterDesc_html"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html">llvm::MCRegisterDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00109">MCRegisterInfo.h:109</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">llvm::MCRegisterInfo::DwarfLLVMRegPair</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00141">MCRegisterInfo.h:141</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a7c9bd98c9444cf8a4e74577c4777919b"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a7c9bd98c9444cf8a4e74577c4777919b">llvm::MCRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00071">MCRegisterInfo.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_a54ce2f65ac576478b6d8b6033568ba30"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#a54ce2f65ac576478b6d8b6033568ba30">llvm::MCRegAliasIterator::advance</a></div><div class="ttdeci">void advance()</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00589">MCRegisterInfo.h:589</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a168415f7a4118984e9739a35b12429c3"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a168415f7a4118984e9739a35b12429c3">llvm::MCRegisterInfo::isSuperRegisterEq</a></div><div class="ttdeci">bool isSuperRegisterEq(unsigned RegA, unsigned RegB) const </div><div class="ttdoc">Returns true if RegB is a super-register of RegA or if RegB == RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00426">MCRegisterInfo.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1MCSuperRegIterator_html_a5309ac09dc50ee5f5346254a4c87438b"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html#a5309ac09dc50ee5f5346254a4c87438b">llvm::MCSuperRegIterator::MCSuperRegIterator</a></div><div class="ttdeci">MCSuperRegIterator(unsigned Reg, const MCRegisterInfo *MCRI, bool IncludeSelf=false)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00457">MCRegisterInfo.h:457</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits_html_a920aa6c311c3f95e1fd888b49bf99a5f"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#a920aa6c311c3f95e1fd888b49bf99a5f">llvm::MCRegisterInfo::SubRegCoveredBits::Offset</a></div><div class="ttdeci">uint16_t Offset</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00151">MCRegisterInfo.h:151</a></div></div>
<div class="ttc" id="regutils_8h_html_a1fa2460e32327ade49189c95740bc1b5"><div class="ttname"><a href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a></div><div class="ttdeci">#define NC</div><div class="ttdef"><b>Definition:</b> <a href="regutils_8h_source.html#l00039">regutils.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html_a9fa31f1756d3d91f70bd18d6743d70e2"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#a9fa31f1756d3d91f70bd18d6743d70e2">llvm::MCRegUnitRootIterator::MCRegUnitRootIterator</a></div><div class="ttdeci">MCRegUnitRootIterator(unsigned RegUnit, const MCRegisterInfo *MCRI)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00528">MCRegisterInfo.h:528</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair_html_a899252d3695b6b26deaaf15b218fe181"><div class="ttname"><a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#a899252d3695b6b26deaaf15b218fe181">llvm::MCRegisterInfo::DwarfLLVMRegPair::ToReg</a></div><div class="ttdeci">unsigned ToReg</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00143">MCRegisterInfo.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a4940379d80a13e48a038f081facc0606"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a4940379d80a13e48a038f081facc0606">llvm::MCRegisterInfo::regclass_begin</a></div><div class="ttdeci">regclass_iterator regclass_begin() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00390">MCRegisterInfo.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a990dd65f09da6cba2fed1ba090e622f3"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a990dd65f09da6cba2fed1ba090e622f3">llvm::MCRegisterInfo::DiffListIterator::DiffListIterator</a></div><div class="ttdeci">DiffListIterator()</div><div class="ttdoc">Create an invalid iterator. Call init() to point to something useful. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00194">MCRegisterInfo.h:194</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a76d3a52777454f55b108031d3244e08d"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a76d3a52777454f55b108031d3244e08d">llvm::MCRegisterInfo::InitMCRegisterInfo</a></div><div class="ttdeci">void InitMCRegisterInfo(const MCRegisterDesc *D, unsigned NR, unsigned RA, unsigned PC, const MCRegisterClass *C, unsigned NC, const uint16_t(*RURoots)[2], unsigned NRU, const MCPhysReg *DL, const char *Strings, const uint16_t *SubIndices, unsigned NumIndices, const SubRegCoveredBits *SubIdxRanges, const uint16_t *RET)</div><div class="ttdoc">Initialize MCRegisterInfo, called by TableGen auto-generated routines. DO NOT USE. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00239">MCRegisterInfo.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_aaf3dc2763e3a8855709d186966654062"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062">llvm::MCRegisterInfo::getNumRegUnits</a></div><div class="ttdeci">unsigned getNumRegUnits() const </div><div class="ttdoc">Return the number of (native) register units in the target. Register units are numbered from 0 to get...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00373">MCRegisterInfo.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_adc07b15ff60be5429eb493332cd38cc5"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#adc07b15ff60be5429eb493332cd38cc5">llvm::MCRegisterClass::RegSize</a></div><div class="ttdeci">const uint16_t RegSize</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00041">MCRegisterInfo.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab473cdc9fb7554bc7375f20d76561e8e"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab473cdc9fb7554bc7375f20d76561e8e">llvm::MCRegisterInfo::isSuperRegister</a></div><div class="ttdeci">bool isSuperRegister(unsigned RegA, unsigned RegB) const </div><div class="ttdoc">Returns true if RegB is a super-register of RegA. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00468">MCRegisterInfo.h:468</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a914a43f0a5015c097a33567d0915b829"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a914a43f0a5015c097a33567d0915b829">llvm::MCRegisterClass::RegSetSize</a></div><div class="ttdeci">const uint16_t RegSetSize</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00039">MCRegisterInfo.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html_a1f267fb6622ea07ebafdd7b7d48d0b44"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#a1f267fb6622ea07ebafdd7b7d48d0b44">llvm::MCRegUnitRootIterator::MCRegUnitRootIterator</a></div><div class="ttdeci">MCRegUnitRootIterator()</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00527">MCRegisterInfo.h:527</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a880c6fef0e8ef11412a3dcceb4d606d7"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a880c6fef0e8ef11412a3dcceb4d606d7">llvm::MCRegisterClass::ID</a></div><div class="ttdeci">const uint16_t ID</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00040">MCRegisterInfo.h:40</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterDesc_html_a8ddd79e928fa782c64a2f78c9497559e"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#a8ddd79e928fa782c64a2f78c9497559e">llvm::MCRegisterDesc::Name</a></div><div class="ttdeci">uint32_t Name</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00110">MCRegisterInfo.h:110</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a889b49eb30c9bd4d7ea3fb0d21419558"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a889b49eb30c9bd4d7ea3fb0d21419558">llvm::MCRegisterClass::getAlignment</a></div><div class="ttdeci">unsigned getAlignment() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00090">MCRegisterInfo.h:90</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a4185d78edde6e2dace8368ae2cc94792"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a4185d78edde6e2dace8368ae2cc94792">llvm::MCRegisterInfo::DiffListIterator::advance</a></div><div class="ttdeci">unsigned advance()</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00207">MCRegisterInfo.h:207</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_aaf113a385d36f5f1abe8845a9f61df96"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#aaf113a385d36f5f1abe8845a9f61df96">llvm::MCRegisterInfo::DiffListIterator::operator*</a></div><div class="ttdeci">unsigned operator*() const </div><div class="ttdoc">Dereference the iterator to get the value at the current position. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00220">MCRegisterInfo.h:220</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a3682921f3ab9d40220d90e8b1e2f8422"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a3682921f3ab9d40220d90e8b1e2f8422">llvm::MCRegisterInfo::getNumRegClasses</a></div><div class="ttdeci">unsigned getNumRegClasses() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00393">MCRegisterInfo.h:393</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_a8df5443f363d290333d3892bc8b99449"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#a8df5443f363d290333d3892bc8b99449">llvm::MCRegisterClass::begin</a></div><div class="ttdeci">iterator begin() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00055">MCRegisterInfo.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_a37344f8f8eba82415e01252c5d859ba1"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#a37344f8f8eba82415e01252c5d859ba1">llvm::MCRegAliasIterator::operator*</a></div><div class="ttdeci">unsigned operator*() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00584">MCRegisterInfo.h:584</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a1cf596e85e5b5d4dae9219b9daee7ba8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1cf596e85e5b5d4dae9219b9daee7ba8">llvm::MCRegisterInfo::getEncodingValue</a></div><div class="ttdeci">uint16_t getEncodingValue(unsigned RegNo) const </div><div class="ttdoc">Returns the encoding for RegNo. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00405">MCRegisterInfo.h:405</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_acdc03cedcc1259bcc6323de9f8b21a14"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">llvm::MCRegisterInfo::regclass_iterator</a></div><div class="ttdeci">const MCRegisterClass * regclass_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00137">MCRegisterInfo.h:137</a></div></div>
<div class="ttc" id="structllvm_1_1MCRegisterDesc_html_ad61c747e243c73c0e6b6a0cfcc4a45ad"><div class="ttname"><a href="structllvm_1_1MCRegisterDesc.html#ad61c747e243c73c0e6b6a0cfcc4a45ad">llvm::MCRegisterDesc::SubRegIndices</a></div><div class="ttdeci">uint32_t SubRegIndices</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00116">MCRegisterInfo.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html_ab0db6d33fe274ffa971d57ed7861af95"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#ab0db6d33fe274ffa971d57ed7861af95">llvm::MCRegUnitRootIterator::operator++</a></div><div class="ttdeci">void operator++()</div><div class="ttdoc">Preincrement to move to the next root register. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00545">MCRegisterInfo.h:545</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a2546a53db9bdb717a20f9786b1c06137"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a2546a53db9bdb717a20f9786b1c06137">llvm::MCRegisterInfo::getName</a></div><div class="ttdeci">const char * getName(unsigned RegNo) const </div><div class="ttdoc">Return the human-readable symbolic target-specific name for the specified physical register...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00353">MCRegisterInfo.h:353</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a0018abfc135da1eb34b93823fef60262"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a0018abfc135da1eb34b93823fef60262">llvm::MCRegisterInfo::regclass_end</a></div><div class="ttdeci">regclass_iterator regclass_end() const </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00391">MCRegisterInfo.h:391</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ac58ba5238412b89eed1c5703a7e81f11"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ac58ba5238412b89eed1c5703a7e81f11">llvm::MCRegisterInfo::getRARegister</a></div><div class="ttdeci">unsigned getRARegister() const </div><div class="ttdoc">This method should return the register where the return address can be found. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00305">MCRegisterInfo.h:305</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterClass_html_afc7be341b51f3dbc8422f5cc78cdd812"><div class="ttname"><a href="classllvm_1_1MCRegisterClass.html#afc7be341b51f3dbc8422f5cc78cdd812">llvm::MCRegisterClass::RegsSize</a></div><div class="ttdeci">const uint16_t RegsSize</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00038">MCRegisterInfo.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a6f3252bc2159a64bbcdbae4691fa6873"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a6f3252bc2159a64bbcdbae4691fa6873">llvm::MCRegisterInfo::mapLLVMRegToSEHReg</a></div><div class="ttdeci">void mapLLVMRegToSEHReg(unsigned LLVMReg, int SEHReg)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00299">MCRegisterInfo.h:299</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_adc9cebbafe5456adc286a99d7e1c1e9f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#adc9cebbafe5456adc286a99d7e1c1e9f">llvm::MCRegisterInfo::DiffListIterator::init</a></div><div class="ttdeci">void init(MCPhysReg InitVal, const MCPhysReg *DiffList)</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00199">MCRegisterInfo.h:199</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitIterator_html_ab5338f2568049d3242c6732720b51fef"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html#ab5338f2568049d3242c6732720b51fef">llvm::MCRegUnitIterator::MCRegUnitIterator</a></div><div class="ttdeci">MCRegUnitIterator()</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00493">MCRegisterInfo.h:493</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:00:03 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
