Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Eda_Tools/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b58e5888be0b425eba615d97a8f7fed4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DCM_ctrl_TB_behav xil_defaultlib.DCM_ctrl_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture bhe of entity xil_defaultlib.DCM_ctrl_TESTER [dcm_ctrl_tester_default]
Compiling architecture rtl of entity xil_defaultlib.DCM_ctrl_real [dcm_ctrl_real_default]
Compiling architecture rtl of entity xil_defaultlib.DCM_ctrl [dcm_ctrl_default]
Compiling architecture bhe of entity xil_defaultlib.dcm_ctrl_tb
Built simulation snapshot DCM_ctrl_TB_behav
