(pcb C:\usr\job\Project\Git\RCPCB\RCCM_ESP32mini\RCCM_ESP32mini.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  76200 -92710  76200 -43180  114300 -43180  114300 -92710
            76200 -92710  76200 -92710)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 400)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C1 90170 -68580 front 0 (PN 104))
      (place C2 102870 -68580 front 180 (PN 105))
    )
    (component Pin_Headers:Pin_Header_Straight_2x04_Pitch2.54mm
      (place CN1 91440 -46990 front 90 (PN Conn_02x04_Odd_Even))
    )
    (component Pin_Headers:Pin_Header_Straight_1x08_Pitch2.54mm
      (place CN2 78740 -53340 back 0 (PN Conn_01x08))
    )
    (component Pin_Headers:Pin_Header_Straight_1x07_Pitch2.54mm
      (place CN3 106680 -53340 back 0 (PN Conn_01x07))
    )
    (component Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm
      (place CN4 90170 -81280 front 90 (PN Conn_01x06))
      (place CN5 90170 -73660 front 90 (PN Conn_01x06))
    )
    (component Pin_Headers:Pin_Header_Straight_2x10_Pitch2.54mm
      (place CN6 83820 -49530 front 0 (PN Conn_02x10_Odd_Even))
      (place CN7 109220 -49530 front 0 (PN Conn_02x10_Odd_Even))
    )
    (component Connectors_Terminal_Blocks:TerminalBlock_Philmore_TB13x_06x5mm_Straight
      (place CN8 82550 -87630 front 0 (PN Conn_01x06))
    )
    (component Pin_Headers:Pin_Header_Straight_2x01_Pitch2.54mm
      (place J1 77470 -88900 front 90 (PN Conn_01x02))
      (place J2 86360 -76200 front 270 (PN Conn_01x02))
    )
    (component "TO_SOT_Packages_THT:TO-220-4_Vertical"
      (place U2 92710 -76200 back 180 (PN KA378R33))
    )
    (component "TO_SOT_Packages_THT:TO-220_Horizontal_Reversed"
      (place U1 93980 -78740 back 180 (PN "LT1129-3.3_SOT223"))
    )
    (component Capacitors_THT:CP_Radial_D5.0mm_P2.00mm
      (place C3 78740 -81280 front 90 (PN 100u))
    )
    (component Mounting_Holes:MountingHole_3.5mm
      (place H1 79375 -46355 front 0 (PN MountingHole_3.5mm))
      (place H2 111125 -78740 front 0 (PN MountingHole_3.5mm))
    )
  )
  (library
    (image Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 120  -60 1310  5060 1310))
      (outline (path signal 120  -60 -1310  5060 -1310))
      (outline (path signal 120  -60 1310  -60 996))
      (outline (path signal 120  -60 -996  -60 -1310))
      (outline (path signal 120  5060 1310  5060 996))
      (outline (path signal 120  5060 -996  5060 -1310))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  6050 -1600))
      (outline (path signal 50  6050 -1600  6050 1600))
      (outline (path signal 50  6050 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x04_Pitch2.54mm
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
    )
    (image Pin_Headers:Pin_Header_Straight_1x08_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -19050))
      (outline (path signal 100  1270 -19050  -1270 -19050))
      (outline (path signal 100  -1270 -19050  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -19110  1330 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  1330 -1270  1330 -19110))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  -1800 -19550  1800 -19550))
      (outline (path signal 50  1800 -19550  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
    )
    (image Pin_Headers:Pin_Header_Straight_1x07_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -16510))
      (outline (path signal 100  1270 -16510  -1270 -16510))
      (outline (path signal 100  -1270 -16510  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -16570  1330 -16570))
      (outline (path signal 120  -1330 -1270  -1330 -16570))
      (outline (path signal 120  1330 -1270  1330 -16570))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -17050))
      (outline (path signal 50  -1800 -17050  1800 -17050))
      (outline (path signal 50  1800 -17050  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
    )
    (image Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image Pin_Headers:Pin_Header_Straight_2x10_Pitch2.54mm
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -24130))
      (outline (path signal 100  3810 -24130  -1270 -24130))
      (outline (path signal 100  -1270 -24130  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -24190  3870 -24190))
      (outline (path signal 120  -1330 -1270  -1330 -24190))
      (outline (path signal 120  3870 1330  3870 -24190))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -24650))
      (outline (path signal 50  -1800 -24650  4350 -24650))
      (outline (path signal 50  4350 -24650  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
    )
    (image Connectors_Terminal_Blocks:TerminalBlock_Philmore_TB13x_06x5mm_Straight
      (outline (path signal 50  -3000 5300  -3000 -5900))
      (outline (path signal 50  -3000 -5900  28000 -5900))
      (outline (path signal 50  28000 -5900  28000 5300))
      (outline (path signal 50  28000 5300  -3000 5300))
      (outline (path signal 100  -2500 -3900  27500 -3900))
      (outline (path signal 100  -2500 -5000  27500 -5000))
      (outline (path signal 100  -2500 -5400  -2500 4800))
      (outline (path signal 100  -2500 4800  27500 4800))
      (outline (path signal 100  27500 4800  27500 -5400))
      (outline (path signal 100  2500 -5000  2500 -5400))
      (outline (path signal 100  7500 -5000  7500 -5400))
      (outline (path signal 100  12500 -5000  12500 -5400))
      (outline (path signal 100  17500 -5000  17500 -5400))
      (outline (path signal 100  22500 -5000  22500 -5400))
      (outline (path signal 100  -2840 -2900  -2840 -5740))
      (outline (path signal 100  -2840 -5740  0 -5740))
      (outline (path signal 120  -2600 -3900  27600 -3900))
      (outline (path signal 120  -2600 -5000  27600 -5000))
      (outline (path signal 120  -2600 -5500  -2600 4900))
      (outline (path signal 120  -2600 4900  27600 4900))
      (outline (path signal 120  27600 4900  27600 -5500))
      (outline (path signal 120  2500 -5000  2500 -5400))
      (outline (path signal 120  7500 -5000  7500 -5400))
      (outline (path signal 120  12500 -5000  12500 -5400))
      (outline (path signal 120  17500 -5000  17500 -5400))
      (outline (path signal 120  22500 -5000  22500 -5400))
      (outline (path signal 120  -2840 -2900  -2840 -5740))
      (outline (path signal 120  -2840 -5740  0 -5740))
      (pin "Rect[A][0,-1800]Pad_3000x6000_um" 1 0 0)
      (pin "Rect[A][0,-1800]Pad_3000x6000_um" 2 5000 0)
      (pin "Rect[A][0,-1800]Pad_3000x6000_um" 3 10000 0)
      (pin "Rect[A][0,-1800]Pad_3000x6000_um" 4 15000 0)
      (pin "Rect[A][0,-1800]Pad_3000x6000_um" 5 20000 0)
      (pin "Rect[A][0,-1800]Pad_3000x6000_um" 6 25000 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x01_Pitch2.54mm
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -1270))
      (outline (path signal 100  3810 -1270  -1270 -1270))
      (outline (path signal 100  -1270 -1270  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -1330  3870 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  3870 1330  3870 -1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 50  -1800 -1800  4350 -1800))
      (outline (path signal 50  4350 -1800  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
    )
    (image "TO_SOT_Packages_THT:TO-220-4_Vertical"
      (outline (path signal 100  -1190 2500  -1190 -1900))
      (outline (path signal 100  -1190 -1900  8810 -1900))
      (outline (path signal 100  8810 -1900  8810 2500))
      (outline (path signal 100  8810 2500  -1190 2500))
      (outline (path signal 100  -1190 1230  8810 1230))
      (outline (path signal 100  1960 2500  1960 1230))
      (outline (path signal 100  5660 2500  5660 1230))
      (outline (path signal 120  -1310 2620  8930 2620))
      (outline (path signal 120  -1310 -2021  8930 -2021))
      (outline (path signal 120  -1310 2620  -1310 -2021))
      (outline (path signal 120  8930 2620  8930 -2021))
      (outline (path signal 120  -1310 1110  8930 1110))
      (outline (path signal 120  1960 2620  1960 1110))
      (outline (path signal 120  5660 2620  5660 1110))
      (outline (path signal 50  -1440 2750  -1440 -2160))
      (outline (path signal 50  -1440 -2160  9060 -2160))
      (outline (path signal 50  9060 -2160  9060 2750))
      (outline (path signal 50  9060 2750  -1440 2750))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 2540 0)
      (pin Oval[A]Pad_1800x1800_um 3 5080 0)
      (pin Oval[A]Pad_1800x1800_um 4 7620 0)
    )
    (image "TO_SOT_Packages_THT:TO-220_Horizontal_Reversed"
      (outline (path signal 100  -2460 -13060  -2460 -19460))
      (outline (path signal 100  -2460 -19460  7540 -19460))
      (outline (path signal 100  7540 -19460  7540 -13060))
      (outline (path signal 100  7540 -13060  -2460 -13060))
      (outline (path signal 100  -2460 -3810  -2460 -13060))
      (outline (path signal 100  -2460 -13060  7540 -13060))
      (outline (path signal 100  7540 -13060  7540 -3810))
      (outline (path signal 100  7540 -3810  -2460 -3810))
      (outline (path signal 100  0 -3810  0 0))
      (outline (path signal 100  2540 -3810  2540 0))
      (outline (path signal 100  5080 -3810  5080 0))
      (outline (path signal 120  -2580 -3690  7660 -3690))
      (outline (path signal 120  -2580 -13180  7660 -13180))
      (outline (path signal 120  -2580 -3690  -2580 -13180))
      (outline (path signal 120  7660 -3690  7660 -13180))
      (outline (path signal 120  -2580 -19580  -1380 -19580))
      (outline (path signal 120  -181 -19580  1020 -19580))
      (outline (path signal 120  2220 -19580  3420 -19580))
      (outline (path signal 120  4620 -19580  5820 -19580))
      (outline (path signal 120  7020 -19580  7660 -19580))
      (outline (path signal 120  -2580 -13420  -2580 -14620))
      (outline (path signal 120  -2580 -15820  -2580 -17020))
      (outline (path signal 120  -2580 -18220  -2580 -19420))
      (outline (path signal 120  7660 -13420  7660 -14620))
      (outline (path signal 120  7660 -15820  7660 -17020))
      (outline (path signal 120  7660 -18220  7660 -19420))
      (outline (path signal 120  0 -1050  0 -3690))
      (outline (path signal 120  2540 -1066  2540 -3690))
      (outline (path signal 120  5080 -1066  5080 -3690))
      (outline (path signal 50  -2710 1150  -2710 -19710))
      (outline (path signal 50  -2710 -19710  7790 -19710))
      (outline (path signal 50  7790 -19710  7790 1150))
      (outline (path signal 50  7790 1150  -2710 1150))
      (outline (path signal 100  4390 -16660  4299.45 -17231.7  4036.68 -17747.4  3627.4 -18156.7
            3111.68 -18419.5  2540 -18510  1968.32 -18419.5  1452.6 -18156.7
            1043.32 -17747.4  780.545 -17231.7  690 -16660  780.545 -16088.3
            1043.32 -15572.6  1452.6 -15163.3  1968.32 -14900.5  2540 -14810
            3111.68 -14900.5  3627.4 -15163.3  4036.68 -15572.6  4299.45 -16088.3))
      (pin Oval[A]Pad_3500x3500_um 0 2540 -16660)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Oval[A]Pad_1800x1800_um 2 2540 0)
      (pin Oval[A]Pad_1800x1800_um 3 5080 0)
    )
    (image Capacitors_THT:CP_Radial_D5.0mm_P2.00mm
      (outline (path signal 100  3500 0  3377.64 -772.542  3022.54 -1469.46  2469.46 -2022.54
            1772.54 -2377.64  1000 -2500  227.458 -2377.64  -469.463 -2022.54
            -1022.54 -1469.46  -1377.64 -772.542  -1500 0  -1377.64 772.542
            -1022.54 1469.46  -469.463 2022.54  227.458 2377.64  1000 2500
            1772.54 2377.64  2469.46 2022.54  3022.54 1469.46  3377.64 772.542))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1000 2550  1000 -2550))
      (outline (path signal 120  1040 2550  1040 980))
      (outline (path signal 120  1040 -980  1040 -2550))
      (outline (path signal 120  1080 2549  1080 980))
      (outline (path signal 120  1080 -980  1080 -2549))
      (outline (path signal 120  1120 2548  1120 980))
      (outline (path signal 120  1120 -980  1120 -2548))
      (outline (path signal 120  1160 2546  1160 980))
      (outline (path signal 120  1160 -980  1160 -2546))
      (outline (path signal 120  1200 2543  1200 980))
      (outline (path signal 120  1200 -980  1200 -2543))
      (outline (path signal 120  1240 2539  1240 980))
      (outline (path signal 120  1240 -980  1240 -2539))
      (outline (path signal 120  1280 2535  1280 980))
      (outline (path signal 120  1280 -980  1280 -2535))
      (outline (path signal 120  1320 2531  1320 980))
      (outline (path signal 120  1320 -980  1320 -2531))
      (outline (path signal 120  1360 2525  1360 980))
      (outline (path signal 120  1360 -980  1360 -2525))
      (outline (path signal 120  1400 2519  1400 980))
      (outline (path signal 120  1400 -980  1400 -2519))
      (outline (path signal 120  1440 2513  1440 980))
      (outline (path signal 120  1440 -980  1440 -2513))
      (outline (path signal 120  1480 2506  1480 980))
      (outline (path signal 120  1480 -980  1480 -2506))
      (outline (path signal 120  1520 2498  1520 980))
      (outline (path signal 120  1520 -980  1520 -2498))
      (outline (path signal 120  1560 2489  1560 980))
      (outline (path signal 120  1560 -980  1560 -2489))
      (outline (path signal 120  1600 2480  1600 980))
      (outline (path signal 120  1600 -980  1600 -2480))
      (outline (path signal 120  1640 2470  1640 980))
      (outline (path signal 120  1640 -980  1640 -2470))
      (outline (path signal 120  1680 2460  1680 980))
      (outline (path signal 120  1680 -980  1680 -2460))
      (outline (path signal 120  1721 2448  1721 980))
      (outline (path signal 120  1721 -980  1721 -2448))
      (outline (path signal 120  1761 2436  1761 980))
      (outline (path signal 120  1761 -980  1761 -2436))
      (outline (path signal 120  1801 2424  1801 980))
      (outline (path signal 120  1801 -980  1801 -2424))
      (outline (path signal 120  1841 2410  1841 980))
      (outline (path signal 120  1841 -980  1841 -2410))
      (outline (path signal 120  1881 2396  1881 980))
      (outline (path signal 120  1881 -980  1881 -2396))
      (outline (path signal 120  1921 2382  1921 980))
      (outline (path signal 120  1921 -980  1921 -2382))
      (outline (path signal 120  1961 2366  1961 980))
      (outline (path signal 120  1961 -980  1961 -2366))
      (outline (path signal 120  2001 2350  2001 980))
      (outline (path signal 120  2001 -980  2001 -2350))
      (outline (path signal 120  2041 2333  2041 980))
      (outline (path signal 120  2041 -980  2041 -2333))
      (outline (path signal 120  2081 2315  2081 980))
      (outline (path signal 120  2081 -980  2081 -2315))
      (outline (path signal 120  2121 2296  2121 980))
      (outline (path signal 120  2121 -980  2121 -2296))
      (outline (path signal 120  2161 2276  2161 980))
      (outline (path signal 120  2161 -980  2161 -2276))
      (outline (path signal 120  2201 2256  2201 980))
      (outline (path signal 120  2201 -980  2201 -2256))
      (outline (path signal 120  2241 2234  2241 980))
      (outline (path signal 120  2241 -980  2241 -2234))
      (outline (path signal 120  2281 2212  2281 980))
      (outline (path signal 120  2281 -980  2281 -2212))
      (outline (path signal 120  2321 2189  2321 980))
      (outline (path signal 120  2321 -980  2321 -2189))
      (outline (path signal 120  2361 2165  2361 980))
      (outline (path signal 120  2361 -980  2361 -2165))
      (outline (path signal 120  2401 2140  2401 980))
      (outline (path signal 120  2401 -980  2401 -2140))
      (outline (path signal 120  2441 2113  2441 980))
      (outline (path signal 120  2441 -980  2441 -2113))
      (outline (path signal 120  2481 2086  2481 980))
      (outline (path signal 120  2481 -980  2481 -2086))
      (outline (path signal 120  2521 2058  2521 980))
      (outline (path signal 120  2521 -980  2521 -2058))
      (outline (path signal 120  2561 2028  2561 980))
      (outline (path signal 120  2561 -980  2561 -2028))
      (outline (path signal 120  2601 1997  2601 980))
      (outline (path signal 120  2601 -980  2601 -1997))
      (outline (path signal 120  2641 1965  2641 980))
      (outline (path signal 120  2641 -980  2641 -1965))
      (outline (path signal 120  2681 1932  2681 980))
      (outline (path signal 120  2681 -980  2681 -1932))
      (outline (path signal 120  2721 1897  2721 980))
      (outline (path signal 120  2721 -980  2721 -1897))
      (outline (path signal 120  2761 1861  2761 980))
      (outline (path signal 120  2761 -980  2761 -1861))
      (outline (path signal 120  2801 1823  2801 980))
      (outline (path signal 120  2801 -980  2801 -1823))
      (outline (path signal 120  2841 1783  2841 980))
      (outline (path signal 120  2841 -980  2841 -1783))
      (outline (path signal 120  2881 1742  2881 980))
      (outline (path signal 120  2881 -980  2881 -1742))
      (outline (path signal 120  2921 1699  2921 980))
      (outline (path signal 120  2921 -980  2921 -1699))
      (outline (path signal 120  2961 1654  2961 980))
      (outline (path signal 120  2961 -980  2961 -1654))
      (outline (path signal 120  3001 1606  3001 -1606))
      (outline (path signal 120  3041 1556  3041 -1556))
      (outline (path signal 120  3081 1504  3081 -1504))
      (outline (path signal 120  3121 1448  3121 -1448))
      (outline (path signal 120  3161 1390  3161 -1390))
      (outline (path signal 120  3201 1327  3201 -1327))
      (outline (path signal 120  3241 1261  3241 -1261))
      (outline (path signal 120  3281 1189  3281 -1189))
      (outline (path signal 120  3321 1112  3321 -1112))
      (outline (path signal 120  3361 1028  3361 -1028))
      (outline (path signal 120  3401 934  3401 -934))
      (outline (path signal 120  3441 829  3441 -829))
      (outline (path signal 120  3481 707  3481 -707))
      (outline (path signal 120  3521 559  3521 -559))
      (outline (path signal 120  3561 354  3561 -354))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -1850 2850  -1850 -2850))
      (outline (path signal 50  -1850 -2850  3850 -2850))
      (outline (path signal 50  3850 -2850  3850 2850))
      (outline (path signal 50  3850 2850  -1850 2850))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2000 0)
    )
    (image Mounting_Holes:MountingHole_3.5mm
      (outline (path signal 150  3500 0  3328.7 -1081.56  2831.56 -2057.25  2057.25 -2831.56
            1081.56 -3328.7  0 -3500  -1081.56 -3328.7  -2057.25 -2831.56
            -2831.56 -2057.25  -3328.7 -1081.56  -3500 0  -3328.7 1081.56
            -2831.56 2057.25  -2057.25 2831.56  -1081.56 3328.7  0 3500
            1081.56 3328.7  2057.25 2831.56  2831.56 2057.25  3328.7 1081.56))
      (outline (path signal 50  3750 0  3566.46 -1158.81  3033.81 -2204.2  2204.2 -3033.81
            1158.81 -3566.46  0 -3750  -1158.81 -3566.46  -2204.2 -3033.81
            -3033.81 -2204.2  -3566.46 -1158.81  -3750 0  -3566.46 1158.81
            -3033.81 2204.2  -2204.2 3033.81  -1158.81 3566.46  0 3750  1158.81 3566.46
            2204.2 3033.81  3033.81 2204.2  3566.46 1158.81))
      (keepout "" (circle F.Cu 3500))
      (keepout "" (circle B.Cu 3500))
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1800x1800_um
      (shape (path F.Cu 1800  0 0  0 0))
      (shape (path B.Cu 1800  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3500x3500_um
      (shape (path F.Cu 3500  0 0  0 0))
      (shape (path B.Cu 3500  0 0  0 0))
      (attach off)
    )
    (padstack "Rect[A][0,-1800]Pad_3000x6000_um"
      (shape (rect F.Cu -1500 -4800 1500 1200))
      (shape (rect B.Cu -1500 -4800 1500 1200))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net Vin
      (pins C1-1 CN2-1 CN4-1 CN8-1 J1-1 U2-1 U2-4 U1-1)
    )
    (net GND
      (pins C1-2 C2-2 CN1-4 CN2-2 CN4-6 CN6-1 CN7-13 CN8-6 U2-3 U1-2 C3-2 J2-2)
    )
    (net 3V3e
      (pins C2-1 CN1-2 CN2-7 CN5-1 CN6-16 U2-2 U1-3 C3-1)
    )
    (net IO19
      (pins CN1-1 CN3-3 CN6-10)
    )
    (net IO18
      (pins CN1-3 CN3-4 CN6-8)
    )
    (net IO05
      (pins CN1-5 CN3-5)
    )
    (net IO22
      (pins CN1-6 CN3-2 CN7-5)
    )
    (net IO21
      (pins CN1-8 CN3-1 CN7-7)
    )
    (net AIN1
      (pins CN2-3 CN5-3 CN7-12)
    )
    (net AIN2
      (pins CN2-4 CN5-4 CN6-6)
    )
    (net BIN1
      (pins CN2-5 CN5-5 CN7-4)
    )
    (net BIN2
      (pins CN2-6 CN5-6 CN7-6)
    )
    (net IO32
      (pins CN3-6 CN7-8)
    )
    (net IO33
      (pins CN3-7 CN6-9)
    )
    (net Aout1
      (pins CN4-2 CN8-2)
    )
    (net Aout2
      (pins CN4-3 CN8-3)
    )
    (net Bout1
      (pins CN4-4 CN8-4)
    )
    (net Bout2
      (pins CN4-5 CN8-5)
    )
    (net VCCe
      (pins CN7-15 J1-2)
    )
    (net MODEd
      (pins CN5-2 J2-1)
    )
    (class kicad_default ""
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
    (class MTR Aout1 Aout2 Bout1 Bout2
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 1700)
        (clearance 200.1)
      )
    )
    (class SIG 3V3e AIN1 AIN2 BIN1 BIN2 GND IO05 IO18 IO19 IO21 IO22 IO32
      IO33 MODEd VCCe Vin
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 400)
        (clearance 200.1)
      )
    )
  )
  (wiring
    (wire (path B.Cu 400  92710 -76200  92710 -76835  93980 -78105  93980 -78740)(net Vin)(type protect))
    (wire (path B.Cu 1700  82550 -87630  82550 -86360)(net Vin)(type protect))
    (wire (path B.Cu 1700  87630 -81280  90170 -81280)(net Vin)(type protect))
    (wire (path B.Cu 1700  82550 -86360  87630 -81280)(net Vin)(type protect))
    (wire (path B.Cu 1700  81280 -88900  77470 -88900)(net Vin)(type protect))
    (wire (path B.Cu 1700  82550 -87630  81280 -88900)(net Vin)(type protect))
    (wire (path B.Cu 400  78740 -79280  85820 -79280  86360 -78740)(net GND)(type protect))
    (wire (path B.Cu 400  96520 -78740  96520 -78105)(net GND)(type protect))
    (wire (path B.Cu 400  97790 -76200  97790 -76835  96520 -78105)(net GND)(type protect))
    (wire (path B.Cu 1700  102870 -81280  104775 -81280)(net GND)(type protect))
    (wire (path B.Cu 1700  107550 -84055  107550 -87630)(net GND)(type protect))
    (wire (path B.Cu 1700  104775 -81280  107550 -84055)(net GND)(type protect))
    (wire (path B.Cu 250  107550 -87630  107550 -87135.3)(net GND)(type protect))
    (wire (path F.Cu 400  102858 -81280  102870 -81280)(net GND)(type protect))
    (wire (path F.Cu 400  102858 -81280  102858 -80654.7)(net GND)(type protect))
    (wire (path F.Cu 1700  92710 -81280  92710 -82470  90725 -84455)(net Aout1)(type protect))
    (wire (path F.Cu 1700  87550 -85805  87550 -87630)(net Aout1)(type protect))
    (wire (path F.Cu 1700  88900 -84455  87550 -85805)(net Aout1)(type protect))
    (wire (path F.Cu 1700  90725 -84455  88900 -84455)(net Aout1)(type protect))
    (wire (path F.Cu 1700  92550 -87630  92550 -86520  95250 -83820  95250 -81280)(net Aout2)(type protect))
    (wire (path F.Cu 1700  97790 -81280  97790 -87390  97550 -87630)(net Bout1)(type protect))
    (wire (path F.Cu 250  97550 -87630  97790 -87390)(net Bout1)(type protect))
    (wire (path F.Cu 1700  100330 -81280  100330 -82550)(net Bout2)(type protect))
    (wire (path F.Cu 1700  102550 -84770  102550 -87630)(net Bout2)(type protect))
    (wire (path F.Cu 1700  100330 -82550  102550 -84770)(net Bout2)(type protect))
  )
)
