Description:
A reversible ALU design implemented in Verilog using reversible logic gates such as Peres, Toffoli, Fredkin, TR, and DKG.
The ALU performs arithmetic and logical operations, while also integrating multiplexer, decoder, multiplier, and storage modules.

Features:

Arithmetic Operations:
 -Addition (Full Adder with Peres gates)
 -Subtraction (DKG Subtractor)
 -2-bit Multiplication (Peres + Half Adder)
Logical Operations:
 -AND, OR, NOT, XOR, XNOR, NAND, NOR
Other Functions:
 -4:1 Multiplexer
 -2-to-4 Decoder
 -Storage element using Fredkin gate
 -Fully reversible design (no information loss)
Modules Included:
 -Full Adder (Reversible Peres gates)
 -Subtractor (DKG)
 -2-bit Multiplier (Peres + Half Adder)
 -Multiplexer 4:1
 -Decoder 2:4
 -Storage Element (Fredkin)
 -Logic Gate Implementations

Block Diagram :
<img width="1098" height="331" alt="image" src="https://github.com/user-attachments/assets/87f19b64-c817-4f7f-8383-6079eae76a5e" />

