code: vcvtsi2sdl %ebx, %xmm2, %xmm1

  maybe read:      { %ebx %xmm2 %mxcsr::rc[0] }
  must read:       { %ebx %xmm2 %mxcsr::rc[0] }
  maybe write:     { %ymm1 }
  must write:      { %ymm1 }
  maybe undef:     { }
  must undef:      { }
  required flags:  { avx }

Formula:

%ymm1  : concatenateMInt( mi(128, 0), concatenateMInt( extractMInt( %ymm2, 128, 192), cvt_int32_to_double(extractMInt( %rbx, 32, 64))))

sigfpe  : sigfpe
sigbus  : sigbus
sigsegv : sigsegv
