
*** Running vivado
    with args -log Lab5_RR_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab5_RR_top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat May 31 16:16:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Lab5_RR_top.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 514.910 ; gain = 202.805
Command: synth_design -top Lab5_RR_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21168
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 972.098 ; gain = 454.223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab5_RR_top' [C:/Users/aidannpratt/Vivado/Lab5_RR/Lab5_RR.srcs/sources_1/new/Lab5_RR.sv:22]
INFO: [Synth 8-6157] synthesizing module 'Lab5_RR' [C:/Users/aidannpratt/Vivado/Lab5_RR/Lab5_RR.srcs/sources_1/new/Lab5_RR.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'Lab5_RR' (0#1) [C:/Users/aidannpratt/Vivado/Lab5_RR/Lab5_RR.srcs/sources_1/new/Lab5_RR.sv:50]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/aidannpratt/Vivado/Lab5_RR/Lab5_RR.srcs/sources_1/new/Lab5_RR.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (0#1) [C:/Users/aidannpratt/Vivado/Lab5_RR/Lab5_RR.srcs/sources_1/new/Lab5_RR.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'Lab5_RR_top' (0#1) [C:/Users/aidannpratt/Vivado/Lab5_RR/Lab5_RR.srcs/sources_1/new/Lab5_RR.sv:22]
WARNING: [Synth 8-3917] design Lab5_RR_top has port an[3] driven by constant 0
WARNING: [Synth 8-3917] design Lab5_RR_top has port an[2] driven by constant 0
WARNING: [Synth 8-3917] design Lab5_RR_top has port an[1] driven by constant 0
WARNING: [Synth 8-3917] design Lab5_RR_top has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design Lab5_RR_top has port segA driven by constant 1
WARNING: [Synth 8-3917] design Lab5_RR_top has port segD driven by constant 1
WARNING: [Synth 8-3917] design Lab5_RR_top has port segG driven by constant 0
WARNING: [Synth 8-3917] design Lab5_RR_top has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1080.746 ; gain = 562.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1080.746 ; gain = 562.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1080.746 ; gain = 562.871
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1080.746 ; gain = 562.871
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design Lab5_RR_top has port an[3] driven by constant 0
WARNING: [Synth 8-3917] design Lab5_RR_top has port an[2] driven by constant 0
WARNING: [Synth 8-3917] design Lab5_RR_top has port an[1] driven by constant 0
WARNING: [Synth 8-3917] design Lab5_RR_top has port an[0] driven by constant 0
WARNING: [Synth 8-3917] design Lab5_RR_top has port segA driven by constant 1
WARNING: [Synth 8-3917] design Lab5_RR_top has port segD driven by constant 1
WARNING: [Synth 8-3917] design Lab5_RR_top has port segG driven by constant 0
WARNING: [Synth 8-3917] design Lab5_RR_top has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1261.656 ; gain = 743.781
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1261.656 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1261.656 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1261.656 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1261.656 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1261.656 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1261.656 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1261.656 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1261.656 ; gain = 743.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT4   |     2|
|6     |FDRE   |    25|
|7     |IBUF   |     4|
|8     |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    54|
|2     |  U1     |clk_gen |    37|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1261.656 ; gain = 743.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1261.656 ; gain = 743.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1261.656 ; gain = 743.781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1270.609 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1366.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4da5bf6b
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1366.844 ; gain = 851.934
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1366.844 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aidannpratt/Vivado/Lab5_RR/Lab5_RR.runs/synth_1/Lab5_RR_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Lab5_RR_top_utilization_synth.rpt -pb Lab5_RR_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 31 16:16:46 2025...
