 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:16:45 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_b[11] (input port clocked by clk)
  Endpoint: mac_out[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  in_b[11] (in)                           0.000      0.000 r
  U765/ZN (AND2_X2)                       0.047      0.047 r
  U767/ZN (AOI21_X1)                      0.034      0.081 f
  U654/ZN (OR3_X2)                        0.087      0.168 f
  U612/ZN (NOR2_X1)                       0.041      0.209 r
  U768/ZN (NOR2_X1)                       0.030      0.239 f
  U769/ZN (OR3_X2)                        0.098      0.338 f
  U463/ZN (AND2_X2)                       0.056      0.394 f
  U1015/ZN (NOR2_X1)                      0.062      0.456 r
  U607/ZN (OAI21_X1)                      0.052      0.508 f
  U1016/ZN (OR2_X1)                       0.066      0.574 f
  U535/ZN (AND2_X1)                       0.042      0.615 f
  U652/ZN (OAI211_X1)                     0.037      0.652 r
  U1036/ZN (AND3_X1)                      0.054      0.706 r
  U1054/ZN (OAI21_X1)                     0.033      0.739 f
  U1065/ZN (NOR2_X2)                      0.064      0.803 r
  U1071/ZN (INV_X1)                       0.034      0.837 f
  U619/ZN (AND2_X1)                       0.048      0.884 f
  U1193/ZN (INV_X1)                       0.054      0.938 r
  U1206/ZN (NOR2_X1)                      0.034      0.972 f
  U611/ZN (OR4_X2)                        0.093      1.065 f
  U1378/ZN (INV_X1)                       0.042      1.107 r
  U1397/ZN (NAND2_X1)                     0.032      1.140 f
  U1402/ZN (NAND4_X1)                     0.034      1.174 r
  U1403/ZN (AOI22_X1)                     0.034      1.208 f
  U620/ZN (AND2_X1)                       0.044      1.252 f
  U1412/ZN (NAND2_X1)                     0.043      1.295 r
  U1413/ZN (OAI21_X1)                     0.037      1.331 f
  U1414/ZN (AOI21_X1)                     0.057      1.388 r
  U1415/ZN (OAI21_X1)                     0.041      1.430 f
  U1431/ZN (AOI21_X1)                     0.058      1.488 r
  U642/Z (BUF_X2)                         0.068      1.556 r
  U1566/ZN (OAI21_X1)                     0.046      1.602 f
  U643/Z (XOR2_X1)                        0.073      1.675 f
  U1578/ZN (OAI22_X1)                     0.046      1.722 r
  mac_out[18] (out)                       0.002      1.724 r
  data arrival time                                  1.724

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.724
  -----------------------------------------------------------
  slack (VIOLATED)                                  -1.724


1
