<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › clock-emev2.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock-emev2.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Emma Mobile EV2 clock framework support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2012  Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/sh_clk.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>

<span class="cp">#define EMEV2_SMU_BASE 0xe0110000</span>

<span class="cm">/* EMEV2 SMU registers */</span>
<span class="cp">#define USIAU0_RSTCTRL 0x094</span>
<span class="cp">#define USIBU1_RSTCTRL 0x0ac</span>
<span class="cp">#define USIBU2_RSTCTRL 0x0b0</span>
<span class="cp">#define USIBU3_RSTCTRL 0x0b4</span>
<span class="cp">#define STI_RSTCTRL 0x124</span>
<span class="cp">#define USIAU0GCLKCTRL 0x4a0</span>
<span class="cp">#define USIBU1GCLKCTRL 0x4b8</span>
<span class="cp">#define USIBU2GCLKCTRL 0x4bc</span>
<span class="cp">#define USIBU3GCLKCTRL 0x04c0</span>
<span class="cp">#define STIGCLKCTRL 0x528</span>
<span class="cp">#define USIAU0SCLKDIV 0x61c</span>
<span class="cp">#define USIB2SCLKDIV 0x65c</span>
<span class="cp">#define USIB3SCLKDIV 0x660</span>
<span class="cp">#define STI_CLKSEL 0x688</span>
<span class="cp">#define SMU_GENERAL_REG0 0x7c0</span>

<span class="cm">/* not pretty, but hey */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">smu_base</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">emev2_smu_write</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">,</span> <span class="kt">int</span> <span class="n">offs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">smu_base</span> <span class="o">||</span> <span class="p">(</span><span class="n">offs</span> <span class="o">&gt;=</span> <span class="n">PAGE_SIZE</span><span class="p">));</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">smu_base</span> <span class="o">+</span> <span class="n">offs</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">emev2_set_boot_vector</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">emev2_smu_write</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">SMU_GENERAL_REG0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_mapping</span> <span class="n">smu_mapping</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">phys</span>	<span class="o">=</span> <span class="n">EMEV2_SMU_BASE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">len</span>	<span class="o">=</span> <span class="n">PAGE_SIZE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Fixed 32 KHz root clock from C32K pin */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">c32k_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>           <span class="o">=</span> <span class="mi">32768</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mapping</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">smu_mapping</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* PLL3 multiplies C32K with 7000 */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">pll3_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">*</span> <span class="mi">7000</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">pll3_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">pll3_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pll3_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">pll3_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">c32k_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">main_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">c32k_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pll3_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">SCLKDIV_USIAU0</span><span class="p">,</span> <span class="n">SCLKDIV_USIBU2</span><span class="p">,</span> <span class="n">SCLKDIV_USIBU1</span><span class="p">,</span> <span class="n">SCLKDIV_USIBU3</span><span class="p">,</span>
	<span class="n">SCLKDIV_NR</span> <span class="p">};</span>

<span class="cp">#define SCLKDIV(_reg, _shift)			\</span>
<span class="cp">{								\</span>
<span class="cp">	.parent		= &amp;pll3_clk,				\</span>
<span class="cp">	.enable_reg	= IOMEM(EMEV2_SMU_BASE + (_reg)),	\</span>
<span class="cp">	.enable_bit	= _shift,				\</span>
<span class="cp">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sclkdiv_clks</span><span class="p">[</span><span class="n">SCLKDIV_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">SCLKDIV_USIAU0</span><span class="p">]</span> <span class="o">=</span> <span class="n">SCLKDIV</span><span class="p">(</span><span class="n">USIAU0SCLKDIV</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">SCLKDIV_USIBU2</span><span class="p">]</span> <span class="o">=</span> <span class="n">SCLKDIV</span><span class="p">(</span><span class="n">USIB2SCLKDIV</span><span class="p">,</span> <span class="mi">16</span><span class="p">),</span>
	<span class="p">[</span><span class="n">SCLKDIV_USIBU1</span><span class="p">]</span> <span class="o">=</span> <span class="n">SCLKDIV</span><span class="p">(</span><span class="n">USIB2SCLKDIV</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
	<span class="p">[</span><span class="n">SCLKDIV_USIBU3</span><span class="p">]</span> <span class="o">=</span> <span class="n">SCLKDIV</span><span class="p">(</span><span class="n">USIB3SCLKDIV</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">GCLK_USIAU0_SCLK</span><span class="p">,</span> <span class="n">GCLK_USIBU1_SCLK</span><span class="p">,</span> <span class="n">GCLK_USIBU2_SCLK</span><span class="p">,</span> <span class="n">GCLK_USIBU3_SCLK</span><span class="p">,</span>
	<span class="n">GCLK_STI_SCLK</span><span class="p">,</span>
	<span class="n">GCLK_NR</span> <span class="p">};</span>

<span class="cp">#define GCLK_SCLK(_parent, _reg) \</span>
<span class="cp">{								\</span>
<span class="cp">	.parent		= _parent,				\</span>
<span class="cp">	.enable_reg	= IOMEM(EMEV2_SMU_BASE + (_reg)),	\</span>
<span class="cp">	.enable_bit	= 1, </span><span class="cm">/* SCLK_GCC */</span><span class="cp">			\</span>
<span class="cp">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">gclk_clks</span><span class="p">[</span><span class="n">GCLK_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">GCLK_USIAU0_SCLK</span><span class="p">]</span> <span class="o">=</span> <span class="n">GCLK_SCLK</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sclkdiv_clks</span><span class="p">[</span><span class="n">SCLKDIV_USIAU0</span><span class="p">],</span>
				       <span class="n">USIAU0GCLKCTRL</span><span class="p">),</span>
	<span class="p">[</span><span class="n">GCLK_USIBU1_SCLK</span><span class="p">]</span> <span class="o">=</span> <span class="n">GCLK_SCLK</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sclkdiv_clks</span><span class="p">[</span><span class="n">SCLKDIV_USIBU1</span><span class="p">],</span>
				       <span class="n">USIBU1GCLKCTRL</span><span class="p">),</span>
	<span class="p">[</span><span class="n">GCLK_USIBU2_SCLK</span><span class="p">]</span> <span class="o">=</span> <span class="n">GCLK_SCLK</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sclkdiv_clks</span><span class="p">[</span><span class="n">SCLKDIV_USIBU2</span><span class="p">],</span>
				       <span class="n">USIBU2GCLKCTRL</span><span class="p">),</span>
	<span class="p">[</span><span class="n">GCLK_USIBU3_SCLK</span><span class="p">]</span> <span class="o">=</span> <span class="n">GCLK_SCLK</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sclkdiv_clks</span><span class="p">[</span><span class="n">SCLKDIV_USIBU3</span><span class="p">],</span>
				       <span class="n">USIBU3GCLKCTRL</span><span class="p">),</span>
	<span class="p">[</span><span class="n">GCLK_STI_SCLK</span><span class="p">]</span> <span class="o">=</span> <span class="n">GCLK_SCLK</span><span class="p">(</span><span class="o">&amp;</span><span class="n">c32k_clk</span><span class="p">,</span> <span class="n">STIGCLKCTRL</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">emev2_gclk_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">ioread32</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapped_reg</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_bit</span><span class="p">),</span>
		  <span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapped_reg</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">emev2_gclk_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iowrite32</span><span class="p">(</span><span class="n">ioread32</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapped_reg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_bit</span><span class="p">),</span>
		  <span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapped_reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">emev2_gclk_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">enable</span>		<span class="o">=</span> <span class="n">emev2_gclk_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">disable</span>	<span class="o">=</span> <span class="n">emev2_gclk_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">followparent_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">emev2_gclk_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">k</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">k</span> <span class="o">&lt;</span> <span class="n">nr</span><span class="p">);</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clkp</span> <span class="o">=</span> <span class="n">clks</span> <span class="o">+</span> <span class="n">k</span><span class="p">;</span>
		<span class="n">clkp</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">emev2_gclk_clk_ops</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">|=</span> <span class="n">clk_register</span><span class="p">(</span><span class="n">clkp</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">emev2_sclkdiv_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sclk_div</span><span class="p">;</span>

	<span class="n">sclk_div</span> <span class="o">=</span> <span class="p">(</span><span class="n">ioread32</span><span class="p">(</span><span class="n">clk</span><span class="o">-&gt;</span><span class="n">mapped_reg</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">enable_bit</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">/</span> <span class="p">(</span><span class="n">sclk_div</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">emev2_sclkdiv_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">emev2_sclkdiv_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">emev2_sclkdiv_register</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clks</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clkp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">k</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">k</span> <span class="o">&lt;</span> <span class="n">nr</span><span class="p">);</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clkp</span> <span class="o">=</span> <span class="n">clks</span> <span class="o">+</span> <span class="n">k</span><span class="p">;</span>
		<span class="n">clkp</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">emev2_sclkdiv_clk_ops</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">|=</span> <span class="n">clk_register</span><span class="p">(</span><span class="n">clkp</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">lookups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;serial8250-em.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gclk_clks</span><span class="p">[</span><span class="n">GCLK_USIAU0_SCLK</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;e1020000.uart&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gclk_clks</span><span class="p">[</span><span class="n">GCLK_USIAU0_SCLK</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;serial8250-em.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gclk_clks</span><span class="p">[</span><span class="n">GCLK_USIBU1_SCLK</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;e1030000.uart&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gclk_clks</span><span class="p">[</span><span class="n">GCLK_USIBU1_SCLK</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;serial8250-em.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gclk_clks</span><span class="p">[</span><span class="n">GCLK_USIBU2_SCLK</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;e1040000.uart&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gclk_clks</span><span class="p">[</span><span class="n">GCLK_USIBU2_SCLK</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;serial8250-em.3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gclk_clks</span><span class="p">[</span><span class="n">GCLK_USIBU3_SCLK</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;e1050000.uart&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gclk_clks</span><span class="p">[</span><span class="n">GCLK_USIBU3_SCLK</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;em_sti.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gclk_clks</span><span class="p">[</span><span class="n">GCLK_STI_SCLK</span><span class="p">]),</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;e0180000.sti&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">gclk_clks</span><span class="p">[</span><span class="n">GCLK_STI_SCLK</span><span class="p">]),</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">emev2_clock_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">k</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">static</span> <span class="kt">int</span> <span class="n">is_setup</span><span class="p">;</span>

	<span class="cm">/* yuck, this is ugly as hell, but the non-smp case of clocks</span>
<span class="cm">	 * code is now designed to rely on ioremap() instead of static</span>
<span class="cm">	 * entity maps. in the case of smp we need access to the SMU</span>
<span class="cm">	 * register earlier than ioremap() is actually working without</span>
<span class="cm">	 * any static maps. to enable SMP in ugly but with dynamic</span>
<span class="cm">	 * mappings we have to call emev2_clock_init() from different</span>
<span class="cm">	 * places depending on UP and SMP...</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_setup</span><span class="o">++</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">smu_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">EMEV2_SMU_BASE</span><span class="p">,</span> <span class="n">PAGE_SIZE</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">smu_base</span><span class="p">);</span>

	<span class="cm">/* setup STI timer to run on 37.768 kHz and deassert reset */</span>
	<span class="n">emev2_smu_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">STI_CLKSEL</span><span class="p">);</span>
	<span class="n">emev2_smu_write</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">STI_RSTCTRL</span><span class="p">);</span>

	<span class="cm">/* deassert reset for UART0-&gt;UART3 */</span>
	<span class="n">emev2_smu_write</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">USIAU0_RSTCTRL</span><span class="p">);</span>
	<span class="n">emev2_smu_write</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">USIBU1_RSTCTRL</span><span class="p">);</span>
	<span class="n">emev2_smu_write</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">USIBU2_RSTCTRL</span><span class="p">);</span>
	<span class="n">emev2_smu_write</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">USIBU3_RSTCTRL</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">k</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">main_clks</span><span class="p">));</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="n">main_clks</span><span class="p">[</span><span class="n">k</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">emev2_sclkdiv_register</span><span class="p">(</span><span class="n">sclkdiv_clks</span><span class="p">,</span> <span class="n">SCLKDIV_NR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">emev2_gclk_register</span><span class="p">(</span><span class="n">gclk_clks</span><span class="p">,</span> <span class="n">GCLK_NR</span><span class="p">);</span>

	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">lookups</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">lookups</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">shmobile_clk_init</span><span class="p">();</span>
	<span class="k">else</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;failed to setup emev2 clocks</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
