// Seed: 1470345533
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri id_4,
    input tri0 id_5,
    output supply1 id_6
);
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    output supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    output tri1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    output wor id_8,
    input wor id_9,
    input wire id_10,
    input tri0 id_11,
    input wand id_12
);
  always id_1 = #1 1;
  module_0(
      id_11, id_11, id_3, id_3, id_11, id_12, id_8
  );
endmodule
