// Seed: 3727912121
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(posedge 1'b0 == id_1) begin
    id_4 = 1'd0;
  end
endmodule
module module_1 (
    output tri0 id_0,
    inout supply1 id_1,
    input tri0 id_2,
    output supply0 id_3
);
  wire id_5;
  module_0(
      id_5, id_5, id_5, id_5
  );
endmodule
module module_2 (
    input logic id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri id_3,
    output wand id_4
);
  wire id_6;
  or (id_2, id_0, id_3, id_1, id_6, id_7);
  wire id_7 = id_6;
  module_0(
      id_7, id_6, id_7, id_6
  );
  always @(posedge 1'b0) force id_4 = id_0;
endmodule
