// Seed: 3726632275
module module_0 (
    output tri   id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  tri0  id_4
);
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  module_2 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
  assign module_1.id_2  = 0;
endmodule
module module_1 (
    output wire  id_0,
    input  tri   id_1,
    input  tri   id_2
    , id_7,
    input  uwire id_3,
    input  wor   id_4,
    input  wor   id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_1,
      id_3
  );
endmodule
module module_2 (
    input uwire id_0
);
endmodule
