#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:27:26 MDT 2013
# Start of session at: Mon Apr 03 13:20:03 2017
# Process ID: 7196
# Log file: C:/source/FPGA-tests/Testbench/axi_testbench/project_1/vivado.log
# Journal file: C:/source/FPGA-tests/Testbench/axi_testbench/project_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-78] Attempting to get a license: Synthesis
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/Vivado/2013.2/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.2/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from 'C:/Xilinx/Vivado/2013.2/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest 'C:/Users/nakasato/AppData/Roaming/Xilinx/Vivado/tclapp/manifest.tcl'
start_gui
open_project {C:\source\FPGA-tests\Testbench\axi_testbench\project_1\project_1.xpr}
Scanning sources...
Finished scanning sources
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd w ]
add_files -fileset sim_1 C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
ERROR: [VRFC 10-985] literal 2111111111111111111111111111111111111111111111111111 exceeds maximum integer value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:31]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
ERROR: [VRFC 10-91] unsigned is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd:43]
ERROR: [VRFC 10-91] unsigned is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd:44]
ERROR: [VRFC 10-91] unsigned is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd:45]
ERROR: [VRFC 10-1504] unit reduce ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd:34]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
ERROR: [VRFC 10-985] literal 2111111111111111111111111111111111111111111111111111 exceeds maximum integer value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:31]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
ERROR: [VRFC 10-91] std_logic is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:45]
ERROR: [VRFC 10-91] std_logic is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:46]
ERROR: [VRFC 10-91] std_logic is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:47]
ERROR: [VRFC 10-91] unsigned is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:48]
ERROR: [VRFC 10-879] illegal syntax for subtype indication [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:49]
ERROR: [VRFC 10-91] crt_bus is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:49]
ERROR: [VRFC 10-1504] unit crt ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
ERROR: [VRFC 10-985] literal 2111111111111111111111111111111111111111111111111111 exceeds maximum integer value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:31]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
ERROR: [VRFC 10-91] std_logic is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:45]
ERROR: [VRFC 10-91] std_logic is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:46]
ERROR: [VRFC 10-91] std_logic is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:47]
ERROR: [VRFC 10-91] unsigned is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:48]
ERROR: [VRFC 10-879] illegal syntax for subtype indication [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:49]
ERROR: [VRFC 10-91] crt_bus is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:49]
ERROR: [VRFC 10-1504] unit crt ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
ERROR: [VRFC 10-985] literal 2111111111111111111111111111111111111111111111111111 exceeds maximum integer value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:31]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
ERROR: [VRFC 10-91] std_logic is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:45]
ERROR: [VRFC 10-91] std_logic is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:46]
ERROR: [VRFC 10-91] std_logic is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:47]
ERROR: [VRFC 10-91] unsigned is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:48]
ERROR: [VRFC 10-91] crt_bus is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:49]
ERROR: [VRFC 10-1504] unit crt ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:38]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
ERROR: [VRFC 10-985] literal 2111111111111111111111111111111111111111111111111111 exceeds maximum integer value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:31]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
ERROR: [VRFC 10-91] crt_bus is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:43]
ERROR: [VRFC 10-1504] unit crt ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:32]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
ERROR: [VRFC 10-985] literal 2111111111111111111111111111111111111111111111111111 exceeds maximum integer value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:31]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
ERROR: [VRFC 10-149] 'crt' is not compiled in library work [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:31]
ERROR: [VRFC 10-91] crt_bus is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:44]
ERROR: [VRFC 10-1504] unit crt ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:33]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
ERROR: [VRFC 10-985] literal 2111111111111111111111111111111111111111111111111111 exceeds maximum integer value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:31]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
ERROR: [VRFC 10-879] illegal syntax for subtype indication [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:44]
ERROR: [VRFC 10-1504] unit crt ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:33]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
ERROR: [VRFC 10-985] literal 2111111111111111111111111111111111111111111111111111 exceeds maximum integer value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:31]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
ERROR: [VRFC 10-925] indexed name is not a unsigned [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:61]
WARNING: [VRFC 10-280] actual for formal port modulus is neither a static name nor a globally static expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:61]
ERROR: [VRFC 10-925] indexed name is not a unsigned [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:63]
ERROR: [VRFC 10-704] formal reset has no actual or default value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:54]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:48]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
ERROR: [VRFC 10-985] literal 2111111111111111111111111111111111111111111111111111 exceeds maximum integer value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:31]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
ERROR: [VRFC 10-925] indexed name is not a unsigned [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:61]
WARNING: [VRFC 10-280] actual for formal port modulus is neither a static name nor a globally static expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:61]
ERROR: [VRFC 10-704] formal arg has no actual or default value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:63]
ERROR: [VRFC 10-927] indexed name prefix type integer is not an array type [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:63]
ERROR: [VRFC 10-925] indexed name is not a unsigned [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:63]
ERROR: [VRFC 10-704] formal reset has no actual or default value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:54]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:48]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
ERROR: [VRFC 10-985] literal 2111111111111111111111111111111111111111111111111111 exceeds maximum integer value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:31]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
WARNING: [VRFC 10-280] actual for formal port modulus is neither a static name nor a globally static expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:61]
ERROR: [VRFC 10-704] formal reset has no actual or default value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:54]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:48]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
WARNING: [VRFC 10-280] actual for formal port modulus is neither a static name nor a globally static expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:61]
ERROR: [VRFC 10-704] formal reset has no actual or default value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:54]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:48]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
WARNING: [VRFC 10-280] actual for formal port modulus is neither a static name nor a globally static expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:60]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd" into library work
ERROR: [VRFC 10-879] illegal syntax for subtype indication [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:23]
ERROR: [VRFC 10-91] crt_bus is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:23]
ERROR: [VRFC 10-47] stop is already declared in this region [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:26]
ERROR: [VRFC 10-91] crt_remainders is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:46]
ERROR: [VRFC 10-283] actual of formal out port remainders cannot be an expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:46]
ERROR: [VRFC 10-91] reset is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:62]
ERROR: [VRFC 10-91] reset is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:64]
ERROR: [VRFC 10-91] crt_val is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:67]
ERROR: [VRFC 10-91] crt_rem is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:72]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:14]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
WARNING: [VRFC 10-280] actual for formal port modulus is neither a static name nor a globally static expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:60]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd" into library work
ERROR: [VRFC 10-879] illegal syntax for subtype indication [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:24]
ERROR: [VRFC 10-91] reset is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:61]
ERROR: [VRFC 10-91] reset is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:63]
ERROR: [VRFC 10-91] crt_val is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:66]
ERROR: [VRFC 10-91] crt_rem is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:71]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:15]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
WARNING: [VRFC 10-280] actual for formal port modulus is neither a static name nor a globally static expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:60]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd" into library work
ERROR: [VRFC 10-91] reset is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:61]
ERROR: [VRFC 10-91] reset is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:63]
ERROR: [VRFC 10-91] crt_val is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:66]
ERROR: [VRFC 10-91] crt_rem is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:71]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:15]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
WARNING: [VRFC 10-280] actual for formal port modulus is neither a static name nor a globally static expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:60]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd" into library work
ERROR: [VRFC 10-91] crt_val is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:63]
ERROR: [VRFC 10-91] crt_rem is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:68]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:15]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
WARNING: [VRFC 10-280] actual for formal port modulus is neither a static name nor a globally static expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:60]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd" into library work
Starting static elaboration
ERROR: [VRFC 10-923] index value <9> is out of range [8:0] of array <primes> [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:60]
ERROR: [VRFC 10-923] index value <9> is out of range [8:0] of array <remainders> [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_crt in library work failed
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
WARNING: [VRFC 10-280] actual for formal port modulus is neither a static name nor a globally static expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:60]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x779dbac8]
[1] (ISIMC::VlogCompiler::VlogCompiler+0x29116) [0x14003a7a6]
[2] (ISIMC::VhdlCompiler::~VhdlCompiler+0x83e) [0x1400bfe1e]
[3] (ISIMC::Options::parseVlogcompCommandLine+0x3e25c) [0x14017b56c]
[4] (ISIMC::VhdlCompiler::~VhdlCompiler+0x6f1b) [0x1400c64fb]
[5] (ISIMC::VhdlCompiler::~VhdlCompiler+0x839d) [0x1400c797d]
[6] (Verific::VhdlVisitor::TraverseArray+0x4c) [0x1f56c8c]
[7] (ISIMC::VhdlCompiler::~VhdlCompiler+0x8661) [0x1400c7c41]
[8] (Verific::VhdlVisitor::TraverseArray+0x4c) [0x1f56c8c]
[9] (ISIMC::VhdlCompiler::~VhdlCompiler+0x1534) [0x1400c0b14]
[10] (ISIMC::VhdlCompiler::~VhdlCompiler+0x6925) [0x1400c5f05]
[11] (ISIMC::VhdlCompiler::~VhdlCompiler+0x83b7) [0x1400c7997]
[12] (Verific::VhdlVisitor::TraverseArray+0x4c) [0x1f56c8c]
[13] (ISIMC::VhdlCompiler::~VhdlCompiler+0x1534) [0x1400c0b14]
[14] (ISIMC::VhdlCompiler::~VhdlCompiler+0x6925) [0x1400c5f05]
[15] (ISIMC::VhdlCompiler::~VhdlCompiler+0x7fe9) [0x1400c75c9]
[16] (ISIMC::VhdlCompiler::buildSDG+0x7a) [0x1400b93ea]
[17]  [0x140002006]
[18]  [0x14000bc9f]
[19]  [0x14000c4a5]
[20] (ISIMC::Options::parseVlogcompCommandLine+0xb4b72) [0x1401f1e82]
[21] (BaseThreadInitThunk+0xd) [0x777859bd]

Done
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
WARNING: [VRFC 10-280] actual for formal port modulus is neither a static name nor a globally static expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:60]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x779dbac8]
[1] (ISIMC::VlogCompiler::VlogCompiler+0x29116) [0x14003a7a6]
[2] (ISIMC::VhdlCompiler::~VhdlCompiler+0x83e) [0x1400bfe1e]
[3] (ISIMC::Options::parseVlogcompCommandLine+0x3e25c) [0x14017b56c]
[4] (ISIMC::VhdlCompiler::~VhdlCompiler+0x6f1b) [0x1400c64fb]
[5] (ISIMC::VhdlCompiler::~VhdlCompiler+0x839d) [0x1400c797d]
[6] (Verific::VhdlVisitor::TraverseArray+0x4c) [0x1f56c8c]
[7] (ISIMC::VhdlCompiler::~VhdlCompiler+0x8661) [0x1400c7c41]
[8] (Verific::VhdlVisitor::TraverseArray+0x4c) [0x1f56c8c]
[9] (ISIMC::VhdlCompiler::~VhdlCompiler+0x1534) [0x1400c0b14]
[10] (ISIMC::VhdlCompiler::~VhdlCompiler+0x6925) [0x1400c5f05]
[11] (ISIMC::VhdlCompiler::~VhdlCompiler+0x83b7) [0x1400c7997]
[12] (Verific::VhdlVisitor::TraverseArray+0x4c) [0x1f56c8c]
[13] (ISIMC::VhdlCompiler::~VhdlCompiler+0x1534) [0x1400c0b14]
[14] (ISIMC::VhdlCompiler::~VhdlCompiler+0x6925) [0x1400c5f05]
[15] (ISIMC::VhdlCompiler::~VhdlCompiler+0x7fe9) [0x1400c75c9]
[16] (ISIMC::VhdlCompiler::buildSDG+0x7a) [0x1400b93ea]
[17]  [0x140002006]
[18]  [0x14000bc9f]
[19]  [0x14000c4a5]
[20] (ISIMC::Options::parseVlogcompCommandLine+0xb4b72) [0x1401f1e82]
[21] (BaseThreadInitThunk+0xd) [0x777859bd]

Done
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
WARNING: [VRFC 10-280] actual for formal port modulus is neither a static name nor a globally static expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:60]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x779dbac8]
[1] (ISIMC::VlogCompiler::VlogCompiler+0x29116) [0x14003a7a6]
[2] (ISIMC::VhdlCompiler::~VhdlCompiler+0x83e) [0x1400bfe1e]
[3] (ISIMC::Options::parseVlogcompCommandLine+0x3e25c) [0x14017b56c]
[4] (ISIMC::VhdlCompiler::~VhdlCompiler+0x6f1b) [0x1400c64fb]
[5] (ISIMC::VhdlCompiler::~VhdlCompiler+0x839d) [0x1400c797d]
[6] (Verific::VhdlVisitor::TraverseArray+0x4c) [0x1f56c8c]
[7] (ISIMC::VhdlCompiler::~VhdlCompiler+0x8661) [0x1400c7c41]
[8] (Verific::VhdlVisitor::TraverseArray+0x4c) [0x1f56c8c]
[9] (ISIMC::VhdlCompiler::~VhdlCompiler+0x1534) [0x1400c0b14]
[10] (ISIMC::VhdlCompiler::~VhdlCompiler+0x6925) [0x1400c5f05]
[11] (ISIMC::VhdlCompiler::~VhdlCompiler+0x83b7) [0x1400c7997]
[12] (Verific::VhdlVisitor::TraverseArray+0x4c) [0x1f56c8c]
[13] (ISIMC::VhdlCompiler::~VhdlCompiler+0x1534) [0x1400c0b14]
[14] (ISIMC::VhdlCompiler::~VhdlCompiler+0x6925) [0x1400c5f05]
[15] (ISIMC::VhdlCompiler::~VhdlCompiler+0x7fe9) [0x1400c75c9]
[16] (ISIMC::VhdlCompiler::buildSDG+0x7a) [0x1400b93ea]
[17]  [0x140002006]
[18]  [0x14000bc9f]
[19]  [0x14000c4a5]
[20] (ISIMC::Options::parseVlogcompCommandLine+0xb4b72) [0x1401f1e82]
[21] (BaseThreadInitThunk+0xd) [0x777859bd]

Done
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/crt.prj   work.crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/crt.prj work.crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
WARNING: [VRFC 10-280] actual for formal port modulus is neither a static name nor a globally static expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:60]
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x779dbac8]
[1] (ISIMC::VlogCompiler::VlogCompiler+0x29116) [0x14003a7a6]
[2] (ISIMC::VhdlCompiler::~VhdlCompiler+0x83e) [0x1400bfe1e]
[3] (ISIMC::Options::parseVlogcompCommandLine+0x3e25c) [0x14017b56c]
[4] (ISIMC::VhdlCompiler::~VhdlCompiler+0x6f1b) [0x1400c64fb]
[5] (ISIMC::VhdlCompiler::~VhdlCompiler+0x839d) [0x1400c797d]
[6] (Verific::VhdlVisitor::TraverseArray+0x4c) [0x1f56c8c]
[7] (ISIMC::VhdlCompiler::~VhdlCompiler+0x8661) [0x1400c7c41]
[8] (Verific::VhdlVisitor::TraverseArray+0x4c) [0x1f56c8c]
[9] (ISIMC::VhdlCompiler::~VhdlCompiler+0x1534) [0x1400c0b14]
[10] (ISIMC::VhdlCompiler::~VhdlCompiler+0x6925) [0x1400c5f05]
[11] (ISIMC::VhdlCompiler::~VhdlCompiler+0x7fe9) [0x1400c75c9]
[12] (ISIMC::VhdlCompiler::buildSDG+0x7a) [0x1400b93ea]
[13]  [0x140002006]
[14]  [0x14000bc9f]
[15]  [0x14000c4a5]
[16] (ISIMC::Options::parseVlogcompCommandLine+0xb4b72) [0x1401f1e82]
[17] (BaseThreadInitThunk+0xd) [0x777859bd]

Done
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
WARNING: [VRFC 10-280] actual for formal port modulus is neither a static name nor a globally static expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:60]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x779dbac8]
[1] (ISIMC::VlogCompiler::VlogCompiler+0x29116) [0x14003a7a6]
[2] (ISIMC::VhdlCompiler::~VhdlCompiler+0x83e) [0x1400bfe1e]
[3] (ISIMC::Options::parseVlogcompCommandLine+0x3e25c) [0x14017b56c]
[4] (ISIMC::VhdlCompiler::~VhdlCompiler+0x6f1b) [0x1400c64fb]
[5] (ISIMC::VhdlCompiler::~VhdlCompiler+0x839d) [0x1400c797d]
[6] (Verific::VhdlVisitor::TraverseArray+0x4c) [0x1f56c8c]
[7] (ISIMC::VhdlCompiler::~VhdlCompiler+0x8661) [0x1400c7c41]
[8] (Verific::VhdlVisitor::TraverseArray+0x4c) [0x1f56c8c]
[9] (ISIMC::VhdlCompiler::~VhdlCompiler+0x1534) [0x1400c0b14]
[10] (ISIMC::VhdlCompiler::~VhdlCompiler+0x6925) [0x1400c5f05]
[11] (ISIMC::VhdlCompiler::~VhdlCompiler+0x83b7) [0x1400c7997]
[12] (Verific::VhdlVisitor::TraverseArray+0x4c) [0x1f56c8c]
[13] (ISIMC::VhdlCompiler::~VhdlCompiler+0x1534) [0x1400c0b14]
[14] (ISIMC::VhdlCompiler::~VhdlCompiler+0x6925) [0x1400c5f05]
[15] (ISIMC::VhdlCompiler::~VhdlCompiler+0x7fe9) [0x1400c75c9]
[16] (ISIMC::VhdlCompiler::buildSDG+0x7a) [0x1400b93ea]
[17]  [0x140002006]
[18]  [0x14000bc9f]
[19]  [0x14000c4a5]
[20] (ISIMC::Options::parseVlogcompCommandLine+0xb4b72) [0x1401f1e82]
[21] (BaseThreadInitThunk+0xd) [0x777859bd]

Done
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_runs synth_1
[Mon Apr 03 16:49:27 2017] Launched synth_1...
Run output will be captured here: C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1
[Mon Apr 03 16:52:09 2017] Launched impl_1...
Run output will be captured here: C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.runs/impl_1/runme.log
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
ERROR: [VRFC 10-1412] syntax error near % [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd:54]
ERROR: [VRFC 10-1412] syntax error near % [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd:54]
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
ERROR: [VRFC 10-1412] syntax error near % [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd:54]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd:47]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
ERROR: [VRFC 10-724] found '0' definitions of operator "mod", cannot determine exact overloaded matching definition for "mod" [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd:54]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd:47]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
ERROR: [VRFC 10-1471] type error near value ; current type std_logic_vector; expected type natural [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd:54]
ERROR: [VRFC 10-704] formal size has no actual or default value [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd:54]
ERROR: [VRFC 10-724] found '0' definitions of operator "mod", cannot determine exact overloaded matching definition for "mod" [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd:54]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd:47]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
ERROR: [VRFC 10-1412] syntax error near remainders [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:44]
ERROR: [VRFC 10-616] entity crt is not yet compiled [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:48]
ERROR: [VRFC 10-53] clk is illegal in an expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:57]
ERROR: [VRFC 10-53] primes is illegal in an expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:58]
ERROR: [VRFC 10-53] value is illegal in an expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:59]
ERROR: [VRFC 10-91] remainders is not declared [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:60]
ERROR: [VRFC 10-283] actual of formal out port remainder cannot be an expression [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd:60]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd" into library work
ERROR: [VRFC 10-925] indexed name is not a crt_bus [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:67]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd:15]
INFO: [VRFC 10-240] VHDL file C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd ignored due to errors
ERROR: [Runs 36-25] xelab application returned error(s). Please see 'C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/xelab.log' file for more details.
ERROR: [Common 17-69] Command failed: Failed to compile the design!
launch_xsim -simset sim_1 -mode behavioral
INFO: [Runs 36-130] *** Running xelab
    with args "-m64 --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj   work.tb_crt"
Vivado Simulator 2013.2
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2013.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L work -L secureip --snapshot tb_crt_behav --prj C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.sim/sim_1/behav/tb_crt.prj work.tb_crt 
Multi-threading is on. Using 6 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2013.2/data/verilog/src/glbl.v" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/reduce.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sources_1/new/crt.vhd" into library work
INFO: [VRFC 10-163] Analyzing VHDL file "C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.crt_pkg
Compiling architecture behavioral of entity work.reduce [\reduce(64,256)\]
Compiling architecture behavioral of entity work.crt [\crt(64,256,9)\]
Compiling architecture behavior of entity work.tb_crt
Built simulation snapshot tb_crt_behav
INFO: [Runs 36-26] xelab completed.
INFO: [Vivado 12-1390] *** Running xsim
    with args "tb_crt_behav -key {Behavioral:sim_1:Functional:tb_crt} -tclbatch {tb_crt.tcl} -log {tb_crt_behav.log}"
Vivado Simulator 2013.2
Time resolution is 1 ps
Error: Assertion violation
Time: 25 ns  Iteration: 1  Process: /tb_crt/stimulus  File: C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd
Error: Assertion violation
Time: 25 ns  Iteration: 1  Process: /tb_crt/stimulus  File: C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd
Error: Assertion violation
Time: 25 ns  Iteration: 1  Process: /tb_crt/stimulus  File: C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd
Error: Assertion violation
Time: 25 ns  Iteration: 1  Process: /tb_crt/stimulus  File: C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd
Error: Assertion violation
Time: 25 ns  Iteration: 1  Process: /tb_crt/stimulus  File: C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd
Error: Assertion violation
Time: 25 ns  Iteration: 1  Process: /tb_crt/stimulus  File: C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd
Error: Assertion violation
Time: 25 ns  Iteration: 1  Process: /tb_crt/stimulus  File: C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd
Error: Assertion violation
Time: 25 ns  Iteration: 1  Process: /tb_crt/stimulus  File: C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd
Error: Assertion violation
Time: 25 ns  Iteration: 1  Process: /tb_crt/stimulus  File: C:/source/FPGA-tests/Testbench/axi_testbench/project_1/project_1.srcs/sim_1/new/tb_crt.vhd
INFO: [Vivado 12-1395] XSim completed. Design snapshot 'tb_crt_behav' loaded.
