Analysis & Synthesis report for assignment1
Fri Feb 04 15:09:18 2022
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: int32dualportRAM:A
 10. Parameter Settings for User Entity Instance: int32dualportRAM:W
 11. Parameter Settings for User Entity Instance: int32dualportRAM:C
 12. Port Connectivity Checks: "int32dualportRAM:C"
 13. Port Connectivity Checks: "int32dualportRAM:W"
 14. Port Connectivity Checks: "int32dualportRAM:A"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Feb 04 15:09:18 2022       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; assignment1                                 ;
; Top-level Entity Name           ; ex4_cse                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 33                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ex4_cse            ; assignment1        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                           ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                                    ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; int32add.vhd                     ; yes             ; User VHDL File  ; C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32add.vhd         ;         ;
; int32mult.vhd                    ; yes             ; User VHDL File  ; C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32mult.vhd        ;         ;
; int32dualportRAM.vhd             ; yes             ; User VHDL File  ; C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32dualportRAM.vhd ;         ;
; ex4_cse.vhd                      ; yes             ; User VHDL File  ; C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd          ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 33    ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 33    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |ex4_cse                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 33   ; 0            ; |ex4_cse            ; ex4_cse     ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: int32dualportRAM:A ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; addr_width     ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: int32dualportRAM:W ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; addr_width     ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: int32dualportRAM:C ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; addr_width     ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "int32dualportRAM:C"                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; d_in[30..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; d_in[31]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; d_in[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; d_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "int32dualportRAM:W" ;
+-------------+-------+----------+---------------+
; Port        ; Type  ; Severity ; Details       ;
+-------------+-------+----------+---------------+
; d_in[30..1] ; Input ; Info     ; Stuck at GND  ;
; d_in[31]    ; Input ; Info     ; Stuck at VCC  ;
; d_in[0]     ; Input ; Info     ; Stuck at VCC  ;
+-------------+-------+----------+---------------+


+------------------------------------------------+
; Port Connectivity Checks: "int32dualportRAM:A" ;
+-------------+-------+----------+---------------+
; Port        ; Type  ; Severity ; Details       ;
+-------------+-------+----------+---------------+
; d_in[30..1] ; Input ; Info     ; Stuck at GND  ;
; d_in[31]    ; Input ; Info     ; Stuck at VCC  ;
; d_in[0]     ; Input ; Info     ; Stuck at VCC  ;
+-------------+-------+----------+---------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 2                           ;
; boundary_port         ; 33                          ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri Feb 04 15:09:08 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off assignment1 -c assignment1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file int32add.vhd
    Info (12022): Found design unit 1: int32add-add32_type0 File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32add.vhd Line: 18
    Info (12023): Found entity 1: int32add File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32add.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file int32mult.vhd
    Info (12022): Found design unit 1: int32mult-mult32_type0 File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32mult.vhd Line: 18
    Info (12023): Found entity 1: int32mult File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32mult.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file testbench_int32add.vhd
    Info (12022): Found design unit 1: testbench_int32add-tb File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_int32add.vhd Line: 11
    Info (12023): Found entity 1: testbench_int32add File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_int32add.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file testbench_int32mult.vhd
    Info (12022): Found design unit 1: testbench_int32mult-tb File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_int32mult.vhd Line: 11
    Info (12023): Found entity 1: testbench_int32mult File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_int32mult.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file int32dualportram.vhd
    Info (12022): Found design unit 1: int32dualportRAM-dpRAM File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32dualportRAM.vhd Line: 32
    Info (12023): Found entity 1: int32dualportRAM File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32dualportRAM.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file testbench_int32dualportram.vhd
    Info (12022): Found design unit 1: testbench_int32dualportRAM-tb File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_int32dualportRAM.vhd Line: 12
    Info (12023): Found entity 1: testbench_int32dualportRAM File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_int32dualportRAM.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file eqsolver.vhd
    Info (12022): Found design unit 1: eqSolver-calc_circuit File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/eqSolver.vhd Line: 27
    Info (12023): Found entity 1: eqSolver File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/eqSolver.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file testbench_eqsolver.vhd
    Info (12022): Found design unit 1: testbench_eqSolver-tb File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_eqSolver.vhd Line: 11
    Info (12023): Found entity 1: testbench_eqSolver File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/testbench_eqSolver.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file ex1.vhd
    Info (12022): Found design unit 1: ex1-hls File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex1.vhd Line: 12
    Info (12023): Found entity 1: ex1 File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex1.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ex2.vhd
    Info (12022): Found design unit 1: ex2-hls File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex2.vhd Line: 12
    Info (12023): Found entity 1: ex2 File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ex3.vhd
    Info (12022): Found design unit 1: ex3-hls File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex3.vhd Line: 12
    Info (12023): Found entity 1: ex3 File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex3.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ex4.vhd
    Info (12022): Found design unit 1: ex4-hls File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4.vhd Line: 12
    Info (12023): Found entity 1: ex4 File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ex4_cse.vhd
    Info (12022): Found design unit 1: ex4_cse-hls File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 12
    Info (12023): Found entity 1: ex4_cse File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 5
Info (12127): Elaborating entity "ex4_cse" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at ex4_cse.vhd(43): used implicit default value for signal "we_A" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 43
Warning (10541): VHDL Signal Declaration warning at ex4_cse.vhd(43): used implicit default value for signal "we_W" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 43
Warning (10541): VHDL Signal Declaration warning at ex4_cse.vhd(44): used implicit default value for signal "aw_A" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 44
Warning (10541): VHDL Signal Declaration warning at ex4_cse.vhd(44): used implicit default value for signal "aw_W" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 44
Warning (10541): VHDL Signal Declaration warning at ex4_cse.vhd(44): used implicit default value for signal "ar_C" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 44
Warning (10541): VHDL Signal Declaration warning at ex4_cse.vhd(45): used implicit default value for signal "din_A" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 45
Warning (10541): VHDL Signal Declaration warning at ex4_cse.vhd(45): used implicit default value for signal "din_W" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 45
Warning (10541): VHDL Signal Declaration warning at ex4_cse.vhd(45): used implicit default value for signal "din_C" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 45
Warning (10036): Verilog HDL or VHDL warning at ex4_cse.vhd(45): object "dout_C" assigned a value but never read File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 45
Warning (10036): Verilog HDL or VHDL warning at ex4_cse.vhd(46): object "r12" assigned a value but never read File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at ex4_cse.vhd(46): object "r23" assigned a value but never read File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at ex4_cse.vhd(46): object "r34" assigned a value but never read File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 46
Warning (10036): Verilog HDL or VHDL warning at ex4_cse.vhd(46): object "r43" assigned a value but never read File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 46
Info (10041): Inferred latch for "r37[0]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[1]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[2]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[3]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[4]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[5]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[6]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[7]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[8]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[9]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[10]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[11]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[12]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[13]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[14]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[15]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[16]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[17]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[18]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[19]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[20]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[21]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[22]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[23]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[24]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[25]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[26]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[27]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[28]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[29]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[30]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r37[31]" at ex4_cse.vhd(140) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 140
Info (10041): Inferred latch for "r26[0]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[1]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[2]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[3]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[4]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[5]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[6]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[7]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[8]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[9]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[10]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[11]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[12]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[13]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[14]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[15]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[16]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[17]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[18]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[19]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[20]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[21]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[22]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[23]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[24]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[25]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[26]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[27]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[28]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[29]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[30]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "r26[31]" at ex4_cse.vhd(139) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 139
Info (10041): Inferred latch for "iM2_1[0]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[1]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[2]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[3]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[4]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[5]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[6]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[7]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[8]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[9]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[10]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[11]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[12]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[13]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[14]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[15]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[16]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[17]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[18]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[19]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[20]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[21]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[22]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[23]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[24]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[25]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[26]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[27]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[28]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[29]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[30]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_1[31]" at ex4_cse.vhd(137) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 137
Info (10041): Inferred latch for "iM2_0[0]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[1]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[2]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[3]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[4]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[5]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[6]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[7]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[8]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[9]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[10]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[11]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[12]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[13]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[14]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[15]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[16]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[17]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[18]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[19]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[20]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[21]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[22]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[23]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[24]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[25]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[26]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[27]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[28]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[29]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[30]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "iM2_0[31]" at ex4_cse.vhd(135) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 135
Info (10041): Inferred latch for "r38[0]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[1]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[2]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[3]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[4]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[5]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[6]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[7]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[8]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[9]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[10]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[11]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[12]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[13]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[14]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[15]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[16]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[17]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[18]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[19]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[20]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[21]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[22]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[23]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[24]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[25]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[26]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[27]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[28]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[29]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[30]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r38[31]" at ex4_cse.vhd(134) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 134
Info (10041): Inferred latch for "r27[0]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[1]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[2]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[3]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[4]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[5]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[6]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[7]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[8]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[9]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[10]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[11]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[12]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[13]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[14]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[15]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[16]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[17]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[18]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[19]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[20]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[21]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[22]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[23]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[24]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[25]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[26]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[27]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[28]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[29]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[30]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r27[31]" at ex4_cse.vhd(133) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 133
Info (10041): Inferred latch for "r16[0]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[1]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[2]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[3]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[4]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[5]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[6]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[7]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[8]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[9]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[10]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[11]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[12]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[13]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[14]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[15]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[16]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[17]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[18]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[19]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[20]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[21]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[22]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[23]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[24]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[25]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[26]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[27]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[28]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[29]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[30]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r16[31]" at ex4_cse.vhd(132) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 132
Info (10041): Inferred latch for "r15[0]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[1]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[2]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[3]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[4]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[5]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[6]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[7]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[8]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[9]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[10]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[11]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[12]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[13]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[14]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[15]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[16]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[17]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[18]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[19]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[20]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[21]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[22]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[23]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[24]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[25]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[26]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[27]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[28]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[29]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[30]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "r15[31]" at ex4_cse.vhd(131) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 131
Info (10041): Inferred latch for "iM1_1[0]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[1]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[2]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[3]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[4]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[5]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[6]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[7]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[8]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[9]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[10]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[11]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[12]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[13]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[14]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[15]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[16]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[17]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[18]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[19]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[20]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[21]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[22]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[23]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[24]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[25]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[26]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[27]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[28]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[29]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[30]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_1[31]" at ex4_cse.vhd(127) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 127
Info (10041): Inferred latch for "iM1_0[0]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[1]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[2]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[3]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[4]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[5]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[6]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[7]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[8]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[9]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[10]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[11]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[12]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[13]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[14]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[15]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[16]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[17]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[18]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[19]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[20]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[21]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[22]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[23]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[24]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[25]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[26]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[27]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[28]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[29]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[30]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "iM1_0[31]" at ex4_cse.vhd(123) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 123
Info (10041): Inferred latch for "r42[0]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[1]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[2]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[3]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[4]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[5]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[6]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[7]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[8]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[9]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[10]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[11]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[12]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[13]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[14]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[15]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[16]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[17]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[18]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[19]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[20]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[21]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[22]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[23]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[24]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[25]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[26]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[27]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[28]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[29]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[30]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r42[31]" at ex4_cse.vhd(122) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 122
Info (10041): Inferred latch for "r31[0]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[1]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[2]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[3]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[4]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[5]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[6]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[7]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[8]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[9]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[10]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[11]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[12]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[13]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[14]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[15]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[16]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[17]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[18]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[19]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[20]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[21]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[22]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[23]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[24]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[25]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[26]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[27]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[28]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[29]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[30]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r31[31]" at ex4_cse.vhd(121) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 121
Info (10041): Inferred latch for "r20[0]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[1]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[2]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[3]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[4]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[5]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[6]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[7]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[8]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[9]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[10]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[11]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[12]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[13]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[14]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[15]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[16]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[17]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[18]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[19]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[20]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[21]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[22]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[23]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[24]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[25]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[26]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[27]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[28]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[29]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[30]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r20[31]" at ex4_cse.vhd(120) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 120
Info (10041): Inferred latch for "r9[0]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[1]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[2]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[3]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[4]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[5]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[6]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[7]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[8]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[9]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[10]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[11]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[12]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[13]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[14]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[15]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[16]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[17]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[18]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[19]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[20]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[21]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[22]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[23]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[24]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[25]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[26]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[27]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[28]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[29]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[30]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r9[31]" at ex4_cse.vhd(119) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 119
Info (10041): Inferred latch for "r5[0]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[1]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[2]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[3]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[4]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[5]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[6]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[7]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[8]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[9]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[10]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[11]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[12]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[13]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[14]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[15]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[16]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[17]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[18]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[19]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[20]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[21]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[22]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[23]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[24]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[25]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[26]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[27]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[28]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[29]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[30]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r5[31]" at ex4_cse.vhd(118) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 118
Info (10041): Inferred latch for "r4[0]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[1]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[2]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[3]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[4]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[5]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[6]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[7]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[8]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[9]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[10]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[11]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[12]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[13]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[14]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[15]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[16]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[17]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[18]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[19]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[20]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[21]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[22]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[23]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[24]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[25]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[26]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[27]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[28]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[29]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[30]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "r4[31]" at ex4_cse.vhd(117) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 117
Info (10041): Inferred latch for "iM0_1[0]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[1]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[2]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[3]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[4]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[5]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[6]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[7]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[8]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[9]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[10]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[11]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[12]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[13]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[14]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[15]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[16]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[17]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[18]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[19]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[20]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[21]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[22]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[23]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[24]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[25]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[26]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[27]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[28]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[29]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[30]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_1[31]" at ex4_cse.vhd(111) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 111
Info (10041): Inferred latch for "iM0_0[0]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[1]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[2]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[3]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[4]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[5]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[6]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[7]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[8]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[9]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[10]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[11]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[12]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[13]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[14]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[15]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[16]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[17]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[18]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[19]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[20]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[21]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[22]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[23]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[24]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[25]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[26]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[27]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[28]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[29]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[30]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "iM0_0[31]" at ex4_cse.vhd(105) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 105
Info (10041): Inferred latch for "r41[0]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[1]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[2]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[3]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[4]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[5]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[6]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[7]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[8]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[9]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[10]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[11]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[12]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[13]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[14]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[15]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[16]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[17]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[18]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[19]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[20]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[21]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[22]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[23]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[24]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[25]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[26]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[27]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[28]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[29]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[30]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r41[31]" at ex4_cse.vhd(102) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 102
Info (10041): Inferred latch for "r30[0]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[1]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[2]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[3]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[4]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[5]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[6]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[7]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[8]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[9]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[10]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[11]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[12]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[13]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[14]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[15]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[16]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[17]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[18]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[19]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[20]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[21]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[22]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[23]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[24]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[25]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[26]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[27]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[28]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[29]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[30]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r30[31]" at ex4_cse.vhd(101) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 101
Info (10041): Inferred latch for "r19[0]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[1]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[2]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[3]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[4]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[5]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[6]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[7]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[8]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[9]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[10]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[11]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[12]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[13]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[14]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[15]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[16]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[17]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[18]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[19]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[20]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[21]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[22]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[23]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[24]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[25]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[26]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[27]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[28]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[29]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[30]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "r19[31]" at ex4_cse.vhd(100) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 100
Info (10041): Inferred latch for "iA1_1[0]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[1]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[2]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[3]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[4]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[5]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[6]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[7]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[8]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[9]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[10]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[11]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[12]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[13]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[14]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[15]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[16]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[17]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[18]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[19]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[20]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[21]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[22]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[23]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[24]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[25]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[26]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[27]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[28]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[29]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[30]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_1[31]" at ex4_cse.vhd(97) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 97
Info (10041): Inferred latch for "iA1_0[0]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[1]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[2]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[3]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[4]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[5]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[6]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[7]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[8]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[9]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[10]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[11]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[12]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[13]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[14]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[15]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[16]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[17]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[18]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[19]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[20]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[21]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[22]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[23]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[24]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[25]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[26]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[27]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[28]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[29]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[30]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "iA1_0[31]" at ex4_cse.vhd(94) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 94
Info (10041): Inferred latch for "r8[0]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[1]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[2]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[3]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[4]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[5]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[6]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[7]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[8]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[9]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[10]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[11]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[12]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[13]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[14]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[15]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[16]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[17]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[18]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[19]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[20]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[21]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[22]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[23]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[24]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[25]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[26]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[27]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[28]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[29]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[30]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "r8[31]" at ex4_cse.vhd(89) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 89
Info (10041): Inferred latch for "iA0_1[0]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[1]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[2]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[3]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[4]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[5]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[6]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[7]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[8]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[9]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[10]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[11]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[12]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[13]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[14]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[15]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[16]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[17]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[18]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[19]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[20]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[21]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[22]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[23]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[24]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[25]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[26]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[27]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[28]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[29]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[30]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_1[31]" at ex4_cse.vhd(84) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 84
Info (10041): Inferred latch for "iA0_0[0]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[1]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[2]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[3]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[4]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[5]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[6]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[7]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[8]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[9]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[10]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[11]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[12]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[13]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[14]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[15]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[16]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[17]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[18]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[19]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[20]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[21]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[22]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[23]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[24]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[25]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[26]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[27]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[28]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[29]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[30]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "iA0_0[31]" at ex4_cse.vhd(79) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 79
Info (10041): Inferred latch for "r7[0]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[1]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[2]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[3]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[4]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[5]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[6]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[7]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[8]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[9]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[10]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[11]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[12]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[13]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[14]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[15]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[16]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[17]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[18]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[19]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[20]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[21]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[22]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[23]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[24]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[25]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[26]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[27]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[28]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[29]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[30]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r7[31]" at ex4_cse.vhd(74) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 74
Info (10041): Inferred latch for "r3[0]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[1]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[2]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[3]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[4]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[5]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[6]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[7]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[8]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[9]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[10]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[11]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[12]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[13]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[14]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[15]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[16]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[17]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[18]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[19]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[20]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[21]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[22]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[23]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[24]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[25]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[26]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[27]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[28]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[29]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[30]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r3[31]" at ex4_cse.vhd(73) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 73
Info (10041): Inferred latch for "r1[0]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[1]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[2]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[3]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[4]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[5]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[6]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[7]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[8]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[9]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[10]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[11]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[12]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[13]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[14]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[15]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[16]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[17]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[18]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[19]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[20]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[21]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[22]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[23]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[24]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[25]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[26]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[27]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[28]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[29]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[30]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r1[31]" at ex4_cse.vhd(72) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 72
Info (10041): Inferred latch for "r39[0]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[1]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[2]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[3]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[4]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[5]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[6]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[7]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[8]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[9]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[10]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[11]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[12]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[13]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[14]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[15]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[16]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[17]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[18]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[19]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[20]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[21]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[22]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[23]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[24]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[25]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[26]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[27]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[28]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[29]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[30]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r39[31]" at ex4_cse.vhd(69) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 69
Info (10041): Inferred latch for "r28[0]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[1]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[2]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[3]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[4]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[5]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[6]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[7]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[8]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[9]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[10]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[11]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[12]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[13]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[14]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[15]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[16]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[17]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[18]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[19]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[20]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[21]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[22]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[23]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[24]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[25]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[26]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[27]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[28]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[29]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[30]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r28[31]" at ex4_cse.vhd(68) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 68
Info (10041): Inferred latch for "r17[0]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[1]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[2]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[3]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[4]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[5]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[6]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[7]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[8]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[9]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[10]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[11]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[12]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[13]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[14]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[15]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[16]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[17]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[18]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[19]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[20]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[21]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[22]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[23]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[24]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[25]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[26]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[27]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[28]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[29]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[30]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r17[31]" at ex4_cse.vhd(67) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 67
Info (10041): Inferred latch for "r6[0]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[1]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[2]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[3]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[4]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[5]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[6]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[7]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[8]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[9]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[10]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[11]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[12]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[13]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[14]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[15]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[16]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[17]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[18]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[19]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[20]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[21]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[22]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[23]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[24]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[25]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[26]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[27]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[28]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[29]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[30]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r6[31]" at ex4_cse.vhd(66) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 66
Info (10041): Inferred latch for "r2[0]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[1]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[2]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[3]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[4]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[5]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[6]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[7]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[8]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[9]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[10]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[11]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[12]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[13]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[14]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[15]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[16]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[17]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[18]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[19]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[20]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[21]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[22]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[23]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[24]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[25]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[26]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[27]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[28]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[29]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[30]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r2[31]" at ex4_cse.vhd(65) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 65
Info (10041): Inferred latch for "r0[0]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[1]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[2]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[3]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[4]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[5]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[6]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[7]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[8]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[9]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[10]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[11]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[12]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[13]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[14]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[15]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[16]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[17]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[18]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[19]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[20]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[21]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[22]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[23]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[24]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[25]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[26]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[27]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[28]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[29]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[30]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (10041): Inferred latch for "r0[31]" at ex4_cse.vhd(64) File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 64
Info (12128): Elaborating entity "int32dualportRAM" for hierarchy "int32dualportRAM:A" File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 70
Warning (10639): VHDL warning at int32dualportRAM.vhd(34): constant value overflow File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32dualportRAM.vhd Line: 34
Warning (10445): VHDL Subtype or Type Declaration warning at int32dualportRAM.vhd(34): subtype or type has null range File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/int32dualportRAM.vhd Line: 34
Info (12128): Elaborating entity "int32add" for hierarchy "int32add:A0" File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 103
Info (12128): Elaborating entity "int32mult" for hierarchy "int32mult:M0" File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 141
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "q[0]" is stuck at VCC File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[1]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[2]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[3]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[4]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[5]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[6]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[7]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[8]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[9]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[10]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[11]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[12]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[13]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[14]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[15]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[16]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[17]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[18]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[19]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[20]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[21]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[22]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[23]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[24]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[25]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[26]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[27]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[28]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[29]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[30]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
    Warning (13410): Pin "q[31]" is stuck at GND File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 8
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/jaag5/OneDrive - McGill University/Study/Courses-Attended/COMP764-HighLevelSynthesis/VHDLCircuits/ex4_cse.vhd Line: 7
Info (21057): Implemented 33 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 32 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 4855 megabytes
    Info: Processing ended: Fri Feb 04 15:09:18 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:23


