do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:42 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 17:53:42 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:42 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 17:53:43 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:43 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 17:53:43 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:43 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 17:53:43 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:43 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 17:53:43 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:43 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 17:53:43 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:43 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 17:53:43 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:43 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 17:53:43 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:43 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 17:53:43 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:43 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 17:53:43 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 17:53:46 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:04 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 18:08:05 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:05 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 18:08:05 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:05 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 18:08:05 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:05 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 18:08:05 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:05 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 18:08:05 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:05 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 18:08:05 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:05 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 18:08:05 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:05 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 18:08:05 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:05 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 18:08:05 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:08:05 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 18:08:05 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 18:08:09 on Nov 19,2017, Elapsed time: 0:14:23
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 18:08:09 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 42_sim.do
# End time: 18:09:40 on Nov 19,2017, Elapsed time: 0:01:31
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 18:09:40 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 31_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:33 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 18:16:33 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:33 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 18:16:33 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:33 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration alu_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity alu
# -- Loading package std_logic_arith
# -- Loading architecture rtl of alu
# End time: 18:16:33 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:33 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_alu
# End time: 18:16:33 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:33 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_alu_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_alu
# -- Loading entity tb_alu
# End time: 18:16:33 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:16:33 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_alu_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_alu_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_alu
# -- Loading architecture sim of tb_alu
# -- Loading entity alu
# -- Loading configuration alu_rtl_cfg
# End time: 18:16:33 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 32_sim.do
# End time: 18:16:36 on Nov 19,2017, Elapsed time: 0:06:56
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_alu_cfg 
# Start time: 18:16:36 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_alu_cfg
# Loading work.tb_alu(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.alu_rtl_cfg
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 18:17:08 on Nov 19,2017, Elapsed time: 0:00:32
# Errors: 0, Warnings: 1
quit -sim
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:15 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 18:17:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:15 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 18:17:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:15 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 18:17:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:15 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 18:17:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:15 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 18:17:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:17:15 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 18:17:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 18:17:17 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 18:21:02 on Nov 19,2017, Elapsed time: 0:03:45
# Errors: 0, Warnings: 1
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:04 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 18:21:04 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:04 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 18:21:04 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:04 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 18:21:04 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:04 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 18:21:04 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:04 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 18:21:04 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:04 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 18:21:04 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:04 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 18:21:05 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:05 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 18:21:05 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:05 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 18:21:05 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:05 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 18:21:05 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 18:21:07 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 18:29:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 18:29:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 18:29:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 18:29:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 18:29:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 18:29:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 18:29:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 18:29:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:36 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 18:29:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:36 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 18:29:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 18:29:40 on Nov 19,2017, Elapsed time: 0:08:33
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 18:29:40 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:13 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 18:31:13 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:13 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 18:31:13 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:13 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 18:31:13 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:13 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 18:31:13 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:13 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 18:31:13 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:13 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 18:31:13 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:13 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 18:31:13 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:13 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 18:31:13 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:13 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 18:31:13 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:13 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 18:31:13 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 18:31:15 on Nov 19,2017, Elapsed time: 0:01:35
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 18:31:15 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:37 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 18:37:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:38 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 18:37:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:38 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 18:37:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:38 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 18:37:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:38 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 18:37:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:38 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# ** Error: ../vhdl/alu_rtl.vhd(250): Integer literal 1 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Error: ../vhdl/alu_rtl.vhd(266): VHDL Compiler exiting
# End time: 18:37:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./41_compile.do line 6
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../vhdl/alu_rtl.vhd"
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:22 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 18:38:22 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:22 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 18:38:22 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:22 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 18:38:22 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:22 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 18:38:22 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:22 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 18:38:22 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:22 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 18:38:22 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:22 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 18:38:23 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:23 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 18:38:23 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:23 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 18:38:23 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:38:23 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 18:38:23 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 18:38:25 on Nov 19,2017, Elapsed time: 0:07:10
# Errors: 5, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 18:38:25 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:11 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 18:42:11 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:11 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 18:42:11 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:11 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 18:42:11 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:11 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 18:42:11 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:11 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 18:42:11 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:11 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 18:42:11 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:11 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 18:42:11 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:11 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 18:42:11 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:11 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 18:42:11 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:42:11 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 18:42:11 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 18:42:13 on Nov 19,2017, Elapsed time: 0:03:48
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 18:42:13 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:19 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 18:45:19 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:19 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 18:45:19 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:19 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 18:45:19 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:19 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 18:45:19 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:19 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 18:45:19 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:19 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 18:45:19 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:19 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 18:45:19 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:19 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 18:45:19 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:19 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 18:45:19 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:19 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 18:45:19 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 18:45:21 on Nov 19,2017, Elapsed time: 0:03:08
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 18:45:21 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:19 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 18:47:19 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:19 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 18:47:19 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:19 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 18:47:20 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:20 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 18:47:20 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:20 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 18:47:20 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:20 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 18:47:20 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:20 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 18:47:20 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:20 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 18:47:20 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:20 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 18:47:20 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:47:20 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 18:47:20 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 18:47:23 on Nov 19,2017, Elapsed time: 0:02:02
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 18:47:23 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 18:49:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 18:49:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 18:49:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 18:49:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 18:49:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 18:49:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 18:49:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 18:49:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:45 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 18:49:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:49:45 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 18:49:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 18:49:47 on Nov 19,2017, Elapsed time: 0:02:24
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 18:49:47 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Error: (vish-4014) No objects found matching '/tb_calc_top/i_calc_ctrl/presentstate_s'.
# Executing ONERROR command at macro ./calc_top_wave.do line 26
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 18:56:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 18:56:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 18:56:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 18:56:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 18:56:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 18:56:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 18:56:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:45 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 18:56:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:45 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 18:56:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:56:45 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 18:56:45 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 18:56:47 on Nov 19,2017, Elapsed time: 0:07:00
# Errors: 3, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 18:56:47 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:38 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 18:57:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:38 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 18:57:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 18:57:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 18:57:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 18:57:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:57:39 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 18:57:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 18:57:41 on Nov 19,2017, Elapsed time: 0:00:54
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 18:57:41 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:23 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 19:00:23 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:23 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 19:00:23 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:23 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:00:23 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:23 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:00:23 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:23 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:00:23 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:23 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:00:23 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:23 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 19:00:23 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:23 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 19:00:23 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:23 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 19:00:23 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:00:23 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 19:00:23 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 19:00:31 on Nov 19,2017, Elapsed time: 0:02:50
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:00:31 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
add wave -position end  sim:/tb_calc_top/i_calc_top/i_calc_ctrl/presentstate_s
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:04 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 19:03:04 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:04 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 19:03:04 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:04 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:03:04 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:04 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:03:04 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:04 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:03:04 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:04 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:03:04 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:04 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 19:03:05 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:05 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 19:03:05 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:05 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 19:03:05 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:05 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 19:03:05 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 19:03:08 on Nov 19,2017, Elapsed time: 0:02:37
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:03:08 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:12 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 19:06:12 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:12 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 19:06:12 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:12 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:06:12 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:12 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:06:12 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:12 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:06:12 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:12 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:06:12 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:12 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 19:06:12 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:12 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 19:06:12 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:12 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 19:06:13 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:13 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 19:06:13 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 19:06:14 on Nov 19,2017, Elapsed time: 0:03:06
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:06:14 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 42_sim.do
# End time: 19:08:27 on Nov 19,2017, Elapsed time: 0:02:13
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:08:27 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:59 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 19:09:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:59 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 19:09:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:59 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:09:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:59 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:09:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:59 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:09:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:59 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:09:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:59 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 19:09:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:59 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 19:09:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:59 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 19:09:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:09:59 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 19:09:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 19:10:02 on Nov 19,2017, Elapsed time: 0:01:35
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:10:02 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Error: (vish-4014) No objects found matching '/tb_calc_top/i_calc_top/i_calc_ctrl/buttonstate'.
# Executing ONERROR command at macro ./calc_top_wave.do line 30
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 42_sim.do
# End time: 19:10:33 on Nov 19,2017, Elapsed time: 0:00:31
# Errors: 3, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:10:33 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 19:18:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 19:18:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:18:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:18:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:18:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:18:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 19:18:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 19:18:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:25 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 19:18:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:18:25 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 19:18:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 19:18:28 on Nov 19,2017, Elapsed time: 0:07:55
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:18:28 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 42_sim.do
# End time: 19:20:23 on Nov 19,2017, Elapsed time: 0:01:55
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:20:23 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 19:23:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 19:23:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:23:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:23:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:23:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:23:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 19:23:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 19:23:37 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:37 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 19:23:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:37 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 19:23:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:38 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 19:23:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:38 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 19:23:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:38 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:23:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:38 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:23:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:38 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:23:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:38 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:23:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:38 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 19:23:39 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:39 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 19:23:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:39 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 19:23:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:23:39 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 19:23:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 19:23:41 on Nov 19,2017, Elapsed time: 0:03:18
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:23:41 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:06 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 19:26:06 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:06 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 19:26:06 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:06 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:26:07 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:07 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:26:07 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:07 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:26:07 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:07 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:26:07 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:07 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 19:26:07 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:07 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 19:26:07 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:07 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 19:26:07 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:26:07 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 19:26:07 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 19:26:09 on Nov 19,2017, Elapsed time: 0:02:28
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:26:09 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 42_sim.do
# End time: 19:27:13 on Nov 19,2017, Elapsed time: 0:01:04
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:27:13 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 19:27:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 19:27:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:27:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:27:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:27:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:27:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 19:27:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:25 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 19:27:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:25 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 19:27:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:27:25 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 19:27:25 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 19:27:28 on Nov 19,2017, Elapsed time: 0:00:15
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:27:28 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:14 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 19:37:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:14 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 19:37:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:14 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:37:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:14 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:37:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:14 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:37:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:14 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:37:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:14 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 19:37:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:14 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 19:37:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:14 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 19:37:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:37:14 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 19:37:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 19:37:17 on Nov 19,2017, Elapsed time: 0:09:49
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:37:17 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 42_sim.do
# End time: 19:38:23 on Nov 19,2017, Elapsed time: 0:01:06
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:38:23 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 42_sim.do
# End time: 19:39:34 on Nov 19,2017, Elapsed time: 0:01:11
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:39:34 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:10 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 19:41:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:10 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 19:41:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:10 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:41:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:10 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:41:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:10 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:41:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:10 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:41:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:10 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 19:41:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:10 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 19:41:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:10 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 19:41:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:10 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# ** Error (suppressible): ../tb/tb_calc_top_sim.vhd(104): (vcom-1272) Length of expected is 4; length of actual is 16.
# ** Error: ../tb/tb_calc_top_sim.vhd(118): VHDL Compiler exiting
# End time: 19:41:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./41_compile.do line 10
# /home/helmutresch/intelFPGA/16.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom ../tb/tb_calc_top_sim.vhd"
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:39 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 19:41:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:39 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 19:41:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:39 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 19:41:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:39 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 19:41:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:39 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 19:41:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:39 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 19:41:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:39 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 19:41:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:39 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 19:41:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:39 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 19:41:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:41:39 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 19:41:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 19:41:43 on Nov 19,2017, Elapsed time: 0:02:09
# Errors: 4, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 19:41:43 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 21_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:31 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 20:06:31 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:31 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 20:06:31 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:31 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration calc_ctrl_rtl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity calc_ctrl
# -- Loading package std_logic_arith
# -- Loading architecture rtl of calc_ctrl
# End time: 20:06:31 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:31 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_ctrl
# End time: 20:06:31 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:31 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_ctrl
# -- Loading entity tb_calc_ctrl
# End time: 20:06:31 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:06:31 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_ctrl_cfg.vhd 
# -- Loading package STANDARD
# -- Compiling configuration tb_calc_ctrl_cfg
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity tb_calc_ctrl
# -- Loading architecture sim of tb_calc_ctrl
# -- Loading entity calc_ctrl
# -- Loading configuration calc_ctrl_rtl_cfg
# End time: 20:06:31 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 22_sim.do
# End time: 20:06:34 on Nov 19,2017, Elapsed time: 0:24:51
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_ctrl_cfg 
# Start time: 20:06:34 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_ctrl_cfg
# Loading work.tb_calc_ctrl(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_ctrl_rtl_cfg
# Loading work.calc_ctrl(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 20:07:02 on Nov 19,2017, Elapsed time: 0:00:28
# Errors: 0, Warnings: 1
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 20:07:37 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:37 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 20:07:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:37 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 20:07:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:37 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 20:07:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:37 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:07:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:37 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 20:07:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:37 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 20:07:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:37 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 20:07:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:37 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 20:07:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:07:37 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 20:07:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42
# Cannot open macro file: 42
do 42_sim.do
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 20:07:42 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
do 41_compile.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity io_ctrl
# End time: 20:12:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/io_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of io_ctrl
# -- Loading entity io_ctrl
# End time: 20:12:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:36 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_ctrl
# End time: 20:12:37 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:37 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_ctrl_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of calc_ctrl
# -- Loading entity calc_ctrl
# End time: 20:12:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:37 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu
# End time: 20:12:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:37 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/alu_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture rtl of alu
# -- Loading entity alu
# End time: 20:12:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:37 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity calc_top
# End time: 20:12:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:37 on Nov 19,2017
# vcom -reportprogress 300 ../vhdl/calc_top_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling architecture struc of calc_top
# -- Loading entity calc_top
# End time: 20:12:37 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:38 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_calc_top
# End time: 20:12:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:12:38 on Nov 19,2017
# vcom -reportprogress 300 ../tb/tb_calc_top_sim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling architecture sim of tb_calc_top
# -- Loading entity tb_calc_top
# End time: 20:12:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do 42_sim.do
# End time: 20:12:43 on Nov 19,2017, Elapsed time: 0:05:01
# Errors: 0, Warnings: 1
# vsim -t ns -novopt -lib work work.tb_calc_top 
# Start time: 20:12:43 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_calc_top(sim)
# Loading ieee.std_logic_arith(body)
# Loading work.calc_top(struc)
# Loading work.io_ctrl(rtl)
# Loading work.calc_ctrl(rtl)
# Loading work.alu(rtl)
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
quit -sim
# End time: 20:14:30 on Nov 19,2017, Elapsed time: 0:01:47
# Errors: 0, Warnings: 1
