// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/07/2024 22:56:53"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for QuestaSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module uart_fpga_top (
	clock,
	reset_n,
	button,
	switches,
	i_Rx_Serial,
	o_Tx_Serial,
	leds);
input 	logic clock ;
input 	logic reset_n ;
input 	logic button ;
input 	logic [7:0] switches ;
input 	logic i_Rx_Serial ;
output 	logic o_Tx_Serial ;
output 	logic [7:0] leds ;

// Design Ports Information
// o_Tx_Serial	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[1]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[2]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[3]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[4]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[5]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[6]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[7]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[7]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_Rx_Serial	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// button	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \uart_tx_inst|Add0~41_sumout ;
wire \uart_tx_inst|LessThan1~1_combout ;
wire \uart_tx_inst|LessThan1~3_combout ;
wire \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~DUPLICATE_q ;
wire \uart_tx_inst|o_Tx_Active~0_combout ;
wire \uart_tx_inst|o_Tx_Active~q ;
wire \button~input_o ;
wire \button_sync0~0_combout ;
wire \reset_n~input_o ;
wire \button_sync0~q ;
wire \button_sync1~q ;
wire \button_prev~q ;
wire \always1~0_combout ;
wire \tx_start~feeder_combout ;
wire \tx_start~q ;
wire \uart_tx_inst|Selector22~0_combout ;
wire \uart_tx_inst|r_SM_Main.s_IDLE~q ;
wire \uart_tx_inst|Selector19~0_combout ;
wire \uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q ;
wire \uart_tx_inst|Selector18~0_combout ;
wire \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~0_combout ;
wire \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~q ;
wire \uart_tx_inst|LessThan1~0_combout ;
wire \uart_tx_inst|r_SM_Main~9_combout ;
wire \uart_tx_inst|r_SM_Main.s_CLEANUP~q ;
wire \uart_tx_inst|LessThan1~2_combout ;
wire \uart_tx_inst|r_Clock_Count[11]~0_combout ;
wire \uart_tx_inst|r_Clock_Count[0]~DUPLICATE_q ;
wire \uart_tx_inst|Add0~42 ;
wire \uart_tx_inst|Add0~37_sumout ;
wire \uart_tx_inst|Add0~38 ;
wire \uart_tx_inst|Add0~33_sumout ;
wire \uart_tx_inst|r_Clock_Count[2]~DUPLICATE_q ;
wire \uart_tx_inst|Add0~34 ;
wire \uart_tx_inst|Add0~29_sumout ;
wire \uart_tx_inst|Add0~30 ;
wire \uart_tx_inst|Add0~45_sumout ;
wire \uart_tx_inst|Add0~46 ;
wire \uart_tx_inst|Add0~25_sumout ;
wire \uart_tx_inst|Add0~26 ;
wire \uart_tx_inst|Add0~21_sumout ;
wire \uart_tx_inst|Add0~22 ;
wire \uart_tx_inst|Add0~13_sumout ;
wire \uart_tx_inst|Add0~14 ;
wire \uart_tx_inst|Add0~17_sumout ;
wire \uart_tx_inst|Add0~18 ;
wire \uart_tx_inst|Add0~9_sumout ;
wire \uart_tx_inst|Add0~10 ;
wire \uart_tx_inst|Add0~5_sumout ;
wire \uart_tx_inst|Add0~6 ;
wire \uart_tx_inst|Add0~61_sumout ;
wire \uart_tx_inst|r_Clock_Count[11]~DUPLICATE_q ;
wire \uart_tx_inst|Add0~62 ;
wire \uart_tx_inst|Add0~1_sumout ;
wire \uart_tx_inst|Add0~2 ;
wire \uart_tx_inst|Add0~57_sumout ;
wire \uart_tx_inst|Add0~58 ;
wire \uart_tx_inst|Add0~53_sumout ;
wire \uart_tx_inst|r_Clock_Count[15]~DUPLICATE_q ;
wire \uart_tx_inst|Add0~54 ;
wire \uart_tx_inst|Add0~49_sumout ;
wire \uart_tx_inst|LessThan1~4_combout ;
wire \uart_tx_inst|LessThan1~5_combout ;
wire \uart_tx_inst|Selector20~0_combout ;
wire \uart_tx_inst|Selector23~0_combout ;
wire \uart_tx_inst|r_SM_Main.s_TX_START_BIT~q ;
wire \uart_tx_inst|Selector24~0_combout ;
wire \uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q ;
wire \switches[5]~input_o ;
wire \switches[7]~input_o ;
wire \switches[6]~input_o ;
wire \uart_tx_inst|r_Bit_Index[2]~DUPLICATE_q ;
wire \uart_tx_inst|r_Bit_Index[1]~DUPLICATE_q ;
wire \switches[1]~input_o ;
wire \tx_data[1]~feeder_combout ;
wire \switches[3]~input_o ;
wire \switches[2]~input_o ;
wire \switches[0]~input_o ;
wire \tx_data[0]~feeder_combout ;
wire \uart_tx_inst|Mux0~4_combout ;
wire \switches[4]~input_o ;
wire \tx_data[4]~feeder_combout ;
wire \uart_tx_inst|Mux0~0_combout ;
wire \uart_tx_inst|Selector0~0_combout ;
wire \uart_tx_inst|o_Tx_Serial~q ;
wire \uart_rx_inst|Add0~37_sumout ;
wire \uart_rx_inst|LessThan1~2_combout ;
wire \uart_rx_inst|r_Clock_Count[6]~DUPLICATE_q ;
wire \uart_rx_inst|LessThan1~1_combout ;
wire \uart_rx_inst|LessThan1~3_combout ;
wire \uart_rx_inst|Add0~50 ;
wire \uart_rx_inst|Add0~1_sumout ;
wire \uart_rx_inst|r_Clock_Count[12]~DUPLICATE_q ;
wire \uart_rx_inst|LessThan1~0_combout ;
wire \uart_rx_inst|r_Clock_Count[15]~DUPLICATE_q ;
wire \uart_rx_inst|Add0~2 ;
wire \uart_rx_inst|Add0~53_sumout ;
wire \uart_rx_inst|r_Clock_Count[13]~DUPLICATE_q ;
wire \uart_rx_inst|Add0~54 ;
wire \uart_rx_inst|Add0~58 ;
wire \uart_rx_inst|Add0~61_sumout ;
wire \uart_rx_inst|r_Clock_Count[11]~DUPLICATE_q ;
wire \uart_rx_inst|LessThan1~4_combout ;
wire \uart_rx_inst|LessThan1~5_combout ;
wire \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~q ;
wire \uart_rx_inst|Selector19~0_combout ;
wire \uart_rx_inst|Selector18~0_combout ;
wire \uart_rx_inst|Selector17~1_combout ;
wire \uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q ;
wire \uart_rx_inst|Selector31~0_combout ;
wire \uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q ;
wire \uart_rx_inst|Selector32~0_combout ;
wire \uart_rx_inst|r_SM_Main.s_CLEANUP~q ;
wire \i_Rx_Serial~input_o ;
wire \uart_rx_inst|r_Rx_Data_R~0_combout ;
wire \uart_rx_inst|r_Rx_Data_R~q ;
wire \uart_rx_inst|r_Rx_Data~q ;
wire \uart_rx_inst|Equal0~2_combout ;
wire \uart_rx_inst|Selector28~1_combout ;
wire \uart_rx_inst|r_Clock_Count[0]~DUPLICATE_q ;
wire \uart_rx_inst|Add0~38 ;
wire \uart_rx_inst|Add0~41_sumout ;
wire \uart_rx_inst|r_Clock_Count[1]~DUPLICATE_q ;
wire \uart_rx_inst|Add0~42 ;
wire \uart_rx_inst|Add0~33_sumout ;
wire \uart_rx_inst|r_Clock_Count[2]~DUPLICATE_q ;
wire \uart_rx_inst|Add0~34 ;
wire \uart_rx_inst|Add0~29_sumout ;
wire \uart_rx_inst|r_Clock_Count[3]~DUPLICATE_q ;
wire \uart_rx_inst|Add0~30 ;
wire \uart_rx_inst|Add0~45_sumout ;
wire \uart_rx_inst|r_Clock_Count[4]~DUPLICATE_q ;
wire \uart_rx_inst|Add0~46 ;
wire \uart_rx_inst|Add0~13_sumout ;
wire \uart_rx_inst|r_Clock_Count[5]~DUPLICATE_q ;
wire \uart_rx_inst|Add0~14 ;
wire \uart_rx_inst|Add0~17_sumout ;
wire \uart_rx_inst|Add0~18 ;
wire \uart_rx_inst|Add0~21_sumout ;
wire \uart_rx_inst|r_Clock_Count[7]~DUPLICATE_q ;
wire \uart_rx_inst|Add0~22 ;
wire \uart_rx_inst|Add0~25_sumout ;
wire \uart_rx_inst|r_Clock_Count[8]~DUPLICATE_q ;
wire \uart_rx_inst|Add0~26 ;
wire \uart_rx_inst|Add0~9_sumout ;
wire \uart_rx_inst|r_Clock_Count[9]~DUPLICATE_q ;
wire \uart_rx_inst|Add0~10 ;
wire \uart_rx_inst|Add0~5_sumout ;
wire \uart_rx_inst|Add0~6 ;
wire \uart_rx_inst|Add0~49_sumout ;
wire \uart_rx_inst|Equal0~1_combout ;
wire \uart_rx_inst|Selector29~0_combout ;
wire \uart_rx_inst|r_SM_Main.s_RX_START_BIT~q ;
wire \uart_rx_inst|Selector28~0_combout ;
wire \uart_rx_inst|r_SM_Main.s_IDLE~q ;
wire \uart_rx_inst|r_Clock_Count[5]~0_combout ;
wire \uart_rx_inst|r_Clock_Count[14]~DUPLICATE_q ;
wire \uart_rx_inst|Add0~57_sumout ;
wire \uart_rx_inst|Equal0~0_combout ;
wire \uart_rx_inst|Equal0~3_combout ;
wire \uart_rx_inst|Selector30~0_combout ;
wire \uart_rx_inst|Selector30~1_combout ;
wire \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ;
wire \uart_rx_inst|Selector27~0_combout ;
wire \uart_rx_inst|Selector27~1_combout ;
wire \uart_rx_inst|Selector0~0_combout ;
wire \uart_rx_inst|r_Rx_DV~q ;
wire \uart_rx_inst|Selector17~0_combout ;
wire \uart_rx_inst|Selector26~0_combout ;
wire \uart_rx_inst|Selector26~1_combout ;
wire \uart_rx_inst|Selector25~0_combout ;
wire \uart_rx_inst|Selector25~1_combout ;
wire \uart_rx_inst|Selector24~0_combout ;
wire \received_data[3]~feeder_combout ;
wire \uart_rx_inst|Selector23~0_combout ;
wire \uart_rx_inst|Selector23~1_combout ;
wire \uart_rx_inst|Selector22~0_combout ;
wire \uart_rx_inst|r_Rx_Byte[5]~DUPLICATE_q ;
wire \uart_rx_inst|Selector21~0_combout ;
wire \uart_rx_inst|Selector21~1_combout ;
wire \received_data[6]~feeder_combout ;
wire \uart_rx_inst|Selector20~0_combout ;
wire \uart_rx_inst|r_Rx_Byte[7]~DUPLICATE_q ;
wire [15:0] \uart_tx_inst|r_Clock_Count ;
wire [15:0] \uart_rx_inst|r_Clock_Count ;
wire [7:0] \uart_rx_inst|r_Rx_Byte ;
wire [7:0] received_data;
wire [7:0] tx_data;
wire [2:0] \uart_tx_inst|r_Bit_Index ;
wire [2:0] \uart_rx_inst|r_Bit_Index ;


// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \o_Tx_Serial~output (
	.i(\uart_tx_inst|o_Tx_Serial~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_Tx_Serial),
	.obar());
// synopsys translate_off
defparam \o_Tx_Serial~output .bus_hold = "false";
defparam \o_Tx_Serial~output .open_drain_output = "false";
defparam \o_Tx_Serial~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \leds[0]~output (
	.i(received_data[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[0]),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
defparam \leds[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \leds[1]~output (
	.i(received_data[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[1]),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
defparam \leds[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \leds[2]~output (
	.i(received_data[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[2]),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
defparam \leds[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \leds[3]~output (
	.i(received_data[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[3]),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
defparam \leds[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \leds[4]~output (
	.i(received_data[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[4]),
	.obar());
// synopsys translate_off
defparam \leds[4]~output .bus_hold = "false";
defparam \leds[4]~output .open_drain_output = "false";
defparam \leds[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \leds[5]~output (
	.i(received_data[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[5]),
	.obar());
// synopsys translate_off
defparam \leds[5]~output .bus_hold = "false";
defparam \leds[5]~output .open_drain_output = "false";
defparam \leds[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \leds[6]~output (
	.i(received_data[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[6]),
	.obar());
// synopsys translate_off
defparam \leds[6]~output .bus_hold = "false";
defparam \leds[6]~output .open_drain_output = "false";
defparam \leds[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \leds[7]~output (
	.i(received_data[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[7]),
	.obar());
// synopsys translate_off
defparam \leds[7]~output .bus_hold = "false";
defparam \leds[7]~output .open_drain_output = "false";
defparam \leds[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N0
cyclonev_lcell_comb \uart_tx_inst|Add0~41 (
// Equation(s):
// \uart_tx_inst|Add0~41_sumout  = SUM(( \uart_tx_inst|r_Clock_Count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \uart_tx_inst|Add0~42  = CARRY(( \uart_tx_inst|r_Clock_Count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_tx_inst|r_Clock_Count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~41_sumout ),
	.cout(\uart_tx_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~41 .extended_lut = "off";
defparam \uart_tx_inst|Add0~41 .lut_mask = 64'h00000000000000FF;
defparam \uart_tx_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N54
cyclonev_lcell_comb \uart_tx_inst|LessThan1~1 (
// Equation(s):
// \uart_tx_inst|LessThan1~1_combout  = ( !\uart_tx_inst|r_Clock_Count [8] & ( (!\uart_tx_inst|r_Clock_Count [9] & (!\uart_tx_inst|r_Clock_Count [7] & ((!\uart_tx_inst|r_Clock_Count [6]) # (!\uart_tx_inst|r_Clock_Count [5])))) ) )

	.dataa(!\uart_tx_inst|r_Clock_Count [6]),
	.datab(!\uart_tx_inst|r_Clock_Count [5]),
	.datac(!\uart_tx_inst|r_Clock_Count [9]),
	.datad(!\uart_tx_inst|r_Clock_Count [7]),
	.datae(gnd),
	.dataf(!\uart_tx_inst|r_Clock_Count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|LessThan1~1 .extended_lut = "off";
defparam \uart_tx_inst|LessThan1~1 .lut_mask = 64'hE000E00000000000;
defparam \uart_tx_inst|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N0
cyclonev_lcell_comb \uart_tx_inst|LessThan1~3 (
// Equation(s):
// \uart_tx_inst|LessThan1~3_combout  = ( \uart_tx_inst|r_Clock_Count [6] & ( \uart_tx_inst|r_Clock_Count [4] ) )

	.dataa(gnd),
	.datab(!\uart_tx_inst|r_Clock_Count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_tx_inst|r_Clock_Count [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|LessThan1~3 .extended_lut = "off";
defparam \uart_tx_inst|LessThan1~3 .lut_mask = 64'h0000000033333333;
defparam \uart_tx_inst|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N25
dffeas \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~DUPLICATE .is_wysiwyg = "true";
defparam \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N33
cyclonev_lcell_comb \uart_tx_inst|o_Tx_Active~0 (
// Equation(s):
// \uart_tx_inst|o_Tx_Active~0_combout  = ( \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~DUPLICATE_q  & ( (!\uart_tx_inst|r_SM_Main.s_IDLE~q  & (((\uart_tx_inst|o_Tx_Active~q )) # (\tx_start~q ))) # (\uart_tx_inst|r_SM_Main.s_IDLE~q  & 
// (((\uart_tx_inst|LessThan1~5_combout  & \uart_tx_inst|o_Tx_Active~q )))) ) ) # ( !\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~DUPLICATE_q  & ( ((!\uart_tx_inst|r_SM_Main.s_IDLE~q  & \tx_start~q )) # (\uart_tx_inst|o_Tx_Active~q ) ) )

	.dataa(!\uart_tx_inst|r_SM_Main.s_IDLE~q ),
	.datab(!\tx_start~q ),
	.datac(!\uart_tx_inst|LessThan1~5_combout ),
	.datad(!\uart_tx_inst|o_Tx_Active~q ),
	.datae(gnd),
	.dataf(!\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|o_Tx_Active~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|o_Tx_Active~0 .extended_lut = "off";
defparam \uart_tx_inst|o_Tx_Active~0 .lut_mask = 64'h22FF22FF22AF22AF;
defparam \uart_tx_inst|o_Tx_Active~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N34
dffeas \uart_tx_inst|o_Tx_Active (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|o_Tx_Active~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|o_Tx_Active~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|o_Tx_Active .is_wysiwyg = "true";
defparam \uart_tx_inst|o_Tx_Active .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \button~input (
	.i(button),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\button~input_o ));
// synopsys translate_off
defparam \button~input .bus_hold = "false";
defparam \button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N57
cyclonev_lcell_comb \button_sync0~0 (
// Equation(s):
// \button_sync0~0_combout  = ( !\button~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\button~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\button_sync0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \button_sync0~0 .extended_lut = "off";
defparam \button_sync0~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \button_sync0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y20_N58
dffeas button_sync0(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\button_sync0~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync0~q ),
	.prn(vcc));
// synopsys translate_off
defparam button_sync0.is_wysiwyg = "true";
defparam button_sync0.power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N34
dffeas button_sync1(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\button_sync0~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_sync1~q ),
	.prn(vcc));
// synopsys translate_off
defparam button_sync1.is_wysiwyg = "true";
defparam button_sync1.power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y20_N32
dffeas button_prev(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\button_sync1~q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\button_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam button_prev.is_wysiwyg = "true";
defparam button_prev.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N33
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = ( !\button_sync1~q  & ( \button_prev~q  & ( !\uart_tx_inst|o_Tx_Active~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_tx_inst|o_Tx_Active~q ),
	.datad(gnd),
	.datae(!\button_sync1~q ),
	.dataf(!\button_prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'h00000000F0F00000;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N42
cyclonev_lcell_comb \tx_start~feeder (
// Equation(s):
// \tx_start~feeder_combout  = ( \always1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\always1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_start~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_start~feeder .extended_lut = "off";
defparam \tx_start~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tx_start~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N43
dffeas tx_start(
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx_start~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\tx_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam tx_start.is_wysiwyg = "true";
defparam tx_start.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N30
cyclonev_lcell_comb \uart_tx_inst|Selector22~0 (
// Equation(s):
// \uart_tx_inst|Selector22~0_combout  = ( \tx_start~q  & ( !\uart_tx_inst|r_SM_Main.s_CLEANUP~q  ) ) # ( !\tx_start~q  & ( (\uart_tx_inst|r_SM_Main.s_IDLE~q  & !\uart_tx_inst|r_SM_Main.s_CLEANUP~q ) ) )

	.dataa(!\uart_tx_inst|r_SM_Main.s_IDLE~q ),
	.datab(gnd),
	.datac(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\tx_start~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Selector22~0 .extended_lut = "off";
defparam \uart_tx_inst|Selector22~0 .lut_mask = 64'h50505050F0F0F0F0;
defparam \uart_tx_inst|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N53
dffeas \uart_tx_inst|r_SM_Main.s_IDLE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_tx_inst|Selector22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_SM_Main.s_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_SM_Main.s_IDLE .is_wysiwyg = "true";
defparam \uart_tx_inst|r_SM_Main.s_IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N18
cyclonev_lcell_comb \uart_tx_inst|Selector19~0 (
// Equation(s):
// \uart_tx_inst|Selector19~0_combout  = ( \uart_tx_inst|r_Bit_Index [1] & ( \uart_tx_inst|r_SM_Main.s_IDLE~q  & ( (!\uart_tx_inst|r_Bit_Index [0]) # ((!\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q ) # (\uart_tx_inst|LessThan1~5_combout )) ) ) ) # ( 
// !\uart_tx_inst|r_Bit_Index [1] & ( \uart_tx_inst|r_SM_Main.s_IDLE~q  & ( (\uart_tx_inst|r_Bit_Index [0] & (!\uart_tx_inst|LessThan1~5_combout  & \uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q )) ) ) ) # ( \uart_tx_inst|r_Bit_Index [1] & ( 
// !\uart_tx_inst|r_SM_Main.s_IDLE~q  & ( (\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q  & ((!\uart_tx_inst|r_Bit_Index [0]) # (\uart_tx_inst|LessThan1~5_combout ))) ) ) ) # ( !\uart_tx_inst|r_Bit_Index [1] & ( !\uart_tx_inst|r_SM_Main.s_IDLE~q  & ( 
// (\uart_tx_inst|r_Bit_Index [0] & (!\uart_tx_inst|LessThan1~5_combout  & \uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q )) ) ) )

	.dataa(!\uart_tx_inst|r_Bit_Index [0]),
	.datab(!\uart_tx_inst|LessThan1~5_combout ),
	.datac(!\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q ),
	.datad(gnd),
	.datae(!\uart_tx_inst|r_Bit_Index [1]),
	.dataf(!\uart_tx_inst|r_SM_Main.s_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Selector19~0 .extended_lut = "off";
defparam \uart_tx_inst|Selector19~0 .lut_mask = 64'h04040B0B0404FBFB;
defparam \uart_tx_inst|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N20
dffeas \uart_tx_inst|r_Bit_Index[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y20_N4
dffeas \uart_tx_inst|r_Bit_Index[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Bit_Index[0]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Bit_Index[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N36
cyclonev_lcell_comb \uart_tx_inst|Selector18~0 (
// Equation(s):
// \uart_tx_inst|Selector18~0_combout  = ( \uart_tx_inst|r_Bit_Index [2] & ( \uart_tx_inst|r_SM_Main.s_IDLE~q  & ( (!\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q ) # ((!\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q ) # ((!\uart_tx_inst|r_Bit_Index [1]) # 
// (\uart_tx_inst|LessThan1~5_combout ))) ) ) ) # ( !\uart_tx_inst|r_Bit_Index [2] & ( \uart_tx_inst|r_SM_Main.s_IDLE~q  & ( (\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q  & (\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q  & (\uart_tx_inst|r_Bit_Index [1] & 
// !\uart_tx_inst|LessThan1~5_combout ))) ) ) ) # ( \uart_tx_inst|r_Bit_Index [2] & ( !\uart_tx_inst|r_SM_Main.s_IDLE~q  & ( (\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q  & ((!\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q ) # ((!\uart_tx_inst|r_Bit_Index [1]) # 
// (\uart_tx_inst|LessThan1~5_combout )))) ) ) ) # ( !\uart_tx_inst|r_Bit_Index [2] & ( !\uart_tx_inst|r_SM_Main.s_IDLE~q  & ( (\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q  & (\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q  & (\uart_tx_inst|r_Bit_Index [1] & 
// !\uart_tx_inst|LessThan1~5_combout ))) ) ) )

	.dataa(!\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q ),
	.datab(!\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q ),
	.datac(!\uart_tx_inst|r_Bit_Index [1]),
	.datad(!\uart_tx_inst|LessThan1~5_combout ),
	.datae(!\uart_tx_inst|r_Bit_Index [2]),
	.dataf(!\uart_tx_inst|r_SM_Main.s_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Selector18~0 .extended_lut = "off";
defparam \uart_tx_inst|Selector18~0 .lut_mask = 64'h010054550100FEFF;
defparam \uart_tx_inst|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N37
dffeas \uart_tx_inst|r_Bit_Index[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N24
cyclonev_lcell_comb \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~0 (
// Equation(s):
// \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~0_combout  = ( \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~q  & ( \uart_tx_inst|r_Bit_Index [2] & ( ((\uart_tx_inst|r_Bit_Index [1] & (\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q  & \uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q ))) 
// # (\uart_tx_inst|LessThan1~5_combout ) ) ) ) # ( !\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~q  & ( \uart_tx_inst|r_Bit_Index [2] & ( (\uart_tx_inst|r_Bit_Index [1] & (\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q  & (\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q  & 
// !\uart_tx_inst|LessThan1~5_combout ))) ) ) ) # ( \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~q  & ( !\uart_tx_inst|r_Bit_Index [2] & ( \uart_tx_inst|LessThan1~5_combout  ) ) )

	.dataa(!\uart_tx_inst|r_Bit_Index [1]),
	.datab(!\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q ),
	.datac(!\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q ),
	.datad(!\uart_tx_inst|LessThan1~5_combout ),
	.datae(!\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~q ),
	.dataf(!\uart_tx_inst|r_Bit_Index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~0 .extended_lut = "off";
defparam \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~0 .lut_mask = 64'h000000FF010001FF;
defparam \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N26
dffeas \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT .is_wysiwyg = "true";
defparam \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N57
cyclonev_lcell_comb \uart_tx_inst|LessThan1~0 (
// Equation(s):
// \uart_tx_inst|LessThan1~0_combout  = ( \uart_tx_inst|r_Clock_Count [10] & ( \uart_tx_inst|r_Clock_Count [12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_tx_inst|r_Clock_Count [12]),
	.datae(gnd),
	.dataf(!\uart_tx_inst|r_Clock_Count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|LessThan1~0 .extended_lut = "off";
defparam \uart_tx_inst|LessThan1~0 .lut_mask = 64'h0000000000FF00FF;
defparam \uart_tx_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N54
cyclonev_lcell_comb \uart_tx_inst|r_SM_Main~9 (
// Equation(s):
// \uart_tx_inst|r_SM_Main~9_combout  = ( \uart_tx_inst|LessThan1~1_combout  & ( \uart_tx_inst|LessThan1~0_combout  & ( (\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~q  & ((!\uart_tx_inst|LessThan1~4_combout ) # ((\uart_tx_inst|LessThan1~3_combout  & 
// !\uart_tx_inst|LessThan1~2_combout )))) ) ) ) # ( !\uart_tx_inst|LessThan1~1_combout  & ( \uart_tx_inst|LessThan1~0_combout  & ( \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~q  ) ) ) # ( \uart_tx_inst|LessThan1~1_combout  & ( !\uart_tx_inst|LessThan1~0_combout  
// & ( (\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~q  & !\uart_tx_inst|LessThan1~4_combout ) ) ) ) # ( !\uart_tx_inst|LessThan1~1_combout  & ( !\uart_tx_inst|LessThan1~0_combout  & ( (\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~q  & !\uart_tx_inst|LessThan1~4_combout ) 
// ) ) )

	.dataa(!\uart_tx_inst|LessThan1~3_combout ),
	.datab(!\uart_tx_inst|LessThan1~2_combout ),
	.datac(!\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~q ),
	.datad(!\uart_tx_inst|LessThan1~4_combout ),
	.datae(!\uart_tx_inst|LessThan1~1_combout ),
	.dataf(!\uart_tx_inst|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|r_SM_Main~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|r_SM_Main~9 .extended_lut = "off";
defparam \uart_tx_inst|r_SM_Main~9 .lut_mask = 64'h0F000F000F0F0F04;
defparam \uart_tx_inst|r_SM_Main~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N56
dffeas \uart_tx_inst|r_SM_Main.s_CLEANUP (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|r_SM_Main~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_SM_Main.s_CLEANUP .is_wysiwyg = "true";
defparam \uart_tx_inst|r_SM_Main.s_CLEANUP .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N8
dffeas \uart_tx_inst|r_Clock_Count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[2] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N1
dffeas \uart_tx_inst|r_Clock_Count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[0] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N9
cyclonev_lcell_comb \uart_tx_inst|LessThan1~2 (
// Equation(s):
// \uart_tx_inst|LessThan1~2_combout  = ( !\uart_tx_inst|r_Clock_Count [3] & ( (!\uart_tx_inst|r_Clock_Count [2]) # ((!\uart_tx_inst|r_Clock_Count [0]) # (!\uart_tx_inst|r_Clock_Count [1])) ) )

	.dataa(!\uart_tx_inst|r_Clock_Count [2]),
	.datab(gnd),
	.datac(!\uart_tx_inst|r_Clock_Count [0]),
	.datad(!\uart_tx_inst|r_Clock_Count [1]),
	.datae(gnd),
	.dataf(!\uart_tx_inst|r_Clock_Count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|LessThan1~2 .extended_lut = "off";
defparam \uart_tx_inst|LessThan1~2 .lut_mask = 64'hFFFAFFFA00000000;
defparam \uart_tx_inst|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N51
cyclonev_lcell_comb \uart_tx_inst|r_Clock_Count[11]~0 (
// Equation(s):
// \uart_tx_inst|r_Clock_Count[11]~0_combout  = ( \uart_tx_inst|r_SM_Main.s_IDLE~q  & ( \uart_tx_inst|LessThan1~4_combout  & ( (\uart_tx_inst|LessThan1~0_combout  & ((!\uart_tx_inst|LessThan1~1_combout ) # ((!\uart_tx_inst|LessThan1~2_combout  & 
// \uart_tx_inst|LessThan1~3_combout )))) ) ) ) # ( !\uart_tx_inst|r_SM_Main.s_IDLE~q  & ( \uart_tx_inst|LessThan1~4_combout  ) ) # ( \uart_tx_inst|r_SM_Main.s_IDLE~q  & ( !\uart_tx_inst|LessThan1~4_combout  ) ) # ( !\uart_tx_inst|r_SM_Main.s_IDLE~q  & ( 
// !\uart_tx_inst|LessThan1~4_combout  ) )

	.dataa(!\uart_tx_inst|LessThan1~1_combout ),
	.datab(!\uart_tx_inst|LessThan1~2_combout ),
	.datac(!\uart_tx_inst|LessThan1~0_combout ),
	.datad(!\uart_tx_inst|LessThan1~3_combout ),
	.datae(!\uart_tx_inst|r_SM_Main.s_IDLE~q ),
	.dataf(!\uart_tx_inst|LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[11]~0 .extended_lut = "off";
defparam \uart_tx_inst|r_Clock_Count[11]~0 .lut_mask = 64'hFFFFFFFFFFFF0A0E;
defparam \uart_tx_inst|r_Clock_Count[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N2
dffeas \uart_tx_inst|r_Clock_Count[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N3
cyclonev_lcell_comb \uart_tx_inst|Add0~37 (
// Equation(s):
// \uart_tx_inst|Add0~37_sumout  = SUM(( \uart_tx_inst|r_Clock_Count [1] ) + ( GND ) + ( \uart_tx_inst|Add0~42  ))
// \uart_tx_inst|Add0~38  = CARRY(( \uart_tx_inst|r_Clock_Count [1] ) + ( GND ) + ( \uart_tx_inst|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_tx_inst|r_Clock_Count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_tx_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~37_sumout ),
	.cout(\uart_tx_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~37 .extended_lut = "off";
defparam \uart_tx_inst|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_tx_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N5
dffeas \uart_tx_inst|r_Clock_Count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[1] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N6
cyclonev_lcell_comb \uart_tx_inst|Add0~33 (
// Equation(s):
// \uart_tx_inst|Add0~33_sumout  = SUM(( \uart_tx_inst|r_Clock_Count[2]~DUPLICATE_q  ) + ( GND ) + ( \uart_tx_inst|Add0~38  ))
// \uart_tx_inst|Add0~34  = CARRY(( \uart_tx_inst|r_Clock_Count[2]~DUPLICATE_q  ) + ( GND ) + ( \uart_tx_inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_tx_inst|r_Clock_Count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_tx_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~33_sumout ),
	.cout(\uart_tx_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~33 .extended_lut = "off";
defparam \uart_tx_inst|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_tx_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N7
dffeas \uart_tx_inst|r_Clock_Count[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N9
cyclonev_lcell_comb \uart_tx_inst|Add0~29 (
// Equation(s):
// \uart_tx_inst|Add0~29_sumout  = SUM(( \uart_tx_inst|r_Clock_Count [3] ) + ( GND ) + ( \uart_tx_inst|Add0~34  ))
// \uart_tx_inst|Add0~30  = CARRY(( \uart_tx_inst|r_Clock_Count [3] ) + ( GND ) + ( \uart_tx_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_tx_inst|r_Clock_Count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_tx_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~29_sumout ),
	.cout(\uart_tx_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~29 .extended_lut = "off";
defparam \uart_tx_inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_tx_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N11
dffeas \uart_tx_inst|r_Clock_Count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[3] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N12
cyclonev_lcell_comb \uart_tx_inst|Add0~45 (
// Equation(s):
// \uart_tx_inst|Add0~45_sumout  = SUM(( \uart_tx_inst|r_Clock_Count [4] ) + ( GND ) + ( \uart_tx_inst|Add0~30  ))
// \uart_tx_inst|Add0~46  = CARRY(( \uart_tx_inst|r_Clock_Count [4] ) + ( GND ) + ( \uart_tx_inst|Add0~30  ))

	.dataa(gnd),
	.datab(!\uart_tx_inst|r_Clock_Count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_tx_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~45_sumout ),
	.cout(\uart_tx_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~45 .extended_lut = "off";
defparam \uart_tx_inst|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \uart_tx_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N14
dffeas \uart_tx_inst|r_Clock_Count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[4] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N15
cyclonev_lcell_comb \uart_tx_inst|Add0~25 (
// Equation(s):
// \uart_tx_inst|Add0~25_sumout  = SUM(( \uart_tx_inst|r_Clock_Count [5] ) + ( GND ) + ( \uart_tx_inst|Add0~46  ))
// \uart_tx_inst|Add0~26  = CARRY(( \uart_tx_inst|r_Clock_Count [5] ) + ( GND ) + ( \uart_tx_inst|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_tx_inst|r_Clock_Count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_tx_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~25_sumout ),
	.cout(\uart_tx_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~25 .extended_lut = "off";
defparam \uart_tx_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_tx_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N17
dffeas \uart_tx_inst|r_Clock_Count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[5] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N18
cyclonev_lcell_comb \uart_tx_inst|Add0~21 (
// Equation(s):
// \uart_tx_inst|Add0~21_sumout  = SUM(( \uart_tx_inst|r_Clock_Count [6] ) + ( GND ) + ( \uart_tx_inst|Add0~26  ))
// \uart_tx_inst|Add0~22  = CARRY(( \uart_tx_inst|r_Clock_Count [6] ) + ( GND ) + ( \uart_tx_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_tx_inst|r_Clock_Count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_tx_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~21_sumout ),
	.cout(\uart_tx_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~21 .extended_lut = "off";
defparam \uart_tx_inst|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_tx_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N20
dffeas \uart_tx_inst|r_Clock_Count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[6] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N21
cyclonev_lcell_comb \uart_tx_inst|Add0~13 (
// Equation(s):
// \uart_tx_inst|Add0~13_sumout  = SUM(( \uart_tx_inst|r_Clock_Count [7] ) + ( GND ) + ( \uart_tx_inst|Add0~22  ))
// \uart_tx_inst|Add0~14  = CARRY(( \uart_tx_inst|r_Clock_Count [7] ) + ( GND ) + ( \uart_tx_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_tx_inst|r_Clock_Count [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_tx_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~13_sumout ),
	.cout(\uart_tx_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~13 .extended_lut = "off";
defparam \uart_tx_inst|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_tx_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N23
dffeas \uart_tx_inst|r_Clock_Count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[7] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N24
cyclonev_lcell_comb \uart_tx_inst|Add0~17 (
// Equation(s):
// \uart_tx_inst|Add0~17_sumout  = SUM(( \uart_tx_inst|r_Clock_Count [8] ) + ( GND ) + ( \uart_tx_inst|Add0~14  ))
// \uart_tx_inst|Add0~18  = CARRY(( \uart_tx_inst|r_Clock_Count [8] ) + ( GND ) + ( \uart_tx_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_tx_inst|r_Clock_Count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_tx_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~17_sumout ),
	.cout(\uart_tx_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~17 .extended_lut = "off";
defparam \uart_tx_inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_tx_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N26
dffeas \uart_tx_inst|r_Clock_Count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[8] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N27
cyclonev_lcell_comb \uart_tx_inst|Add0~9 (
// Equation(s):
// \uart_tx_inst|Add0~9_sumout  = SUM(( \uart_tx_inst|r_Clock_Count [9] ) + ( GND ) + ( \uart_tx_inst|Add0~18  ))
// \uart_tx_inst|Add0~10  = CARRY(( \uart_tx_inst|r_Clock_Count [9] ) + ( GND ) + ( \uart_tx_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_tx_inst|r_Clock_Count [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_tx_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~9_sumout ),
	.cout(\uart_tx_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~9 .extended_lut = "off";
defparam \uart_tx_inst|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_tx_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N29
dffeas \uart_tx_inst|r_Clock_Count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[9] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N30
cyclonev_lcell_comb \uart_tx_inst|Add0~5 (
// Equation(s):
// \uart_tx_inst|Add0~5_sumout  = SUM(( \uart_tx_inst|r_Clock_Count [10] ) + ( GND ) + ( \uart_tx_inst|Add0~10  ))
// \uart_tx_inst|Add0~6  = CARRY(( \uart_tx_inst|r_Clock_Count [10] ) + ( GND ) + ( \uart_tx_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\uart_tx_inst|r_Clock_Count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_tx_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~5_sumout ),
	.cout(\uart_tx_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~5 .extended_lut = "off";
defparam \uart_tx_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \uart_tx_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N32
dffeas \uart_tx_inst|r_Clock_Count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[10] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N33
cyclonev_lcell_comb \uart_tx_inst|Add0~61 (
// Equation(s):
// \uart_tx_inst|Add0~61_sumout  = SUM(( \uart_tx_inst|r_Clock_Count[11]~DUPLICATE_q  ) + ( GND ) + ( \uart_tx_inst|Add0~6  ))
// \uart_tx_inst|Add0~62  = CARRY(( \uart_tx_inst|r_Clock_Count[11]~DUPLICATE_q  ) + ( GND ) + ( \uart_tx_inst|Add0~6  ))

	.dataa(!\uart_tx_inst|r_Clock_Count[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_tx_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~61_sumout ),
	.cout(\uart_tx_inst|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~61 .extended_lut = "off";
defparam \uart_tx_inst|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \uart_tx_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N35
dffeas \uart_tx_inst|r_Clock_Count[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N36
cyclonev_lcell_comb \uart_tx_inst|Add0~1 (
// Equation(s):
// \uart_tx_inst|Add0~1_sumout  = SUM(( \uart_tx_inst|r_Clock_Count [12] ) + ( GND ) + ( \uart_tx_inst|Add0~62  ))
// \uart_tx_inst|Add0~2  = CARRY(( \uart_tx_inst|r_Clock_Count [12] ) + ( GND ) + ( \uart_tx_inst|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_tx_inst|r_Clock_Count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_tx_inst|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~1_sumout ),
	.cout(\uart_tx_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~1 .extended_lut = "off";
defparam \uart_tx_inst|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_tx_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N38
dffeas \uart_tx_inst|r_Clock_Count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[12] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N39
cyclonev_lcell_comb \uart_tx_inst|Add0~57 (
// Equation(s):
// \uart_tx_inst|Add0~57_sumout  = SUM(( \uart_tx_inst|r_Clock_Count [13] ) + ( GND ) + ( \uart_tx_inst|Add0~2  ))
// \uart_tx_inst|Add0~58  = CARRY(( \uart_tx_inst|r_Clock_Count [13] ) + ( GND ) + ( \uart_tx_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_tx_inst|r_Clock_Count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_tx_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~57_sumout ),
	.cout(\uart_tx_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~57 .extended_lut = "off";
defparam \uart_tx_inst|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_tx_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N41
dffeas \uart_tx_inst|r_Clock_Count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[13] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N42
cyclonev_lcell_comb \uart_tx_inst|Add0~53 (
// Equation(s):
// \uart_tx_inst|Add0~53_sumout  = SUM(( \uart_tx_inst|r_Clock_Count [14] ) + ( GND ) + ( \uart_tx_inst|Add0~58  ))
// \uart_tx_inst|Add0~54  = CARRY(( \uart_tx_inst|r_Clock_Count [14] ) + ( GND ) + ( \uart_tx_inst|Add0~58  ))

	.dataa(gnd),
	.datab(!\uart_tx_inst|r_Clock_Count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_tx_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~53_sumout ),
	.cout(\uart_tx_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~53 .extended_lut = "off";
defparam \uart_tx_inst|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \uart_tx_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N44
dffeas \uart_tx_inst|r_Clock_Count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[14] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N46
dffeas \uart_tx_inst|r_Clock_Count[15]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[15]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y20_N45
cyclonev_lcell_comb \uart_tx_inst|Add0~49 (
// Equation(s):
// \uart_tx_inst|Add0~49_sumout  = SUM(( \uart_tx_inst|r_Clock_Count[15]~DUPLICATE_q  ) + ( GND ) + ( \uart_tx_inst|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_tx_inst|r_Clock_Count[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_tx_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_tx_inst|Add0~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Add0~49 .extended_lut = "off";
defparam \uart_tx_inst|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_tx_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y20_N47
dffeas \uart_tx_inst|r_Clock_Count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[15] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y20_N34
dffeas \uart_tx_inst|r_Clock_Count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_tx_inst|r_Clock_Count[11]~0_combout ),
	.sload(gnd),
	.ena(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Clock_Count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Clock_Count[11] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Clock_Count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N15
cyclonev_lcell_comb \uart_tx_inst|LessThan1~4 (
// Equation(s):
// \uart_tx_inst|LessThan1~4_combout  = ( \uart_tx_inst|r_Clock_Count [11] & ( !\uart_tx_inst|r_Clock_Count [13] & ( (!\uart_tx_inst|r_Clock_Count [14] & (!\uart_tx_inst|r_Clock_Count [12] & !\uart_tx_inst|r_Clock_Count [15])) ) ) ) # ( 
// !\uart_tx_inst|r_Clock_Count [11] & ( !\uart_tx_inst|r_Clock_Count [13] & ( (!\uart_tx_inst|r_Clock_Count [14] & !\uart_tx_inst|r_Clock_Count [15]) ) ) )

	.dataa(gnd),
	.datab(!\uart_tx_inst|r_Clock_Count [14]),
	.datac(!\uart_tx_inst|r_Clock_Count [12]),
	.datad(!\uart_tx_inst|r_Clock_Count [15]),
	.datae(!\uart_tx_inst|r_Clock_Count [11]),
	.dataf(!\uart_tx_inst|r_Clock_Count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|LessThan1~4 .extended_lut = "off";
defparam \uart_tx_inst|LessThan1~4 .lut_mask = 64'hCC00C00000000000;
defparam \uart_tx_inst|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N45
cyclonev_lcell_comb \uart_tx_inst|LessThan1~5 (
// Equation(s):
// \uart_tx_inst|LessThan1~5_combout  = ( \uart_tx_inst|LessThan1~1_combout  & ( \uart_tx_inst|LessThan1~0_combout  & ( (\uart_tx_inst|LessThan1~4_combout  & ((!\uart_tx_inst|LessThan1~3_combout ) # (\uart_tx_inst|LessThan1~2_combout ))) ) ) ) # ( 
// \uart_tx_inst|LessThan1~1_combout  & ( !\uart_tx_inst|LessThan1~0_combout  & ( \uart_tx_inst|LessThan1~4_combout  ) ) ) # ( !\uart_tx_inst|LessThan1~1_combout  & ( !\uart_tx_inst|LessThan1~0_combout  & ( \uart_tx_inst|LessThan1~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\uart_tx_inst|LessThan1~4_combout ),
	.datac(!\uart_tx_inst|LessThan1~2_combout ),
	.datad(!\uart_tx_inst|LessThan1~3_combout ),
	.datae(!\uart_tx_inst|LessThan1~1_combout ),
	.dataf(!\uart_tx_inst|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|LessThan1~5 .extended_lut = "off";
defparam \uart_tx_inst|LessThan1~5 .lut_mask = 64'h3333333300003303;
defparam \uart_tx_inst|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N3
cyclonev_lcell_comb \uart_tx_inst|Selector20~0 (
// Equation(s):
// \uart_tx_inst|Selector20~0_combout  = ( \uart_tx_inst|r_SM_Main.s_IDLE~q  & ( !\uart_tx_inst|r_Bit_Index [0] $ (((!\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q ) # (\uart_tx_inst|LessThan1~5_combout ))) ) ) # ( !\uart_tx_inst|r_SM_Main.s_IDLE~q  & ( 
// (\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q  & (!\uart_tx_inst|LessThan1~5_combout  $ (\uart_tx_inst|r_Bit_Index [0]))) ) )

	.dataa(!\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q ),
	.datab(gnd),
	.datac(!\uart_tx_inst|LessThan1~5_combout ),
	.datad(!\uart_tx_inst|r_Bit_Index [0]),
	.datae(gnd),
	.dataf(!\uart_tx_inst|r_SM_Main.s_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Selector20~0 .extended_lut = "off";
defparam \uart_tx_inst|Selector20~0 .lut_mask = 64'h5005500550AF50AF;
defparam \uart_tx_inst|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N5
dffeas \uart_tx_inst|r_Bit_Index[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N6
cyclonev_lcell_comb \uart_tx_inst|Selector23~0 (
// Equation(s):
// \uart_tx_inst|Selector23~0_combout  = ( \uart_tx_inst|r_SM_Main.s_IDLE~q  & ( (\uart_tx_inst|LessThan1~5_combout  & \uart_tx_inst|r_SM_Main.s_TX_START_BIT~q ) ) ) # ( !\uart_tx_inst|r_SM_Main.s_IDLE~q  & ( ((\uart_tx_inst|LessThan1~5_combout  & 
// \uart_tx_inst|r_SM_Main.s_TX_START_BIT~q )) # (\tx_start~q ) ) )

	.dataa(gnd),
	.datab(!\uart_tx_inst|LessThan1~5_combout ),
	.datac(!\tx_start~q ),
	.datad(!\uart_tx_inst|r_SM_Main.s_TX_START_BIT~q ),
	.datae(gnd),
	.dataf(!\uart_tx_inst|r_SM_Main.s_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Selector23~0 .extended_lut = "off";
defparam \uart_tx_inst|Selector23~0 .lut_mask = 64'h0F3F0F3F00330033;
defparam \uart_tx_inst|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N8
dffeas \uart_tx_inst|r_SM_Main.s_TX_START_BIT (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_SM_Main.s_TX_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_SM_Main.s_TX_START_BIT .is_wysiwyg = "true";
defparam \uart_tx_inst|r_SM_Main.s_TX_START_BIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y20_N48
cyclonev_lcell_comb \uart_tx_inst|Selector24~0 (
// Equation(s):
// \uart_tx_inst|Selector24~0_combout  = ( \uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q  & ( \uart_tx_inst|r_Bit_Index [2] & ( (!\uart_tx_inst|r_Bit_Index [0]) # (((!\uart_tx_inst|r_Bit_Index [1]) # (\uart_tx_inst|r_SM_Main.s_TX_START_BIT~q )) # 
// (\uart_tx_inst|LessThan1~5_combout )) ) ) ) # ( !\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q  & ( \uart_tx_inst|r_Bit_Index [2] & ( (!\uart_tx_inst|LessThan1~5_combout  & \uart_tx_inst|r_SM_Main.s_TX_START_BIT~q ) ) ) ) # ( 
// \uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q  & ( !\uart_tx_inst|r_Bit_Index [2] ) ) # ( !\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q  & ( !\uart_tx_inst|r_Bit_Index [2] & ( (!\uart_tx_inst|LessThan1~5_combout  & \uart_tx_inst|r_SM_Main.s_TX_START_BIT~q ) ) ) )

	.dataa(!\uart_tx_inst|r_Bit_Index [0]),
	.datab(!\uart_tx_inst|LessThan1~5_combout ),
	.datac(!\uart_tx_inst|r_Bit_Index [1]),
	.datad(!\uart_tx_inst|r_SM_Main.s_TX_START_BIT~q ),
	.datae(!\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q ),
	.dataf(!\uart_tx_inst|r_Bit_Index [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Selector24~0 .extended_lut = "off";
defparam \uart_tx_inst|Selector24~0 .lut_mask = 64'h00CCFFFF00CCFBFF;
defparam \uart_tx_inst|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y20_N50
dffeas \uart_tx_inst|r_SM_Main.s_TX_DATA_BITS (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_SM_Main.s_TX_DATA_BITS .is_wysiwyg = "true";
defparam \uart_tx_inst|r_SM_Main.s_TX_DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \switches[5]~input (
	.i(switches[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[5]~input_o ));
// synopsys translate_off
defparam \switches[5]~input .bus_hold = "false";
defparam \switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y20_N26
dffeas \tx_data[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[5]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[5] .is_wysiwyg = "true";
defparam \tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \switches[7]~input (
	.i(switches[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[7]~input_o ));
// synopsys translate_off
defparam \switches[7]~input .bus_hold = "false";
defparam \switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y20_N13
dffeas \tx_data[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[7]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[7] .is_wysiwyg = "true";
defparam \tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \switches[6]~input (
	.i(switches[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[6]~input_o ));
// synopsys translate_off
defparam \switches[6]~input .bus_hold = "false";
defparam \switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y20_N40
dffeas \tx_data[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[6]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[6] .is_wysiwyg = "true";
defparam \tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y20_N38
dffeas \uart_tx_inst|r_Bit_Index[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Bit_Index[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Bit_Index[2]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Bit_Index[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y20_N19
dffeas \uart_tx_inst|r_Bit_Index[1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|r_Bit_Index[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|r_Bit_Index[1]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_tx_inst|r_Bit_Index[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \switches[1]~input (
	.i(switches[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[1]~input_o ));
// synopsys translate_off
defparam \switches[1]~input .bus_hold = "false";
defparam \switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N0
cyclonev_lcell_comb \tx_data[1]~feeder (
// Equation(s):
// \tx_data[1]~feeder_combout  = ( \switches[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_data[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_data[1]~feeder .extended_lut = "off";
defparam \tx_data[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tx_data[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N2
dffeas \tx_data[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[1] .is_wysiwyg = "true";
defparam \tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \switches[3]~input (
	.i(switches[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[3]~input_o ));
// synopsys translate_off
defparam \switches[3]~input .bus_hold = "false";
defparam \switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y20_N19
dffeas \tx_data[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[3]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[3] .is_wysiwyg = "true";
defparam \tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \switches[2]~input (
	.i(switches[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[2]~input_o ));
// synopsys translate_off
defparam \switches[2]~input .bus_hold = "false";
defparam \switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y20_N5
dffeas \tx_data[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches[2]~input_o ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[2] .is_wysiwyg = "true";
defparam \tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \switches[0]~input (
	.i(switches[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[0]~input_o ));
// synopsys translate_off
defparam \switches[0]~input .bus_hold = "false";
defparam \switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N36
cyclonev_lcell_comb \tx_data[0]~feeder (
// Equation(s):
// \tx_data[0]~feeder_combout  = ( \switches[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_data[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_data[0]~feeder .extended_lut = "off";
defparam \tx_data[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tx_data[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N38
dffeas \tx_data[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[0] .is_wysiwyg = "true";
defparam \tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N18
cyclonev_lcell_comb \uart_tx_inst|Mux0~4 (
// Equation(s):
// \uart_tx_inst|Mux0~4_combout  = ( !\uart_tx_inst|r_Bit_Index[1]~DUPLICATE_q  & ( ((!\uart_tx_inst|r_Bit_Index[2]~DUPLICATE_q  & ((!\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q  & ((tx_data[0]))) # (\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q  & (tx_data[1])))) # 
// (\uart_tx_inst|r_Bit_Index[2]~DUPLICATE_q  & (((\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q ))))) ) ) # ( \uart_tx_inst|r_Bit_Index[1]~DUPLICATE_q  & ( ((!\uart_tx_inst|r_Bit_Index[2]~DUPLICATE_q  & ((!\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q  & 
// ((tx_data[2]))) # (\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q  & (tx_data[3])))) # (\uart_tx_inst|r_Bit_Index[2]~DUPLICATE_q  & (((\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q ))))) ) )

	.dataa(!tx_data[1]),
	.datab(!tx_data[3]),
	.datac(!tx_data[2]),
	.datad(!\uart_tx_inst|r_Bit_Index[2]~DUPLICATE_q ),
	.datae(!\uart_tx_inst|r_Bit_Index[1]~DUPLICATE_q ),
	.dataf(!\uart_tx_inst|r_Bit_Index[0]~DUPLICATE_q ),
	.datag(!tx_data[0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Mux0~4 .extended_lut = "on";
defparam \uart_tx_inst|Mux0~4 .lut_mask = 64'h0F000F0055FF33FF;
defparam \uart_tx_inst|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \switches[4]~input (
	.i(switches[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[4]~input_o ));
// synopsys translate_off
defparam \switches[4]~input .bus_hold = "false";
defparam \switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N9
cyclonev_lcell_comb \tx_data[4]~feeder (
// Equation(s):
// \tx_data[4]~feeder_combout  = ( \switches[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\tx_data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \tx_data[4]~feeder .extended_lut = "off";
defparam \tx_data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \tx_data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N10
dffeas \tx_data[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\tx_data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(tx_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \tx_data[4] .is_wysiwyg = "true";
defparam \tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N12
cyclonev_lcell_comb \uart_tx_inst|Mux0~0 (
// Equation(s):
// \uart_tx_inst|Mux0~0_combout  = ( !\uart_tx_inst|r_Bit_Index[1]~DUPLICATE_q  & ( ((!\uart_tx_inst|r_Bit_Index[2]~DUPLICATE_q  & (((\uart_tx_inst|Mux0~4_combout )))) # (\uart_tx_inst|r_Bit_Index[2]~DUPLICATE_q  & ((!\uart_tx_inst|Mux0~4_combout  & 
// ((tx_data[4]))) # (\uart_tx_inst|Mux0~4_combout  & (tx_data[5]))))) ) ) # ( \uart_tx_inst|r_Bit_Index[1]~DUPLICATE_q  & ( ((!\uart_tx_inst|r_Bit_Index[2]~DUPLICATE_q  & (((\uart_tx_inst|Mux0~4_combout )))) # (\uart_tx_inst|r_Bit_Index[2]~DUPLICATE_q  & 
// ((!\uart_tx_inst|Mux0~4_combout  & ((tx_data[6]))) # (\uart_tx_inst|Mux0~4_combout  & (tx_data[7]))))) ) )

	.dataa(!tx_data[5]),
	.datab(!tx_data[7]),
	.datac(!tx_data[6]),
	.datad(!\uart_tx_inst|r_Bit_Index[2]~DUPLICATE_q ),
	.datae(!\uart_tx_inst|r_Bit_Index[1]~DUPLICATE_q ),
	.dataf(!\uart_tx_inst|Mux0~4_combout ),
	.datag(!tx_data[4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Mux0~0 .extended_lut = "on";
defparam \uart_tx_inst|Mux0~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \uart_tx_inst|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y20_N48
cyclonev_lcell_comb \uart_tx_inst|Selector0~0 (
// Equation(s):
// \uart_tx_inst|Selector0~0_combout  = ( \uart_tx_inst|o_Tx_Serial~q  & ( \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~DUPLICATE_q  ) ) # ( !\uart_tx_inst|o_Tx_Serial~q  & ( \uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~DUPLICATE_q  ) ) # ( \uart_tx_inst|o_Tx_Serial~q  & 
// ( !\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~DUPLICATE_q  & ( ((!\uart_tx_inst|r_SM_Main.s_IDLE~q ) # ((\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q  & \uart_tx_inst|Mux0~0_combout ))) # (\uart_tx_inst|r_SM_Main.s_CLEANUP~q ) ) ) ) # ( 
// !\uart_tx_inst|o_Tx_Serial~q  & ( !\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~DUPLICATE_q  & ( (!\uart_tx_inst|r_SM_Main.s_IDLE~q ) # ((\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q  & \uart_tx_inst|Mux0~0_combout )) ) ) )

	.dataa(!\uart_tx_inst|r_SM_Main.s_TX_DATA_BITS~q ),
	.datab(!\uart_tx_inst|r_SM_Main.s_CLEANUP~q ),
	.datac(!\uart_tx_inst|r_SM_Main.s_IDLE~q ),
	.datad(!\uart_tx_inst|Mux0~0_combout ),
	.datae(!\uart_tx_inst|o_Tx_Serial~q ),
	.dataf(!\uart_tx_inst|r_SM_Main.s_TX_STOP_BIT~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_tx_inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_tx_inst|Selector0~0 .extended_lut = "off";
defparam \uart_tx_inst|Selector0~0 .lut_mask = 64'hF0F5F3F7FFFFFFFF;
defparam \uart_tx_inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y20_N49
dffeas \uart_tx_inst|o_Tx_Serial (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_tx_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_tx_inst|o_Tx_Serial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_inst|o_Tx_Serial .is_wysiwyg = "true";
defparam \uart_tx_inst|o_Tx_Serial .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N0
cyclonev_lcell_comb \uart_rx_inst|Add0~37 (
// Equation(s):
// \uart_rx_inst|Add0~37_sumout  = SUM(( \uart_rx_inst|r_Clock_Count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \uart_rx_inst|Add0~38  = CARRY(( \uart_rx_inst|r_Clock_Count[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_rx_inst|r_Clock_Count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~37_sumout ),
	.cout(\uart_rx_inst|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~37 .extended_lut = "off";
defparam \uart_rx_inst|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \uart_rx_inst|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N4
dffeas \uart_rx_inst|r_Clock_Count[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N1
dffeas \uart_rx_inst|r_Clock_Count[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N10
dffeas \uart_rx_inst|r_Clock_Count[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N3
cyclonev_lcell_comb \uart_rx_inst|LessThan1~2 (
// Equation(s):
// \uart_rx_inst|LessThan1~2_combout  = ( !\uart_rx_inst|r_Clock_Count [3] & ( (!\uart_rx_inst|r_Clock_Count [1]) # ((!\uart_rx_inst|r_Clock_Count [0]) # (!\uart_rx_inst|r_Clock_Count[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\uart_rx_inst|r_Clock_Count [1]),
	.datac(!\uart_rx_inst|r_Clock_Count [0]),
	.datad(!\uart_rx_inst|r_Clock_Count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\uart_rx_inst|r_Clock_Count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|LessThan1~2 .extended_lut = "off";
defparam \uart_rx_inst|LessThan1~2 .lut_mask = 64'hFFFCFFFC00000000;
defparam \uart_rx_inst|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N22
dffeas \uart_rx_inst|r_Clock_Count[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N19
dffeas \uart_rx_inst|r_Clock_Count[6]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[6]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N25
dffeas \uart_rx_inst|r_Clock_Count[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[8] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N28
dffeas \uart_rx_inst|r_Clock_Count[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[9] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N16
dffeas \uart_rx_inst|r_Clock_Count[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N12
cyclonev_lcell_comb \uart_rx_inst|LessThan1~1 (
// Equation(s):
// \uart_rx_inst|LessThan1~1_combout  = ( \uart_rx_inst|r_Clock_Count [5] & ( (!\uart_rx_inst|r_Clock_Count [7] & (!\uart_rx_inst|r_Clock_Count[6]~DUPLICATE_q  & (!\uart_rx_inst|r_Clock_Count [8] & !\uart_rx_inst|r_Clock_Count [9]))) ) ) # ( 
// !\uart_rx_inst|r_Clock_Count [5] & ( (!\uart_rx_inst|r_Clock_Count [7] & (!\uart_rx_inst|r_Clock_Count [8] & !\uart_rx_inst|r_Clock_Count [9])) ) )

	.dataa(!\uart_rx_inst|r_Clock_Count [7]),
	.datab(!\uart_rx_inst|r_Clock_Count[6]~DUPLICATE_q ),
	.datac(!\uart_rx_inst|r_Clock_Count [8]),
	.datad(!\uart_rx_inst|r_Clock_Count [9]),
	.datae(gnd),
	.dataf(!\uart_rx_inst|r_Clock_Count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|LessThan1~1 .extended_lut = "off";
defparam \uart_rx_inst|LessThan1~1 .lut_mask = 64'hA000A00080008000;
defparam \uart_rx_inst|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N13
dffeas \uart_rx_inst|r_Clock_Count[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N15
cyclonev_lcell_comb \uart_rx_inst|LessThan1~3 (
// Equation(s):
// \uart_rx_inst|LessThan1~3_combout  = ( \uart_rx_inst|r_Clock_Count[6]~DUPLICATE_q  & ( \uart_rx_inst|r_Clock_Count [4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_rx_inst|r_Clock_Count [4]),
	.datae(gnd),
	.dataf(!\uart_rx_inst|r_Clock_Count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|LessThan1~3 .extended_lut = "off";
defparam \uart_rx_inst|LessThan1~3 .lut_mask = 64'h0000000000FF00FF;
defparam \uart_rx_inst|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N37
dffeas \uart_rx_inst|r_Clock_Count[12] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[12] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N33
cyclonev_lcell_comb \uart_rx_inst|Add0~49 (
// Equation(s):
// \uart_rx_inst|Add0~49_sumout  = SUM(( \uart_rx_inst|r_Clock_Count [11] ) + ( GND ) + ( \uart_rx_inst|Add0~6  ))
// \uart_rx_inst|Add0~50  = CARRY(( \uart_rx_inst|r_Clock_Count [11] ) + ( GND ) + ( \uart_rx_inst|Add0~6  ))

	.dataa(!\uart_rx_inst|r_Clock_Count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_rx_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~49_sumout ),
	.cout(\uart_rx_inst|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~49 .extended_lut = "off";
defparam \uart_rx_inst|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \uart_rx_inst|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N36
cyclonev_lcell_comb \uart_rx_inst|Add0~1 (
// Equation(s):
// \uart_rx_inst|Add0~1_sumout  = SUM(( \uart_rx_inst|r_Clock_Count [12] ) + ( GND ) + ( \uart_rx_inst|Add0~50  ))
// \uart_rx_inst|Add0~2  = CARRY(( \uart_rx_inst|r_Clock_Count [12] ) + ( GND ) + ( \uart_rx_inst|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_rx_inst|r_Clock_Count [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_rx_inst|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~1_sumout ),
	.cout(\uart_rx_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~1 .extended_lut = "off";
defparam \uart_rx_inst|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_rx_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N38
dffeas \uart_rx_inst|r_Clock_Count[12]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[12]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N54
cyclonev_lcell_comb \uart_rx_inst|LessThan1~0 (
// Equation(s):
// \uart_rx_inst|LessThan1~0_combout  = ( \uart_rx_inst|r_Clock_Count [10] & ( \uart_rx_inst|r_Clock_Count[12]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_rx_inst|r_Clock_Count[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\uart_rx_inst|r_Clock_Count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|LessThan1~0 .extended_lut = "off";
defparam \uart_rx_inst|LessThan1~0 .lut_mask = 64'h0000000000FF00FF;
defparam \uart_rx_inst|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N47
dffeas \uart_rx_inst|r_Clock_Count[15]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[15]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N39
cyclonev_lcell_comb \uart_rx_inst|Add0~53 (
// Equation(s):
// \uart_rx_inst|Add0~53_sumout  = SUM(( \uart_rx_inst|r_Clock_Count[13]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~2  ))
// \uart_rx_inst|Add0~54  = CARRY(( \uart_rx_inst|r_Clock_Count[13]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_rx_inst|r_Clock_Count[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_rx_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~53_sumout ),
	.cout(\uart_rx_inst|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~53 .extended_lut = "off";
defparam \uart_rx_inst|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_rx_inst|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N41
dffeas \uart_rx_inst|r_Clock_Count[13]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[13]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N42
cyclonev_lcell_comb \uart_rx_inst|Add0~57 (
// Equation(s):
// \uart_rx_inst|Add0~57_sumout  = SUM(( \uart_rx_inst|r_Clock_Count[14]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~54  ))
// \uart_rx_inst|Add0~58  = CARRY(( \uart_rx_inst|r_Clock_Count[14]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_rx_inst|r_Clock_Count[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_rx_inst|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~57_sumout ),
	.cout(\uart_rx_inst|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~57 .extended_lut = "off";
defparam \uart_rx_inst|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_rx_inst|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N45
cyclonev_lcell_comb \uart_rx_inst|Add0~61 (
// Equation(s):
// \uart_rx_inst|Add0~61_sumout  = SUM(( \uart_rx_inst|r_Clock_Count[15]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_rx_inst|r_Clock_Count[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_rx_inst|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~61 .extended_lut = "off";
defparam \uart_rx_inst|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_rx_inst|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N46
dffeas \uart_rx_inst|r_Clock_Count[15] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[15] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N34
dffeas \uart_rx_inst|r_Clock_Count[11]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[11]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N40
dffeas \uart_rx_inst|r_Clock_Count[13] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[13] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N24
cyclonev_lcell_comb \uart_rx_inst|LessThan1~4 (
// Equation(s):
// \uart_rx_inst|LessThan1~4_combout  = ( !\uart_rx_inst|r_Clock_Count [13] & ( (!\uart_rx_inst|r_Clock_Count [15] & (!\uart_rx_inst|r_Clock_Count[14]~DUPLICATE_q  & ((!\uart_rx_inst|r_Clock_Count [12]) # (!\uart_rx_inst|r_Clock_Count[11]~DUPLICATE_q )))) ) 
// )

	.dataa(!\uart_rx_inst|r_Clock_Count [15]),
	.datab(!\uart_rx_inst|r_Clock_Count[14]~DUPLICATE_q ),
	.datac(!\uart_rx_inst|r_Clock_Count [12]),
	.datad(!\uart_rx_inst|r_Clock_Count[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\uart_rx_inst|r_Clock_Count [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|LessThan1~4 .extended_lut = "off";
defparam \uart_rx_inst|LessThan1~4 .lut_mask = 64'h8880888000000000;
defparam \uart_rx_inst|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N57
cyclonev_lcell_comb \uart_rx_inst|LessThan1~5 (
// Equation(s):
// \uart_rx_inst|LessThan1~5_combout  = ( \uart_rx_inst|LessThan1~1_combout  & ( (\uart_rx_inst|LessThan1~4_combout  & ((!\uart_rx_inst|LessThan1~3_combout ) # ((!\uart_rx_inst|LessThan1~0_combout ) # (\uart_rx_inst|LessThan1~2_combout )))) ) ) # ( 
// !\uart_rx_inst|LessThan1~1_combout  & ( (!\uart_rx_inst|LessThan1~0_combout  & \uart_rx_inst|LessThan1~4_combout ) ) )

	.dataa(!\uart_rx_inst|LessThan1~3_combout ),
	.datab(!\uart_rx_inst|LessThan1~0_combout ),
	.datac(!\uart_rx_inst|LessThan1~4_combout ),
	.datad(!\uart_rx_inst|LessThan1~2_combout ),
	.datae(gnd),
	.dataf(!\uart_rx_inst|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|LessThan1~5 .extended_lut = "off";
defparam \uart_rx_inst|LessThan1~5 .lut_mask = 64'h0C0C0C0C0E0F0E0F;
defparam \uart_rx_inst|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N1
dffeas \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS .is_wysiwyg = "true";
defparam \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N39
cyclonev_lcell_comb \uart_rx_inst|Selector19~0 (
// Equation(s):
// \uart_rx_inst|Selector19~0_combout  = ( \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~q  & ( !\uart_rx_inst|LessThan1~5_combout  $ (\uart_rx_inst|r_Bit_Index [0]) ) ) # ( !\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~q  & ( (\uart_rx_inst|r_SM_Main.s_IDLE~q  & 
// \uart_rx_inst|r_Bit_Index [0]) ) )

	.dataa(!\uart_rx_inst|r_SM_Main.s_IDLE~q ),
	.datab(gnd),
	.datac(!\uart_rx_inst|LessThan1~5_combout ),
	.datad(!\uart_rx_inst|r_Bit_Index [0]),
	.datae(gnd),
	.dataf(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector19~0 .extended_lut = "off";
defparam \uart_rx_inst|Selector19~0 .lut_mask = 64'h00550055F00FF00F;
defparam \uart_rx_inst|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N41
dffeas \uart_rx_inst|r_Bit_Index[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N57
cyclonev_lcell_comb \uart_rx_inst|Selector18~0 (
// Equation(s):
// \uart_rx_inst|Selector18~0_combout  = ( \uart_rx_inst|r_SM_Main.s_IDLE~q  & ( !\uart_rx_inst|r_Bit_Index [1] $ (((!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ) # ((!\uart_rx_inst|r_Bit_Index [0]) # (\uart_rx_inst|LessThan1~5_combout )))) ) ) # ( 
// !\uart_rx_inst|r_SM_Main.s_IDLE~q  & ( (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & (!\uart_rx_inst|r_Bit_Index [1] $ (((!\uart_rx_inst|r_Bit_Index [0]) # (\uart_rx_inst|LessThan1~5_combout ))))) ) )

	.dataa(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.datab(!\uart_rx_inst|LessThan1~5_combout ),
	.datac(!\uart_rx_inst|r_Bit_Index [0]),
	.datad(!\uart_rx_inst|r_Bit_Index [1]),
	.datae(gnd),
	.dataf(!\uart_rx_inst|r_SM_Main.s_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector18~0 .extended_lut = "off";
defparam \uart_rx_inst|Selector18~0 .lut_mask = 64'h0451045104FB04FB;
defparam \uart_rx_inst|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N59
dffeas \uart_rx_inst|r_Bit_Index[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N6
cyclonev_lcell_comb \uart_rx_inst|Selector17~1 (
// Equation(s):
// \uart_rx_inst|Selector17~1_combout  = ( \uart_rx_inst|r_Bit_Index [2] & ( \uart_rx_inst|r_SM_Main.s_IDLE~q  & ( (!\uart_rx_inst|r_Bit_Index [0]) # ((!\uart_rx_inst|r_Bit_Index [1]) # ((!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ) # 
// (\uart_rx_inst|LessThan1~5_combout ))) ) ) ) # ( !\uart_rx_inst|r_Bit_Index [2] & ( \uart_rx_inst|r_SM_Main.s_IDLE~q  & ( (\uart_rx_inst|r_Bit_Index [0] & (\uart_rx_inst|r_Bit_Index [1] & (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & 
// !\uart_rx_inst|LessThan1~5_combout ))) ) ) ) # ( \uart_rx_inst|r_Bit_Index [2] & ( !\uart_rx_inst|r_SM_Main.s_IDLE~q  & ( (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & ((!\uart_rx_inst|r_Bit_Index [0]) # ((!\uart_rx_inst|r_Bit_Index [1]) # 
// (\uart_rx_inst|LessThan1~5_combout )))) ) ) ) # ( !\uart_rx_inst|r_Bit_Index [2] & ( !\uart_rx_inst|r_SM_Main.s_IDLE~q  & ( (\uart_rx_inst|r_Bit_Index [0] & (\uart_rx_inst|r_Bit_Index [1] & (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & 
// !\uart_rx_inst|LessThan1~5_combout ))) ) ) )

	.dataa(!\uart_rx_inst|r_Bit_Index [0]),
	.datab(!\uart_rx_inst|r_Bit_Index [1]),
	.datac(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.datad(!\uart_rx_inst|LessThan1~5_combout ),
	.datae(!\uart_rx_inst|r_Bit_Index [2]),
	.dataf(!\uart_rx_inst|r_SM_Main.s_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector17~1 .extended_lut = "off";
defparam \uart_rx_inst|Selector17~1 .lut_mask = 64'h01000E0F0100FEFF;
defparam \uart_rx_inst|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N7
dffeas \uart_rx_inst|r_Bit_Index[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector17~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N58
dffeas \uart_rx_inst|r_Bit_Index[1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Bit_Index[1]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Bit_Index[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N48
cyclonev_lcell_comb \uart_rx_inst|Selector31~0 (
// Equation(s):
// \uart_rx_inst|Selector31~0_combout  = ( \uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q  & ( \uart_rx_inst|LessThan1~5_combout  ) ) # ( \uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q  & ( !\uart_rx_inst|LessThan1~5_combout  & ( (\uart_rx_inst|r_Bit_Index [2] & 
// (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & (\uart_rx_inst|r_Bit_Index [0] & \uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q ))) ) ) ) # ( !\uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q  & ( !\uart_rx_inst|LessThan1~5_combout  & ( (\uart_rx_inst|r_Bit_Index 
// [2] & (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & (\uart_rx_inst|r_Bit_Index [0] & \uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\uart_rx_inst|r_Bit_Index [2]),
	.datab(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.datac(!\uart_rx_inst|r_Bit_Index [0]),
	.datad(!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q ),
	.datae(!\uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q ),
	.dataf(!\uart_rx_inst|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector31~0 .extended_lut = "off";
defparam \uart_rx_inst|Selector31~0 .lut_mask = 64'h000100010000FFFF;
defparam \uart_rx_inst|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N50
dffeas \uart_rx_inst|r_SM_Main.s_RX_STOP_BIT (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_SM_Main.s_RX_STOP_BIT .is_wysiwyg = "true";
defparam \uart_rx_inst|r_SM_Main.s_RX_STOP_BIT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N39
cyclonev_lcell_comb \uart_rx_inst|Selector32~0 (
// Equation(s):
// \uart_rx_inst|Selector32~0_combout  = ( \uart_rx_inst|LessThan1~4_combout  & ( \uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q  & ( (\uart_rx_inst|LessThan1~0_combout  & ((!\uart_rx_inst|LessThan1~1_combout ) # ((!\uart_rx_inst|LessThan1~2_combout  & 
// \uart_rx_inst|LessThan1~3_combout )))) ) ) ) # ( !\uart_rx_inst|LessThan1~4_combout  & ( \uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q  ) )

	.dataa(!\uart_rx_inst|LessThan1~2_combout ),
	.datab(!\uart_rx_inst|LessThan1~1_combout ),
	.datac(!\uart_rx_inst|LessThan1~3_combout ),
	.datad(!\uart_rx_inst|LessThan1~0_combout ),
	.datae(!\uart_rx_inst|LessThan1~4_combout ),
	.dataf(!\uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector32~0 .extended_lut = "off";
defparam \uart_rx_inst|Selector32~0 .lut_mask = 64'h00000000FFFF00CE;
defparam \uart_rx_inst|Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N40
dffeas \uart_rx_inst|r_SM_Main.s_CLEANUP (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_SM_Main.s_CLEANUP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_SM_Main.s_CLEANUP .is_wysiwyg = "true";
defparam \uart_rx_inst|r_SM_Main.s_CLEANUP .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \i_Rx_Serial~input (
	.i(i_Rx_Serial),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_Rx_Serial~input_o ));
// synopsys translate_off
defparam \i_Rx_Serial~input .bus_hold = "false";
defparam \i_Rx_Serial~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \uart_rx_inst|r_Rx_Data_R~0 (
// Equation(s):
// \uart_rx_inst|r_Rx_Data_R~0_combout  = ( !\i_Rx_Serial~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\i_Rx_Serial~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|r_Rx_Data_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|r_Rx_Data_R~0 .extended_lut = "off";
defparam \uart_rx_inst|r_Rx_Data_R~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \uart_rx_inst|r_Rx_Data_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N37
dffeas \uart_rx_inst|r_Rx_Data_R (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|r_Rx_Data_R~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Rx_Data_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Rx_Data_R .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Rx_Data_R .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N14
dffeas \uart_rx_inst|r_Rx_Data (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|r_Rx_Data_R~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Rx_Data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Rx_Data .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Rx_Data .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N48
cyclonev_lcell_comb \uart_rx_inst|Equal0~2 (
// Equation(s):
// \uart_rx_inst|Equal0~2_combout  = ( !\uart_rx_inst|r_Clock_Count[12]~DUPLICATE_q  & ( !\uart_rx_inst|r_Clock_Count[6]~DUPLICATE_q  & ( (\uart_rx_inst|r_Clock_Count[0]~DUPLICATE_q  & (\uart_rx_inst|r_Clock_Count[1]~DUPLICATE_q  & 
// !\uart_rx_inst|r_Clock_Count[4]~DUPLICATE_q )) ) ) )

	.dataa(!\uart_rx_inst|r_Clock_Count[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\uart_rx_inst|r_Clock_Count[1]~DUPLICATE_q ),
	.datad(!\uart_rx_inst|r_Clock_Count[4]~DUPLICATE_q ),
	.datae(!\uart_rx_inst|r_Clock_Count[12]~DUPLICATE_q ),
	.dataf(!\uart_rx_inst|r_Clock_Count[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Equal0~2 .extended_lut = "off";
defparam \uart_rx_inst|Equal0~2 .lut_mask = 64'h0500000000000000;
defparam \uart_rx_inst|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N12
cyclonev_lcell_comb \uart_rx_inst|Selector28~1 (
// Equation(s):
// \uart_rx_inst|Selector28~1_combout  = ( \uart_rx_inst|r_Rx_Data~q  & ( \uart_rx_inst|Equal0~2_combout  & ( !\uart_rx_inst|r_SM_Main.s_CLEANUP~q  ) ) ) # ( !\uart_rx_inst|r_Rx_Data~q  & ( \uart_rx_inst|Equal0~2_combout  & ( 
// (!\uart_rx_inst|r_SM_Main.s_CLEANUP~q  & ((!\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q ) # ((!\uart_rx_inst|Equal0~0_combout ) # (!\uart_rx_inst|Equal0~1_combout )))) ) ) ) # ( \uart_rx_inst|r_Rx_Data~q  & ( !\uart_rx_inst|Equal0~2_combout  & ( 
// !\uart_rx_inst|r_SM_Main.s_CLEANUP~q  ) ) ) # ( !\uart_rx_inst|r_Rx_Data~q  & ( !\uart_rx_inst|Equal0~2_combout  & ( !\uart_rx_inst|r_SM_Main.s_CLEANUP~q  ) ) )

	.dataa(!\uart_rx_inst|r_SM_Main.s_CLEANUP~q ),
	.datab(!\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q ),
	.datac(!\uart_rx_inst|Equal0~0_combout ),
	.datad(!\uart_rx_inst|Equal0~1_combout ),
	.datae(!\uart_rx_inst|r_Rx_Data~q ),
	.dataf(!\uart_rx_inst|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector28~1 .extended_lut = "off";
defparam \uart_rx_inst|Selector28~1 .lut_mask = 64'hAAAAAAAAAAA8AAAA;
defparam \uart_rx_inst|Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N2
dffeas \uart_rx_inst|r_Clock_Count[0]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N3
cyclonev_lcell_comb \uart_rx_inst|Add0~41 (
// Equation(s):
// \uart_rx_inst|Add0~41_sumout  = SUM(( \uart_rx_inst|r_Clock_Count[1]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~38  ))
// \uart_rx_inst|Add0~42  = CARRY(( \uart_rx_inst|r_Clock_Count[1]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_rx_inst|r_Clock_Count[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_rx_inst|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~41_sumout ),
	.cout(\uart_rx_inst|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~41 .extended_lut = "off";
defparam \uart_rx_inst|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_rx_inst|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N5
dffeas \uart_rx_inst|r_Clock_Count[1]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N6
cyclonev_lcell_comb \uart_rx_inst|Add0~33 (
// Equation(s):
// \uart_rx_inst|Add0~33_sumout  = SUM(( \uart_rx_inst|r_Clock_Count[2]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~42  ))
// \uart_rx_inst|Add0~34  = CARRY(( \uart_rx_inst|r_Clock_Count[2]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_rx_inst|r_Clock_Count[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_rx_inst|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~33_sumout ),
	.cout(\uart_rx_inst|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~33 .extended_lut = "off";
defparam \uart_rx_inst|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_rx_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N7
dffeas \uart_rx_inst|r_Clock_Count[2]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N9
cyclonev_lcell_comb \uart_rx_inst|Add0~29 (
// Equation(s):
// \uart_rx_inst|Add0~29_sumout  = SUM(( \uart_rx_inst|r_Clock_Count[3]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~34  ))
// \uart_rx_inst|Add0~30  = CARRY(( \uart_rx_inst|r_Clock_Count[3]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_rx_inst|r_Clock_Count[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_rx_inst|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~29_sumout ),
	.cout(\uart_rx_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~29 .extended_lut = "off";
defparam \uart_rx_inst|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_rx_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N11
dffeas \uart_rx_inst|r_Clock_Count[3]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[3]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N12
cyclonev_lcell_comb \uart_rx_inst|Add0~45 (
// Equation(s):
// \uart_rx_inst|Add0~45_sumout  = SUM(( \uart_rx_inst|r_Clock_Count[4]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~30  ))
// \uart_rx_inst|Add0~46  = CARRY(( \uart_rx_inst|r_Clock_Count[4]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~30  ))

	.dataa(gnd),
	.datab(!\uart_rx_inst|r_Clock_Count[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_rx_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~45_sumout ),
	.cout(\uart_rx_inst|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~45 .extended_lut = "off";
defparam \uart_rx_inst|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \uart_rx_inst|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N14
dffeas \uart_rx_inst|r_Clock_Count[4]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[4]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N15
cyclonev_lcell_comb \uart_rx_inst|Add0~13 (
// Equation(s):
// \uart_rx_inst|Add0~13_sumout  = SUM(( \uart_rx_inst|r_Clock_Count[5]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~46  ))
// \uart_rx_inst|Add0~14  = CARRY(( \uart_rx_inst|r_Clock_Count[5]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_rx_inst|r_Clock_Count[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_rx_inst|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~13_sumout ),
	.cout(\uart_rx_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~13 .extended_lut = "off";
defparam \uart_rx_inst|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_rx_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N17
dffeas \uart_rx_inst|r_Clock_Count[5]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[5]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N18
cyclonev_lcell_comb \uart_rx_inst|Add0~17 (
// Equation(s):
// \uart_rx_inst|Add0~17_sumout  = SUM(( \uart_rx_inst|r_Clock_Count [6] ) + ( GND ) + ( \uart_rx_inst|Add0~14  ))
// \uart_rx_inst|Add0~18  = CARRY(( \uart_rx_inst|r_Clock_Count [6] ) + ( GND ) + ( \uart_rx_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_rx_inst|r_Clock_Count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_rx_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~17_sumout ),
	.cout(\uart_rx_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~17 .extended_lut = "off";
defparam \uart_rx_inst|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_rx_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N20
dffeas \uart_rx_inst|r_Clock_Count[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N21
cyclonev_lcell_comb \uart_rx_inst|Add0~21 (
// Equation(s):
// \uart_rx_inst|Add0~21_sumout  = SUM(( \uart_rx_inst|r_Clock_Count[7]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~18  ))
// \uart_rx_inst|Add0~22  = CARRY(( \uart_rx_inst|r_Clock_Count[7]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_rx_inst|r_Clock_Count[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_rx_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~21_sumout ),
	.cout(\uart_rx_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~21 .extended_lut = "off";
defparam \uart_rx_inst|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_rx_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N23
dffeas \uart_rx_inst|r_Clock_Count[7]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[7]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N24
cyclonev_lcell_comb \uart_rx_inst|Add0~25 (
// Equation(s):
// \uart_rx_inst|Add0~25_sumout  = SUM(( \uart_rx_inst|r_Clock_Count[8]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~22  ))
// \uart_rx_inst|Add0~26  = CARRY(( \uart_rx_inst|r_Clock_Count[8]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_rx_inst|r_Clock_Count[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_rx_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~25_sumout ),
	.cout(\uart_rx_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~25 .extended_lut = "off";
defparam \uart_rx_inst|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \uart_rx_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N26
dffeas \uart_rx_inst|r_Clock_Count[8]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N27
cyclonev_lcell_comb \uart_rx_inst|Add0~9 (
// Equation(s):
// \uart_rx_inst|Add0~9_sumout  = SUM(( \uart_rx_inst|r_Clock_Count[9]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~26  ))
// \uart_rx_inst|Add0~10  = CARRY(( \uart_rx_inst|r_Clock_Count[9]~DUPLICATE_q  ) + ( GND ) + ( \uart_rx_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\uart_rx_inst|r_Clock_Count[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_rx_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~9_sumout ),
	.cout(\uart_rx_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~9 .extended_lut = "off";
defparam \uart_rx_inst|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \uart_rx_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N29
dffeas \uart_rx_inst|r_Clock_Count[9]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[9]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N30
cyclonev_lcell_comb \uart_rx_inst|Add0~5 (
// Equation(s):
// \uart_rx_inst|Add0~5_sumout  = SUM(( \uart_rx_inst|r_Clock_Count [10] ) + ( GND ) + ( \uart_rx_inst|Add0~10  ))
// \uart_rx_inst|Add0~6  = CARRY(( \uart_rx_inst|r_Clock_Count [10] ) + ( GND ) + ( \uart_rx_inst|Add0~10  ))

	.dataa(gnd),
	.datab(!\uart_rx_inst|r_Clock_Count [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\uart_rx_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\uart_rx_inst|Add0~5_sumout ),
	.cout(\uart_rx_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Add0~5 .extended_lut = "off";
defparam \uart_rx_inst|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \uart_rx_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N32
dffeas \uart_rx_inst|r_Clock_Count[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[10] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N35
dffeas \uart_rx_inst|r_Clock_Count[11] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[11] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N8
dffeas \uart_rx_inst|r_Clock_Count[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N30
cyclonev_lcell_comb \uart_rx_inst|Equal0~1 (
// Equation(s):
// \uart_rx_inst|Equal0~1_combout  = ( \uart_rx_inst|r_Clock_Count[9]~DUPLICATE_q  & ( !\uart_rx_inst|r_Clock_Count [2] & ( (\uart_rx_inst|r_Clock_Count [11] & (!\uart_rx_inst|r_Clock_Count [10] & (\uart_rx_inst|r_Clock_Count[3]~DUPLICATE_q  & 
// \uart_rx_inst|r_Clock_Count[5]~DUPLICATE_q ))) ) ) )

	.dataa(!\uart_rx_inst|r_Clock_Count [11]),
	.datab(!\uart_rx_inst|r_Clock_Count [10]),
	.datac(!\uart_rx_inst|r_Clock_Count[3]~DUPLICATE_q ),
	.datad(!\uart_rx_inst|r_Clock_Count[5]~DUPLICATE_q ),
	.datae(!\uart_rx_inst|r_Clock_Count[9]~DUPLICATE_q ),
	.dataf(!\uart_rx_inst|r_Clock_Count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Equal0~1 .extended_lut = "off";
defparam \uart_rx_inst|Equal0~1 .lut_mask = 64'h0000000400000000;
defparam \uart_rx_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N42
cyclonev_lcell_comb \uart_rx_inst|Selector29~0 (
// Equation(s):
// \uart_rx_inst|Selector29~0_combout  = ( \uart_rx_inst|r_SM_Main.s_RX_START_BIT~q  & ( \uart_rx_inst|Equal0~0_combout  & ( (!\uart_rx_inst|Equal0~1_combout ) # ((!\uart_rx_inst|Equal0~2_combout ) # ((!\uart_rx_inst|r_SM_Main.s_IDLE~q  & 
// \uart_rx_inst|r_Rx_Data~q ))) ) ) ) # ( !\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q  & ( \uart_rx_inst|Equal0~0_combout  & ( (!\uart_rx_inst|r_SM_Main.s_IDLE~q  & \uart_rx_inst|r_Rx_Data~q ) ) ) ) # ( \uart_rx_inst|r_SM_Main.s_RX_START_BIT~q  & ( 
// !\uart_rx_inst|Equal0~0_combout  ) ) # ( !\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q  & ( !\uart_rx_inst|Equal0~0_combout  & ( (!\uart_rx_inst|r_SM_Main.s_IDLE~q  & \uart_rx_inst|r_Rx_Data~q ) ) ) )

	.dataa(!\uart_rx_inst|Equal0~1_combout ),
	.datab(!\uart_rx_inst|Equal0~2_combout ),
	.datac(!\uart_rx_inst|r_SM_Main.s_IDLE~q ),
	.datad(!\uart_rx_inst|r_Rx_Data~q ),
	.datae(!\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q ),
	.dataf(!\uart_rx_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector29~0 .extended_lut = "off";
defparam \uart_rx_inst|Selector29~0 .lut_mask = 64'h00F0FFFF00F0EEFE;
defparam \uart_rx_inst|Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N43
dffeas \uart_rx_inst|r_SM_Main.s_RX_START_BIT (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_SM_Main.s_RX_START_BIT .is_wysiwyg = "true";
defparam \uart_rx_inst|r_SM_Main.s_RX_START_BIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N36
cyclonev_lcell_comb \uart_rx_inst|Selector28~0 (
// Equation(s):
// \uart_rx_inst|Selector28~0_combout  = ( \uart_rx_inst|r_Rx_Data~q  & ( !\uart_rx_inst|r_SM_Main.s_CLEANUP~q  ) ) # ( !\uart_rx_inst|r_Rx_Data~q  & ( (\uart_rx_inst|r_SM_Main.s_IDLE~q  & (!\uart_rx_inst|r_SM_Main.s_CLEANUP~q  & 
// ((!\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q ) # (!\uart_rx_inst|Equal0~3_combout )))) ) )

	.dataa(!\uart_rx_inst|r_SM_Main.s_IDLE~q ),
	.datab(!\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q ),
	.datac(!\uart_rx_inst|r_SM_Main.s_CLEANUP~q ),
	.datad(!\uart_rx_inst|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\uart_rx_inst|r_Rx_Data~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector28~0 .extended_lut = "off";
defparam \uart_rx_inst|Selector28~0 .lut_mask = 64'h50405040F0F0F0F0;
defparam \uart_rx_inst|Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N38
dffeas \uart_rx_inst|r_SM_Main.s_IDLE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_SM_Main.s_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_SM_Main.s_IDLE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_SM_Main.s_IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N48
cyclonev_lcell_comb \uart_rx_inst|r_Clock_Count[5]~0 (
// Equation(s):
// \uart_rx_inst|r_Clock_Count[5]~0_combout  = ( \uart_rx_inst|LessThan1~5_combout  & ( \uart_rx_inst|Equal0~3_combout  & ( (!\uart_rx_inst|r_SM_Main.s_IDLE~q ) # (\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q ) ) ) ) # ( !\uart_rx_inst|LessThan1~5_combout  & ( 
// \uart_rx_inst|Equal0~3_combout  & ( (!\uart_rx_inst|r_SM_Main.s_IDLE~q ) # (((\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q ) # (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q )) # (\uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q )) ) ) ) # ( 
// \uart_rx_inst|LessThan1~5_combout  & ( !\uart_rx_inst|Equal0~3_combout  & ( !\uart_rx_inst|r_SM_Main.s_IDLE~q  ) ) ) # ( !\uart_rx_inst|LessThan1~5_combout  & ( !\uart_rx_inst|Equal0~3_combout  & ( (!\uart_rx_inst|r_SM_Main.s_IDLE~q ) # 
// ((\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ) # (\uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q )) ) ) )

	.dataa(!\uart_rx_inst|r_SM_Main.s_IDLE~q ),
	.datab(!\uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q ),
	.datac(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.datad(!\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q ),
	.datae(!\uart_rx_inst|LessThan1~5_combout ),
	.dataf(!\uart_rx_inst|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[5]~0 .extended_lut = "off";
defparam \uart_rx_inst|r_Clock_Count[5]~0 .lut_mask = 64'hBFBFAAAABFFFAAFF;
defparam \uart_rx_inst|r_Clock_Count[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N43
dffeas \uart_rx_inst|r_Clock_Count[14]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[14]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N44
dffeas \uart_rx_inst|r_Clock_Count[14] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_rx_inst|r_Clock_Count[5]~0_combout ),
	.sload(gnd),
	.ena(\uart_rx_inst|Selector28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Clock_Count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Clock_Count[14] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Clock_Count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N24
cyclonev_lcell_comb \uart_rx_inst|Equal0~0 (
// Equation(s):
// \uart_rx_inst|Equal0~0_combout  = ( !\uart_rx_inst|r_Clock_Count[7]~DUPLICATE_q  & ( !\uart_rx_inst|r_Clock_Count[15]~DUPLICATE_q  & ( (!\uart_rx_inst|r_Clock_Count [14] & (!\uart_rx_inst|r_Clock_Count[13]~DUPLICATE_q  & 
// !\uart_rx_inst|r_Clock_Count[8]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\uart_rx_inst|r_Clock_Count [14]),
	.datac(!\uart_rx_inst|r_Clock_Count[13]~DUPLICATE_q ),
	.datad(!\uart_rx_inst|r_Clock_Count[8]~DUPLICATE_q ),
	.datae(!\uart_rx_inst|r_Clock_Count[7]~DUPLICATE_q ),
	.dataf(!\uart_rx_inst|r_Clock_Count[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Equal0~0 .extended_lut = "off";
defparam \uart_rx_inst|Equal0~0 .lut_mask = 64'hC000000000000000;
defparam \uart_rx_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N54
cyclonev_lcell_comb \uart_rx_inst|Equal0~3 (
// Equation(s):
// \uart_rx_inst|Equal0~3_combout  = ( \uart_rx_inst|Equal0~1_combout  & ( (\uart_rx_inst|Equal0~0_combout  & \uart_rx_inst|Equal0~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_rx_inst|Equal0~0_combout ),
	.datad(!\uart_rx_inst|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\uart_rx_inst|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Equal0~3 .extended_lut = "off";
defparam \uart_rx_inst|Equal0~3 .lut_mask = 64'h00000000000F000F;
defparam \uart_rx_inst|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N36
cyclonev_lcell_comb \uart_rx_inst|Selector30~0 (
// Equation(s):
// \uart_rx_inst|Selector30~0_combout  = ( \uart_rx_inst|r_Bit_Index [0] & ( \uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & ( (!\uart_rx_inst|r_Bit_Index [2] & \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ) ) ) ) # ( !\uart_rx_inst|r_Bit_Index [0] & ( 
// \uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & ( \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  ) ) ) # ( \uart_rx_inst|r_Bit_Index [0] & ( !\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & ( \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  ) ) ) # ( 
// !\uart_rx_inst|r_Bit_Index [0] & ( !\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & ( \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\uart_rx_inst|r_Bit_Index [2]),
	.datac(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\uart_rx_inst|r_Bit_Index [0]),
	.dataf(!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector30~0 .extended_lut = "off";
defparam \uart_rx_inst|Selector30~0 .lut_mask = 64'h0F0F0F0F0F0F0C0C;
defparam \uart_rx_inst|Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N0
cyclonev_lcell_comb \uart_rx_inst|Selector30~1 (
// Equation(s):
// \uart_rx_inst|Selector30~1_combout  = ( \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~q  & ( \uart_rx_inst|LessThan1~5_combout  ) ) # ( !\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~q  & ( \uart_rx_inst|LessThan1~5_combout  & ( ((\uart_rx_inst|Equal0~3_combout  & 
// (\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q  & \uart_rx_inst|r_Rx_Data~q ))) # (\uart_rx_inst|Selector30~0_combout ) ) ) ) # ( \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~q  & ( !\uart_rx_inst|LessThan1~5_combout  & ( ((\uart_rx_inst|Equal0~3_combout  & 
// (\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q  & \uart_rx_inst|r_Rx_Data~q ))) # (\uart_rx_inst|Selector30~0_combout ) ) ) ) # ( !\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~q  & ( !\uart_rx_inst|LessThan1~5_combout  & ( ((\uart_rx_inst|Equal0~3_combout  & 
// (\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q  & \uart_rx_inst|r_Rx_Data~q ))) # (\uart_rx_inst|Selector30~0_combout ) ) ) )

	.dataa(!\uart_rx_inst|Equal0~3_combout ),
	.datab(!\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q ),
	.datac(!\uart_rx_inst|Selector30~0_combout ),
	.datad(!\uart_rx_inst|r_Rx_Data~q ),
	.datae(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~q ),
	.dataf(!\uart_rx_inst|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector30~1 .extended_lut = "off";
defparam \uart_rx_inst|Selector30~1 .lut_mask = 64'h0F1F0F1F0F1FFFFF;
defparam \uart_rx_inst|Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N2
dffeas \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N0
cyclonev_lcell_comb \uart_rx_inst|Selector27~0 (
// Equation(s):
// \uart_rx_inst|Selector27~0_combout  = ( !\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & ( (!\uart_rx_inst|r_Bit_Index [0] & !\uart_rx_inst|r_Bit_Index [2]) ) )

	.dataa(!\uart_rx_inst|r_Bit_Index [0]),
	.datab(gnd),
	.datac(!\uart_rx_inst|r_Bit_Index [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector27~0 .extended_lut = "off";
defparam \uart_rx_inst|Selector27~0 .lut_mask = 64'hA0A0A0A000000000;
defparam \uart_rx_inst|Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N18
cyclonev_lcell_comb \uart_rx_inst|Selector27~1 (
// Equation(s):
// \uart_rx_inst|Selector27~1_combout  = ( \uart_rx_inst|r_Rx_Byte [0] & ( \uart_rx_inst|Selector27~0_combout  & ( (!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & (((\uart_rx_inst|r_SM_Main.s_IDLE~q )))) # 
// (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & ((!\uart_rx_inst|r_Rx_Data~q ) # ((\uart_rx_inst|LessThan1~5_combout )))) ) ) ) # ( !\uart_rx_inst|r_Rx_Byte [0] & ( \uart_rx_inst|Selector27~0_combout  & ( 
// (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & (!\uart_rx_inst|r_Rx_Data~q  & !\uart_rx_inst|LessThan1~5_combout )) ) ) ) # ( \uart_rx_inst|r_Rx_Byte [0] & ( !\uart_rx_inst|Selector27~0_combout  & ( (\uart_rx_inst|r_SM_Main.s_IDLE~q ) # 
// (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ) ) ) )

	.dataa(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.datab(!\uart_rx_inst|r_Rx_Data~q ),
	.datac(!\uart_rx_inst|r_SM_Main.s_IDLE~q ),
	.datad(!\uart_rx_inst|LessThan1~5_combout ),
	.datae(!\uart_rx_inst|r_Rx_Byte [0]),
	.dataf(!\uart_rx_inst|Selector27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector27~1 .extended_lut = "off";
defparam \uart_rx_inst|Selector27~1 .lut_mask = 64'h00005F5F44004E5F;
defparam \uart_rx_inst|Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N19
dffeas \uart_rx_inst|r_Rx_Byte[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector27~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Rx_Byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Rx_Byte[0] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Rx_Byte[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N54
cyclonev_lcell_comb \uart_rx_inst|Selector0~0 (
// Equation(s):
// \uart_rx_inst|Selector0~0_combout  = ( \uart_rx_inst|r_Rx_DV~q  & ( \uart_rx_inst|LessThan1~5_combout  & ( ((\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q ) # (\uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q )) # (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ) ) 
// ) ) # ( \uart_rx_inst|r_Rx_DV~q  & ( !\uart_rx_inst|LessThan1~5_combout  & ( (((!\uart_rx_inst|r_Rx_Data~q  & \uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q )) # (\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q )) # (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ) 
// ) ) ) # ( !\uart_rx_inst|r_Rx_DV~q  & ( !\uart_rx_inst|LessThan1~5_combout  & ( (!\uart_rx_inst|r_Rx_Data~q  & \uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q ) ) ) )

	.dataa(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.datab(!\uart_rx_inst|r_Rx_Data~q ),
	.datac(!\uart_rx_inst|r_SM_Main.s_RX_STOP_BIT~q ),
	.datad(!\uart_rx_inst|r_SM_Main.s_RX_START_BIT~q ),
	.datae(!\uart_rx_inst|r_Rx_DV~q ),
	.dataf(!\uart_rx_inst|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector0~0 .extended_lut = "off";
defparam \uart_rx_inst|Selector0~0 .lut_mask = 64'h0C0C5DFF00005FFF;
defparam \uart_rx_inst|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N55
dffeas \uart_rx_inst|r_Rx_DV (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Rx_DV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Rx_DV .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Rx_DV .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N10
dffeas \received_data[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|r_Rx_Byte [0]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|r_Rx_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(received_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \received_data[0] .is_wysiwyg = "true";
defparam \received_data[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N36
cyclonev_lcell_comb \uart_rx_inst|Selector17~0 (
// Equation(s):
// \uart_rx_inst|Selector17~0_combout  = ( \uart_rx_inst|LessThan1~4_combout  & ( \uart_rx_inst|r_Bit_Index [0] & ( (\uart_rx_inst|LessThan1~0_combout  & ((!\uart_rx_inst|LessThan1~1_combout ) # ((!\uart_rx_inst|LessThan1~2_combout  & 
// \uart_rx_inst|LessThan1~3_combout )))) ) ) ) # ( !\uart_rx_inst|LessThan1~4_combout  & ( \uart_rx_inst|r_Bit_Index [0] ) )

	.dataa(!\uart_rx_inst|LessThan1~2_combout ),
	.datab(!\uart_rx_inst|LessThan1~1_combout ),
	.datac(!\uart_rx_inst|LessThan1~0_combout ),
	.datad(!\uart_rx_inst|LessThan1~3_combout ),
	.datae(!\uart_rx_inst|LessThan1~4_combout ),
	.dataf(!\uart_rx_inst|r_Bit_Index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector17~0 .extended_lut = "off";
defparam \uart_rx_inst|Selector17~0 .lut_mask = 64'h00000000FFFF0C0E;
defparam \uart_rx_inst|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N0
cyclonev_lcell_comb \uart_rx_inst|Selector26~0 (
// Equation(s):
// \uart_rx_inst|Selector26~0_combout  = ( !\uart_rx_inst|LessThan1~5_combout  & ( (\uart_rx_inst|r_Bit_Index [0] & (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & !\uart_rx_inst|r_Rx_Data~q )) ) )

	.dataa(!\uart_rx_inst|r_Bit_Index [0]),
	.datab(gnd),
	.datac(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.datad(!\uart_rx_inst|r_Rx_Data~q ),
	.datae(gnd),
	.dataf(!\uart_rx_inst|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector26~0 .extended_lut = "off";
defparam \uart_rx_inst|Selector26~0 .lut_mask = 64'h0500050000000000;
defparam \uart_rx_inst|Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N48
cyclonev_lcell_comb \uart_rx_inst|Selector26~1 (
// Equation(s):
// \uart_rx_inst|Selector26~1_combout  = ( !\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & ( (!\uart_rx_inst|r_Rx_Byte [1] & (!\uart_rx_inst|r_Bit_Index [2] & (((!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & \uart_rx_inst|Selector26~0_combout ))))) # 
// (\uart_rx_inst|r_Rx_Byte [1] & (((!\uart_rx_inst|r_Bit_Index [2] & (!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & \uart_rx_inst|Selector26~0_combout ))) # (\uart_rx_inst|r_SM_Main.s_IDLE~q ))) ) ) # ( \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & ( 
// (!\uart_rx_inst|r_Bit_Index [2] & ((!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & (((\uart_rx_inst|r_Rx_Byte [1] & !\uart_rx_inst|Selector17~0_combout )) # (\uart_rx_inst|Selector26~0_combout ))) # (\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & 
// (\uart_rx_inst|r_Rx_Byte [1])))) # (\uart_rx_inst|r_Bit_Index [2] & (\uart_rx_inst|r_Rx_Byte [1])) ) )

	.dataa(!\uart_rx_inst|r_Rx_Byte [1]),
	.datab(!\uart_rx_inst|r_Bit_Index [2]),
	.datac(!\uart_rx_inst|Selector17~0_combout ),
	.datad(!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q ),
	.datae(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.dataf(!\uart_rx_inst|Selector26~0_combout ),
	.datag(!\uart_rx_inst|r_SM_Main.s_IDLE~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector26~1 .extended_lut = "on";
defparam \uart_rx_inst|Selector26~1 .lut_mask = 64'h05055155CD05DD55;
defparam \uart_rx_inst|Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N50
dffeas \uart_rx_inst|r_Rx_Byte[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Rx_Byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Rx_Byte[1] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Rx_Byte[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N16
dffeas \received_data[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|r_Rx_Byte [1]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|r_Rx_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(received_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \received_data[1] .is_wysiwyg = "true";
defparam \received_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N27
cyclonev_lcell_comb \uart_rx_inst|Selector25~0 (
// Equation(s):
// \uart_rx_inst|Selector25~0_combout  = ( !\uart_rx_inst|r_Bit_Index [0] & ( (\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & !\uart_rx_inst|r_Bit_Index [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q ),
	.datad(!\uart_rx_inst|r_Bit_Index [2]),
	.datae(gnd),
	.dataf(!\uart_rx_inst|r_Bit_Index [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector25~0 .extended_lut = "off";
defparam \uart_rx_inst|Selector25~0 .lut_mask = 64'h0F000F0000000000;
defparam \uart_rx_inst|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N42
cyclonev_lcell_comb \uart_rx_inst|Selector25~1 (
// Equation(s):
// \uart_rx_inst|Selector25~1_combout  = ( \uart_rx_inst|r_Rx_Byte [2] & ( \uart_rx_inst|Selector25~0_combout  & ( (!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & (\uart_rx_inst|r_SM_Main.s_IDLE~q )) # 
// (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & (((!\uart_rx_inst|r_Rx_Data~q ) # (\uart_rx_inst|LessThan1~5_combout )))) ) ) ) # ( !\uart_rx_inst|r_Rx_Byte [2] & ( \uart_rx_inst|Selector25~0_combout  & ( (!\uart_rx_inst|r_Rx_Data~q  & 
// (!\uart_rx_inst|LessThan1~5_combout  & \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q )) ) ) ) # ( \uart_rx_inst|r_Rx_Byte [2] & ( !\uart_rx_inst|Selector25~0_combout  & ( (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ) # 
// (\uart_rx_inst|r_SM_Main.s_IDLE~q ) ) ) )

	.dataa(!\uart_rx_inst|r_SM_Main.s_IDLE~q ),
	.datab(!\uart_rx_inst|r_Rx_Data~q ),
	.datac(!\uart_rx_inst|LessThan1~5_combout ),
	.datad(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.datae(!\uart_rx_inst|r_Rx_Byte [2]),
	.dataf(!\uart_rx_inst|Selector25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector25~1 .extended_lut = "off";
defparam \uart_rx_inst|Selector25~1 .lut_mask = 64'h000055FF00C055CF;
defparam \uart_rx_inst|Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N43
dffeas \uart_rx_inst|r_Rx_Byte[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector25~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Rx_Byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Rx_Byte[2] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Rx_Byte[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N19
dffeas \received_data[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|r_Rx_Byte [2]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|r_Rx_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(received_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \received_data[2] .is_wysiwyg = "true";
defparam \received_data[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N18
cyclonev_lcell_comb \uart_rx_inst|Selector24~0 (
// Equation(s):
// \uart_rx_inst|Selector24~0_combout  = ( !\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & ( (!\uart_rx_inst|r_SM_Main.s_IDLE~q  & (!\uart_rx_inst|r_Bit_Index [2] & (\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & ((\uart_rx_inst|Selector26~0_combout 
// ))))) # (\uart_rx_inst|r_SM_Main.s_IDLE~q  & (((!\uart_rx_inst|r_Bit_Index [2] & (\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & \uart_rx_inst|Selector26~0_combout ))) # (\uart_rx_inst|r_Rx_Byte [3]))) ) ) # ( 
// \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & ( (!\uart_rx_inst|r_Bit_Index [2] & ((!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & (((\uart_rx_inst|r_Rx_Byte [3])))) # (\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & 
// (((!\uart_rx_inst|Selector17~0_combout  & \uart_rx_inst|r_Rx_Byte [3])) # (\uart_rx_inst|Selector26~0_combout ))))) # (\uart_rx_inst|r_Bit_Index [2] & ((((\uart_rx_inst|r_Rx_Byte [3]))))) ) )

	.dataa(!\uart_rx_inst|r_Bit_Index [2]),
	.datab(!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q ),
	.datac(!\uart_rx_inst|Selector17~0_combout ),
	.datad(!\uart_rx_inst|r_Rx_Byte [3]),
	.datae(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.dataf(!\uart_rx_inst|Selector26~0_combout ),
	.datag(!\uart_rx_inst|r_SM_Main.s_IDLE~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector24~0 .extended_lut = "on";
defparam \uart_rx_inst|Selector24~0 .lut_mask = 64'h000F00FD222F22FF;
defparam \uart_rx_inst|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N19
dffeas \uart_rx_inst|r_Rx_Byte[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Rx_Byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Rx_Byte[3] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Rx_Byte[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N27
cyclonev_lcell_comb \received_data[3]~feeder (
// Equation(s):
// \received_data[3]~feeder_combout  = ( \uart_rx_inst|r_Rx_Byte [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_rx_inst|r_Rx_Byte [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\received_data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \received_data[3]~feeder .extended_lut = "off";
defparam \received_data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \received_data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N28
dffeas \received_data[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\received_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|r_Rx_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(received_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \received_data[3] .is_wysiwyg = "true";
defparam \received_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N33
cyclonev_lcell_comb \uart_rx_inst|Selector23~0 (
// Equation(s):
// \uart_rx_inst|Selector23~0_combout  = ( !\uart_rx_inst|r_Bit_Index [0] & ( !\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & ( \uart_rx_inst|r_Bit_Index [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uart_rx_inst|r_Bit_Index [2]),
	.datad(gnd),
	.datae(!\uart_rx_inst|r_Bit_Index [0]),
	.dataf(!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector23~0 .extended_lut = "off";
defparam \uart_rx_inst|Selector23~0 .lut_mask = 64'h0F0F000000000000;
defparam \uart_rx_inst|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N45
cyclonev_lcell_comb \uart_rx_inst|Selector23~1 (
// Equation(s):
// \uart_rx_inst|Selector23~1_combout  = ( \uart_rx_inst|r_Rx_Byte [4] & ( \uart_rx_inst|Selector23~0_combout  & ( (!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & (\uart_rx_inst|r_SM_Main.s_IDLE~q )) # 
// (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & (((!\uart_rx_inst|r_Rx_Data~q ) # (\uart_rx_inst|LessThan1~5_combout )))) ) ) ) # ( !\uart_rx_inst|r_Rx_Byte [4] & ( \uart_rx_inst|Selector23~0_combout  & ( (!\uart_rx_inst|r_Rx_Data~q  & 
// (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & !\uart_rx_inst|LessThan1~5_combout )) ) ) ) # ( \uart_rx_inst|r_Rx_Byte [4] & ( !\uart_rx_inst|Selector23~0_combout  & ( (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ) # 
// (\uart_rx_inst|r_SM_Main.s_IDLE~q ) ) ) )

	.dataa(!\uart_rx_inst|r_SM_Main.s_IDLE~q ),
	.datab(!\uart_rx_inst|r_Rx_Data~q ),
	.datac(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.datad(!\uart_rx_inst|LessThan1~5_combout ),
	.datae(!\uart_rx_inst|r_Rx_Byte [4]),
	.dataf(!\uart_rx_inst|Selector23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector23~1 .extended_lut = "off";
defparam \uart_rx_inst|Selector23~1 .lut_mask = 64'h00005F5F0C005C5F;
defparam \uart_rx_inst|Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N46
dffeas \uart_rx_inst|r_Rx_Byte[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector23~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Rx_Byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Rx_Byte[4] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Rx_Byte[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N43
dffeas \received_data[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|r_Rx_Byte [4]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|r_Rx_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(received_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \received_data[4] .is_wysiwyg = "true";
defparam \received_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N32
dffeas \uart_rx_inst|r_Rx_Byte[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Rx_Byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Rx_Byte[5] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Rx_Byte[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N30
cyclonev_lcell_comb \uart_rx_inst|Selector22~0 (
// Equation(s):
// \uart_rx_inst|Selector22~0_combout  = ( !\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & ( (!\uart_rx_inst|r_SM_Main.s_IDLE~q  & (\uart_rx_inst|r_Bit_Index [2] & (!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & ((\uart_rx_inst|Selector26~0_combout 
// ))))) # (\uart_rx_inst|r_SM_Main.s_IDLE~q  & (((\uart_rx_inst|r_Bit_Index [2] & (!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & \uart_rx_inst|Selector26~0_combout ))) # (\uart_rx_inst|r_Rx_Byte [5]))) ) ) # ( 
// \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & ( (!\uart_rx_inst|r_Bit_Index [2] & ((((\uart_rx_inst|r_Rx_Byte [5]))))) # (\uart_rx_inst|r_Bit_Index [2] & ((!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & (((!\uart_rx_inst|Selector17~0_combout  & 
// \uart_rx_inst|r_Rx_Byte [5])) # (\uart_rx_inst|Selector26~0_combout ))) # (\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & (((\uart_rx_inst|r_Rx_Byte [5])))))) ) )

	.dataa(!\uart_rx_inst|r_Bit_Index [2]),
	.datab(!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q ),
	.datac(!\uart_rx_inst|Selector17~0_combout ),
	.datad(!\uart_rx_inst|r_Rx_Byte [5]),
	.datae(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.dataf(!\uart_rx_inst|Selector26~0_combout ),
	.datag(!\uart_rx_inst|r_SM_Main.s_IDLE~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector22~0 .extended_lut = "on";
defparam \uart_rx_inst|Selector22~0 .lut_mask = 64'h000F00FB444F44FF;
defparam \uart_rx_inst|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N31
dffeas \uart_rx_inst|r_Rx_Byte[5]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Rx_Byte[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Rx_Byte[5]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Rx_Byte[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N1
dffeas \received_data[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|r_Rx_Byte[5]~DUPLICATE_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|r_Rx_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(received_data[5]),
	.prn(vcc));
// synopsys translate_off
defparam \received_data[5] .is_wysiwyg = "true";
defparam \received_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N9
cyclonev_lcell_comb \uart_rx_inst|Selector21~0 (
// Equation(s):
// \uart_rx_inst|Selector21~0_combout  = ( \uart_rx_inst|r_Bit_Index [2] & ( \uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & ( !\uart_rx_inst|r_Bit_Index [0] ) ) )

	.dataa(!\uart_rx_inst|r_Bit_Index [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\uart_rx_inst|r_Bit_Index [2]),
	.dataf(!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector21~0 .extended_lut = "off";
defparam \uart_rx_inst|Selector21~0 .lut_mask = 64'h000000000000AAAA;
defparam \uart_rx_inst|Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N21
cyclonev_lcell_comb \uart_rx_inst|Selector21~1 (
// Equation(s):
// \uart_rx_inst|Selector21~1_combout  = ( \uart_rx_inst|r_Rx_Byte [6] & ( \uart_rx_inst|Selector21~0_combout  & ( (!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & (((\uart_rx_inst|r_SM_Main.s_IDLE~q )))) # 
// (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & ((!\uart_rx_inst|r_Rx_Data~q ) # ((\uart_rx_inst|LessThan1~5_combout )))) ) ) ) # ( !\uart_rx_inst|r_Rx_Byte [6] & ( \uart_rx_inst|Selector21~0_combout  & ( 
// (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & (!\uart_rx_inst|r_Rx_Data~q  & !\uart_rx_inst|LessThan1~5_combout )) ) ) ) # ( \uart_rx_inst|r_Rx_Byte [6] & ( !\uart_rx_inst|Selector21~0_combout  & ( (\uart_rx_inst|r_SM_Main.s_IDLE~q ) # 
// (\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ) ) ) )

	.dataa(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.datab(!\uart_rx_inst|r_Rx_Data~q ),
	.datac(!\uart_rx_inst|LessThan1~5_combout ),
	.datad(!\uart_rx_inst|r_SM_Main.s_IDLE~q ),
	.datae(!\uart_rx_inst|r_Rx_Byte [6]),
	.dataf(!\uart_rx_inst|Selector21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector21~1 .extended_lut = "off";
defparam \uart_rx_inst|Selector21~1 .lut_mask = 64'h000055FF404045EF;
defparam \uart_rx_inst|Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N22
dffeas \uart_rx_inst|r_Rx_Byte[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector21~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Rx_Byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Rx_Byte[6] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Rx_Byte[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N54
cyclonev_lcell_comb \received_data[6]~feeder (
// Equation(s):
// \received_data[6]~feeder_combout  = ( \uart_rx_inst|r_Rx_Byte [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\uart_rx_inst|r_Rx_Byte [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\received_data[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \received_data[6]~feeder .extended_lut = "off";
defparam \received_data[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \received_data[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N55
dffeas \received_data[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\received_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_rx_inst|r_Rx_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(received_data[6]),
	.prn(vcc));
// synopsys translate_off
defparam \received_data[6] .is_wysiwyg = "true";
defparam \received_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N8
dffeas \uart_rx_inst|r_Rx_Byte[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Rx_Byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Rx_Byte[7] .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Rx_Byte[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N6
cyclonev_lcell_comb \uart_rx_inst|Selector20~0 (
// Equation(s):
// \uart_rx_inst|Selector20~0_combout  = ( !\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & ( (!\uart_rx_inst|r_Rx_Byte [7] & (\uart_rx_inst|r_Bit_Index [2] & (((\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & \uart_rx_inst|Selector26~0_combout ))))) # 
// (\uart_rx_inst|r_Rx_Byte [7] & (((\uart_rx_inst|r_Bit_Index [2] & (\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & \uart_rx_inst|Selector26~0_combout ))) # (\uart_rx_inst|r_SM_Main.s_IDLE~q ))) ) ) # ( \uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q  & ( 
// (!\uart_rx_inst|r_Bit_Index [2] & (\uart_rx_inst|r_Rx_Byte [7])) # (\uart_rx_inst|r_Bit_Index [2] & ((!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & (\uart_rx_inst|r_Rx_Byte [7])) # (\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q  & (((\uart_rx_inst|r_Rx_Byte [7] 
// & !\uart_rx_inst|Selector17~0_combout )) # (\uart_rx_inst|Selector26~0_combout ))))) ) )

	.dataa(!\uart_rx_inst|r_Bit_Index [2]),
	.datab(!\uart_rx_inst|r_Rx_Byte [7]),
	.datac(!\uart_rx_inst|Selector17~0_combout ),
	.datad(!\uart_rx_inst|r_Bit_Index[1]~DUPLICATE_q ),
	.datae(!\uart_rx_inst|r_SM_Main.s_RX_DATA_BITS~DUPLICATE_q ),
	.dataf(!\uart_rx_inst|Selector26~0_combout ),
	.datag(!\uart_rx_inst|r_SM_Main.s_IDLE~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uart_rx_inst|Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uart_rx_inst|Selector20~0 .extended_lut = "on";
defparam \uart_rx_inst|Selector20~0 .lut_mask = 64'h0303333203573377;
defparam \uart_rx_inst|Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N7
dffeas \uart_rx_inst|r_Rx_Byte[7]~DUPLICATE (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\uart_rx_inst|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_rx_inst|r_Rx_Byte[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_rx_inst|r_Rx_Byte[7]~DUPLICATE .is_wysiwyg = "true";
defparam \uart_rx_inst|r_Rx_Byte[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N40
dffeas \received_data[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\uart_rx_inst|r_Rx_Byte[7]~DUPLICATE_q ),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_rx_inst|r_Rx_DV~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(received_data[7]),
	.prn(vcc));
// synopsys translate_off
defparam \received_data[7] .is_wysiwyg = "true";
defparam \received_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
