<!DOCTYPE html>
<html>
<head>
<link rel="stylesheet">

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>Xcrg Code Coverage Report - Modules</title>	
<link type="text/css" rel="stylesheet" href="cssCodeCov/modules.css">


</head>
<body>

<div class='header'>
<a  class='logo'>  </a>
<div class='header-right'>
<a href='dashboard.html'>Dashboard</a>
<a href='files.html'>Files</a>
<a class='active' href='modules.html'>Modules</a>
</div>
</div>
<br clear=all>

<div class=fader>

<div class='modulesSummary'>
<font size='3' face='verdana' padding-left:2px><b> Module[s] Summary </b></font>
<br clear=all>
<br clear=all>
<font face='arial' color=black style='font-size: 16px'>
<table class='modulesSummaryTable'>
<tr>
<td class='modulesSummaryTable' bgcolor='#BCC7CC' width='90px'> Total Modules</td>
<td class='modulesSummaryTable' bgcolor='#BCC7CC' width='100px'> Total Instances</td>
<td class='modulesSummaryTable' bgcolor='#BCC7CC' width='70px'> Total Files</td>
<td class='modulesSummaryTable' bgcolor='#BCC7CC' width='80px'> Statement Coverage Score </td>
<td class='modulesSummaryTable' bgcolor='#BCC7CC' width='80px'> Branch Coverage Score </td>
<td class='modulesSummaryTable' bgcolor='#BCC7CC' width='80px'> Condition Coverage Score </td>
<td class='modulesSummaryTable' bgcolor='#BCC7CC' width='80px'> Toggle Coverage Score </td>
</tr>
<tr>
<td class='modulesSummaryTable'>8</td>
<td class='modulesSummaryTable'>9</td>
<td class='modulesSummaryTable'> <a href='files.html'> 8</a> </td>
<td class='modulesSummaryTable'>98.8636</td>
<td class='modulesSummaryTable'>13.1148</td>
<td class='modulesSummaryTable'>12.5874</td>
<td class='modulesSummaryTable'>0.01</td>
</tr>
</table>
</font>
</div>

<br clear=all>
<hr>
<br clear=all>

<div class='moduleInfos'>
<font face='verdana' padding-left:'2px' style='font-size:14px;'><b> Module Specific Information </b></font>
<br clear=all>
<br clear=all>
<font face='arial' color=black style='font-size: 14px'>
<table class='moduleInfosTable'>
<col width='4%'/> 
<col width='20%'/> 
<col width='5%'/> 
<col width='30%'/> 
<col width='5%'/> 
<col width='5%'/> 
<col width='5%'/> 
<col width='5%'/> 
<col width='20%'/> 
<col width='4%'/>
<tr>
<td class='moduleInfosTable' bgcolor='#DEE9EE'> Module ID </td>
<td class='moduleInfosTable' bgcolor='#DEE9EE'> Module Name </td>
<td class='moduleInfosTable' bgcolor='#DEE9EE'> Instance[s] Count </td>
<td class='moduleInfosTable' bgcolor='#DEE9EE'> Hierarchical Instance[s] </td>
<td class='moduleInfosTable' bgcolor='#DEE9EE'> Statement Score </td>
<td class='moduleInfosTable' bgcolor='#DEE9EE'> Branch Score </td>
<td class='moduleInfosTable' bgcolor='#DEE9EE'> Condition Score </td>
<td class='moduleInfosTable' bgcolor='#DEE9EE'> Toggle Score </td>
<td class='moduleInfosTable' bgcolor='#DEE9EE'> Module definition in File </td>
<td class='moduleInfosTable' bgcolor='#DEE9EE'> File ID </td>
</tr>
<tr>
<td class='moduleInfosTable'>1</td>
<td class='moduleInfosTable'> <a href=mod1.html>uvm_pkg</a></td>
<td class='moduleInfosTable'>1</td>
<td class='moduleInfosTable'> uvm_pkg 
</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0.1</td>
<td class='moduleInfosTable'> <div class='tooltip'> /proj/xbuilds/SWIP/2024.2_1015_2009/installs/lin64/Vivado/20 ..  <span class='tooltiptext'> /proj/xbuilds/SWIP/2024.2_1015_2009/installs/lin64/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv </span> </div> </td>
<td class='moduleInfosTable'>1</td>
</tr>
<tr>
<td class='moduleInfosTable'>2</td>
<td class='moduleInfosTable'> <a href=mod2.html>apb_dut_wrapper</a></td>
<td class='moduleInfosTable'>1</td>
<td class='moduleInfosTable'> top_test.dut_wrapper 
</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'> <div class='tooltip'> /home/hungdt/01_Verilog/02_apb_uvm_verify/src/apb_dut_wrappe ..  <span class='tooltiptext'> /home/hungdt/01_Verilog/02_apb_uvm_verify/src/apb_dut_wrapper.sv </span> </div> </td>
<td class='moduleInfosTable'>3</td>
</tr>
<tr>
<td class='moduleInfosTable'>3</td>
<td class='moduleInfosTable'> <a href=mod3.html>apb_mem</a></td>
<td class='moduleInfosTable'>1</td>
<td class='moduleInfosTable'> top_test.dut_wrapper.dut.i_apb_mem 
</td>
<td class='moduleInfosTable'>100</td>
<td class='moduleInfosTable'>87.5</td>
<td class='moduleInfosTable'>100</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>/home/hungdt/01_Verilog/02_apb_uvm_verify/src/apb_mem.sv</td>
<td class='moduleInfosTable'>4</td>
</tr>
<tr>
<td class='moduleInfosTable'>4</td>
<td class='moduleInfosTable'> <a href=mod4.html>$unit_top_sv</a></td>
<td class='moduleInfosTable'>1</td>
<td class='moduleInfosTable'> $unit_top_sv 
</td>
<td class='moduleInfosTable'>98.8183</td>
<td class='moduleInfosTable'>11.4525</td>
<td class='moduleInfosTable'>11.3475</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>/home/hungdt/01_Verilog/02_apb_uvm_verify/top.sv</td>
<td class='moduleInfosTable'>5</td>
</tr>
<tr>
<td class='moduleInfosTable'>5</td>
<td class='moduleInfosTable'> <a href=mod5.html>top_test</a></td>
<td class='moduleInfosTable'>1</td>
<td class='moduleInfosTable'> top_test 
</td>
<td class='moduleInfosTable'>100</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>/home/hungdt/01_Verilog/02_apb_uvm_verify/top.sv</td>
<td class='moduleInfosTable'>5</td>
</tr>
<tr>
<td class='moduleInfosTable'>6</td>
<td class='moduleInfosTable'> <a href=mod6.html>$unit_top_sv</a></td>
<td class='moduleInfosTable'>1</td>
<td class='moduleInfosTable'> $unit_top_sv 
</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>../env/apb_master_directed_sequence.sv</td>
<td class='moduleInfosTable'>6</td>
</tr>
<tr>
<td class='moduleInfosTable'>7</td>
<td class='moduleInfosTable'> <a href=mod7.html>apb_if_default</a></td>
<td class='moduleInfosTable'>2</td>
<td class='moduleInfosTable'> top_test.slave_vif 
 top_test.master_vif 
</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>/home/hungdt/01_Verilog/02_apb_uvm_verify/src/apb_if.sv</td>
<td class='moduleInfosTable'>7</td>
</tr>
<tr>
<td class='moduleInfosTable'>8</td>
<td class='moduleInfosTable'> <a href=mod8.html>apb_dut</a></td>
<td class='moduleInfosTable'>1</td>
<td class='moduleInfosTable'> top_test.dut_wrapper.dut 
</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>0</td>
<td class='moduleInfosTable'>/home/hungdt/01_Verilog/02_apb_uvm_verify/src/apb_dut.sv</td>
<td class='moduleInfosTable'>8</td>
</tr>
</table>
</font>
</div>
</div>
</body>
</html>
