<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p191" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_191{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_191{left:648px;bottom:1141px;letter-spacing:-0.13px;}
#t3_191{left:784px;bottom:68px;letter-spacing:0.09px;}
#t4_191{left:830px;bottom:68px;letter-spacing:0.11px;}
#t5_191{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:-0.01px;}
#t6_191{left:360px;bottom:686px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_191{left:70px;bottom:551px;letter-spacing:0.13px;}
#t8_191{left:70px;bottom:530px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t9_191{left:70px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_191{left:70px;bottom:490px;letter-spacing:-0.17px;word-spacing:-0.61px;}
#tb_191{left:70px;bottom:474px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tc_191{left:70px;bottom:457px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_191{left:70px;bottom:440px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#te_191{left:70px;bottom:417px;letter-spacing:-0.16px;word-spacing:-1.1px;}
#tf_191{left:70px;bottom:400px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tg_191{left:70px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_191{left:70px;bottom:360px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ti_191{left:70px;bottom:344px;letter-spacing:-0.17px;word-spacing:-0.93px;}
#tj_191{left:70px;bottom:327px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tk_191{left:70px;bottom:304px;letter-spacing:-0.15px;word-spacing:-0.55px;}
#tl_191{left:70px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_191{left:70px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_191{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#to_191{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#tp_191{left:304px;bottom:1065px;letter-spacing:-0.08px;word-spacing:-0.06px;}
#tq_191{left:304px;bottom:1050px;letter-spacing:-0.18px;}
#tr_191{left:351px;bottom:1065px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#ts_191{left:351px;bottom:1050px;letter-spacing:-0.14px;}
#tt_191{left:351px;bottom:1034px;letter-spacing:-0.14px;}
#tu_191{left:425px;bottom:1065px;letter-spacing:-0.12px;}
#tv_191{left:425px;bottom:1050px;letter-spacing:-0.11px;}
#tw_191{left:425px;bottom:1034px;letter-spacing:-0.12px;}
#tx_191{left:511px;bottom:1065px;letter-spacing:-0.13px;}
#ty_191{left:75px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_191{left:75px;bottom:995px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t10_191{left:304px;bottom:1011px;}
#t11_191{left:351px;bottom:1011px;letter-spacing:-0.17px;}
#t12_191{left:425px;bottom:1011px;letter-spacing:-0.14px;}
#t13_191{left:511px;bottom:1011px;letter-spacing:-0.11px;}
#t14_191{left:511px;bottom:995px;letter-spacing:-0.12px;}
#t15_191{left:75px;bottom:972px;letter-spacing:-0.13px;}
#t16_191{left:75px;bottom:955px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t17_191{left:304px;bottom:972px;}
#t18_191{left:351px;bottom:972px;letter-spacing:-0.18px;}
#t19_191{left:425px;bottom:972px;letter-spacing:-0.16px;}
#t1a_191{left:511px;bottom:972px;letter-spacing:-0.11px;}
#t1b_191{left:511px;bottom:955px;letter-spacing:-0.12px;}
#t1c_191{left:75px;bottom:932px;letter-spacing:-0.13px;}
#t1d_191{left:75px;bottom:915px;letter-spacing:-0.15px;}
#t1e_191{left:304px;bottom:932px;}
#t1f_191{left:351px;bottom:932px;letter-spacing:-0.18px;}
#t1g_191{left:425px;bottom:932px;letter-spacing:-0.16px;}
#t1h_191{left:511px;bottom:932px;letter-spacing:-0.11px;}
#t1i_191{left:511px;bottom:915px;letter-spacing:-0.13px;}
#t1j_191{left:75px;bottom:892px;letter-spacing:-0.12px;}
#t1k_191{left:75px;bottom:875px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1l_191{left:75px;bottom:858px;letter-spacing:-0.15px;}
#t1m_191{left:304px;bottom:892px;}
#t1n_191{left:351px;bottom:892px;letter-spacing:-0.15px;}
#t1o_191{left:425px;bottom:892px;letter-spacing:-0.16px;}
#t1p_191{left:425px;bottom:875px;letter-spacing:-0.16px;}
#t1q_191{left:511px;bottom:892px;letter-spacing:-0.11px;}
#t1r_191{left:511px;bottom:875px;letter-spacing:-0.12px;}
#t1s_191{left:511px;bottom:858px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_191{left:75px;bottom:836px;letter-spacing:-0.12px;}
#t1u_191{left:75px;bottom:819px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_191{left:75px;bottom:802px;letter-spacing:-0.15px;}
#t1w_191{left:304px;bottom:836px;}
#t1x_191{left:351px;bottom:836px;letter-spacing:-0.15px;}
#t1y_191{left:425px;bottom:836px;letter-spacing:-0.16px;}
#t1z_191{left:425px;bottom:819px;letter-spacing:-0.16px;}
#t20_191{left:511px;bottom:836px;letter-spacing:-0.11px;}
#t21_191{left:511px;bottom:819px;letter-spacing:-0.13px;}
#t22_191{left:511px;bottom:802px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t23_191{left:75px;bottom:779px;letter-spacing:-0.12px;}
#t24_191{left:75px;bottom:762px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_191{left:75px;bottom:745px;letter-spacing:-0.15px;}
#t26_191{left:304px;bottom:779px;}
#t27_191{left:351px;bottom:779px;letter-spacing:-0.17px;}
#t28_191{left:425px;bottom:779px;letter-spacing:-0.16px;}
#t29_191{left:511px;bottom:779px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2a_191{left:511px;bottom:762px;letter-spacing:-0.13px;}
#t2b_191{left:511px;bottom:745px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2c_191{left:100px;bottom:664px;letter-spacing:-0.15px;}
#t2d_191{left:182px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2e_191{left:306px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t2f_191{left:454px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t2g_191{left:603px;bottom:664px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2h_191{left:748px;bottom:664px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2i_191{left:115px;bottom:640px;}
#t2j_191{left:205px;bottom:640px;letter-spacing:-0.18px;}
#t2k_191{left:289px;bottom:640px;letter-spacing:-0.12px;}
#t2l_191{left:445px;bottom:640px;letter-spacing:-0.12px;}
#t2m_191{left:624px;bottom:640px;letter-spacing:-0.18px;}
#t2n_191{left:769px;bottom:640px;letter-spacing:-0.17px;}
#t2o_191{left:115px;bottom:616px;}
#t2p_191{left:205px;bottom:616px;letter-spacing:-0.17px;}
#t2q_191{left:295px;bottom:616px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2r_191{left:450px;bottom:616px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2s_191{left:595px;bottom:616px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t2t_191{left:769px;bottom:616px;letter-spacing:-0.17px;}
#t2u_191{left:115px;bottom:591px;}
#t2v_191{left:206px;bottom:591px;letter-spacing:-0.12px;}
#t2w_191{left:295px;bottom:591px;letter-spacing:-0.13px;}
#t2x_191{left:447px;bottom:591px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2y_191{left:594px;bottom:591px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2z_191{left:769px;bottom:591px;letter-spacing:-0.16px;}

.s1_191{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_191{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_191{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_191{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_191{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_191{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s7_191{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts191" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg191Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg191" style="-webkit-user-select: none;"><object width="935" height="1210" data="191/191.svg" type="image/svg+xml" id="pdf191" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_191" class="t s1_191">ANDPD—Bitwise Logical AND of Packed Double Precision Floating-Point Values </span>
<span id="t2_191" class="t s2_191">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_191" class="t s1_191">Vol. 2A </span><span id="t4_191" class="t s1_191">3-81 </span>
<span id="t5_191" class="t s3_191">ANDPD—Bitwise Logical AND of Packed Double Precision Floating-Point Values </span>
<span id="t6_191" class="t s4_191">Instruction Operand Encoding </span>
<span id="t7_191" class="t s4_191">Description </span>
<span id="t8_191" class="t s5_191">Performs a bitwise logical AND of the two, four or eight packed double precision floating-point values from the first </span>
<span id="t9_191" class="t s5_191">source operand and the second source operand, and stores the result in the destination operand. </span>
<span id="ta_191" class="t s5_191">EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register. The second source operand can be </span>
<span id="tb_191" class="t s5_191">a ZMM/YMM/XMM register, a 512/256/128-bit memory location, or a 512/256/128-bit vector broadcasted from a </span>
<span id="tc_191" class="t s5_191">64-bit memory location. The destination operand is a ZMM/YMM/XMM register conditionally updated with </span>
<span id="td_191" class="t s5_191">writemask k1. </span>
<span id="te_191" class="t s5_191">VEX.256 encoded version: The first source operand is a YMM register. The second source operand is a YMM register </span>
<span id="tf_191" class="t s5_191">or a 256-bit memory location. The destination operand is a YMM register. The upper bits (MAXVL-1:256) of the </span>
<span id="tg_191" class="t s5_191">corresponding ZMM register destination are zeroed. </span>
<span id="th_191" class="t s5_191">VEX.128 encoded version: The first source operand is an XMM register. The second source operand is an XMM </span>
<span id="ti_191" class="t s5_191">register or 128-bit memory location. The destination operand is an XMM register. The upper bits (MAXVL-1:128) of </span>
<span id="tj_191" class="t s5_191">the corresponding ZMM register destination are zeroed. </span>
<span id="tk_191" class="t s5_191">128-bit Legacy SSE version: The second source can be an XMM register or an 128-bit memory location. The desti- </span>
<span id="tl_191" class="t s5_191">nation is not distinct from the first source XMM register and the upper bits (MAXVL-1:128) of the corresponding </span>
<span id="tm_191" class="t s5_191">register destination are unmodified. </span>
<span id="tn_191" class="t s6_191">Opcode/ </span>
<span id="to_191" class="t s6_191">Instruction </span>
<span id="tp_191" class="t s6_191">Op / </span>
<span id="tq_191" class="t s6_191">En </span>
<span id="tr_191" class="t s6_191">64/32 bit </span>
<span id="ts_191" class="t s6_191">Mode </span>
<span id="tt_191" class="t s6_191">Support </span>
<span id="tu_191" class="t s6_191">CPUID </span>
<span id="tv_191" class="t s6_191">Feature </span>
<span id="tw_191" class="t s6_191">Flag </span>
<span id="tx_191" class="t s6_191">Description </span>
<span id="ty_191" class="t s7_191">66 0F 54 /r </span>
<span id="tz_191" class="t s7_191">ANDPD xmm1, xmm2/m128 </span>
<span id="t10_191" class="t s7_191">A </span><span id="t11_191" class="t s7_191">V/V </span><span id="t12_191" class="t s7_191">SSE2 </span><span id="t13_191" class="t s7_191">Return the bitwise logical AND of packed double precision </span>
<span id="t14_191" class="t s7_191">floating-point values in xmm1 and xmm2/mem. </span>
<span id="t15_191" class="t s7_191">VEX.128.66.0F 54 /r </span>
<span id="t16_191" class="t s7_191">VANDPD xmm1, xmm2, xmm3/m128 </span>
<span id="t17_191" class="t s7_191">B </span><span id="t18_191" class="t s7_191">V/V </span><span id="t19_191" class="t s7_191">AVX </span><span id="t1a_191" class="t s7_191">Return the bitwise logical AND of packed double precision </span>
<span id="t1b_191" class="t s7_191">floating-point values in xmm2 and xmm3/mem. </span>
<span id="t1c_191" class="t s7_191">VEX.256.66.0F 54 /r </span>
<span id="t1d_191" class="t s7_191">VANDPD ymm1, ymm2, ymm3/m256 </span>
<span id="t1e_191" class="t s7_191">B </span><span id="t1f_191" class="t s7_191">V/V </span><span id="t1g_191" class="t s7_191">AVX </span><span id="t1h_191" class="t s7_191">Return the bitwise logical AND of packed double precision </span>
<span id="t1i_191" class="t s7_191">floating-point values in ymm2 and ymm3/mem. </span>
<span id="t1j_191" class="t s7_191">EVEX.128.66.0F.W1 54 /r </span>
<span id="t1k_191" class="t s7_191">VANDPD xmm1 {k1}{z}, xmm2, </span>
<span id="t1l_191" class="t s7_191">xmm3/m128/m64bcst </span>
<span id="t1m_191" class="t s7_191">C </span><span id="t1n_191" class="t s7_191">V/V </span><span id="t1o_191" class="t s7_191">AVX512VL </span>
<span id="t1p_191" class="t s7_191">AVX512DQ </span>
<span id="t1q_191" class="t s7_191">Return the bitwise logical AND of packed double precision </span>
<span id="t1r_191" class="t s7_191">floating-point values in xmm2 and xmm3/m128/m64bcst </span>
<span id="t1s_191" class="t s7_191">subject to writemask k1. </span>
<span id="t1t_191" class="t s7_191">EVEX.256.66.0F.W1 54 /r </span>
<span id="t1u_191" class="t s7_191">VANDPD ymm1 {k1}{z}, ymm2, </span>
<span id="t1v_191" class="t s7_191">ymm3/m256/m64bcst </span>
<span id="t1w_191" class="t s7_191">C </span><span id="t1x_191" class="t s7_191">V/V </span><span id="t1y_191" class="t s7_191">AVX512VL </span>
<span id="t1z_191" class="t s7_191">AVX512DQ </span>
<span id="t20_191" class="t s7_191">Return the bitwise logical AND of packed double precision </span>
<span id="t21_191" class="t s7_191">floating-point values in ymm2 and ymm3/m256/m64bcst </span>
<span id="t22_191" class="t s7_191">subject to writemask k1. </span>
<span id="t23_191" class="t s7_191">EVEX.512.66.0F.W1 54 /r </span>
<span id="t24_191" class="t s7_191">VANDPD zmm1 {k1}{z}, zmm2, </span>
<span id="t25_191" class="t s7_191">zmm3/m512/m64bcst </span>
<span id="t26_191" class="t s7_191">C </span><span id="t27_191" class="t s7_191">V/V </span><span id="t28_191" class="t s7_191">AVX512DQ </span><span id="t29_191" class="t s7_191">Return the bitwise logical AND of packed double precision </span>
<span id="t2a_191" class="t s7_191">floating-point values in zmm2 and zmm3/m512/m64bcst </span>
<span id="t2b_191" class="t s7_191">subject to writemask k1. </span>
<span id="t2c_191" class="t s6_191">Op/En </span><span id="t2d_191" class="t s6_191">Tuple Type </span><span id="t2e_191" class="t s6_191">Operand 1 </span><span id="t2f_191" class="t s6_191">Operand 2 </span><span id="t2g_191" class="t s6_191">Operand 3 </span><span id="t2h_191" class="t s6_191">Operand 4 </span>
<span id="t2i_191" class="t s7_191">A </span><span id="t2j_191" class="t s7_191">N/A </span><span id="t2k_191" class="t s7_191">ModRM:reg (r, w) </span><span id="t2l_191" class="t s7_191">ModRM:r/m (r) </span><span id="t2m_191" class="t s7_191">N/A </span><span id="t2n_191" class="t s7_191">N/A </span>
<span id="t2o_191" class="t s7_191">B </span><span id="t2p_191" class="t s7_191">N/A </span><span id="t2q_191" class="t s7_191">ModRM:reg (w) </span><span id="t2r_191" class="t s7_191">VEX.vvvv (r) </span><span id="t2s_191" class="t s7_191">ModRM:r/m (r) </span><span id="t2t_191" class="t s7_191">N/A </span>
<span id="t2u_191" class="t s7_191">C </span><span id="t2v_191" class="t s7_191">Full </span><span id="t2w_191" class="t s7_191">ModRM:reg (w) </span><span id="t2x_191" class="t s7_191">EVEX.vvvv (r) </span><span id="t2y_191" class="t s7_191">ModRM:r/m (r) </span><span id="t2z_191" class="t s7_191">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
