# 1
# Model Technology ModelSim SE vlog 6.6d Compiler 2010.11 Nov  1 2010
# -- Compiling package instr_register_pkg
# -- Compiling module instr_register
# -- Importing package instr_register_pkg
# -- Compiling module instr_register_test
# -- Compiling interface tb_ifc
# -- Compiling module top
# 
# Top level modules:
# 	top
# vsim +notimingchecks +nowarnTSCALE +NR_OF_TRANSACTIONS=10 -sva -nocoverage -quiet -sv_seed 77711 -novopt top 
# //  ModelSim SE 6.6d Nov  1 2010 
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Refreshing D:\lab\lab_TSC\lab2\sim\work.instr_register_pkg
# Refreshing D:\lab\lab_TSC\lab2\sim\work.top
# Refreshing D:\lab\lab_TSC\lab2\sim\work.tb_ifc
# Refreshing D:\lab\lab_TSC\lab2\sim\work.instr_register_test
# Refreshing D:\lab\lab_TSC\lab2\sim\work.instr_register
# ** Warning: (vsim-8441) ../test/instr_register_class.svh(91): Clocking block output lab2_if.cb.opcode is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../test/instr_register_class.svh(92): Clocking block output lab2_if.cb.operand_a is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../test/instr_register_class.svh(93): Clocking block output lab2_if.cb.operand_b is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../test/instr_register_class.svh(90): Clocking block output lab2_if.cb.write_pointer is not legal in this
# or another expression.
#         Region: /top/test
# ** Warning: (vsim-8441) ../test/instr_register_class.svh(98): Clocking block output lab2_if.cb.read_pointer is not legal in this
# or another expression.
#         Region: /top/test
# 
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# first header
# 
# Reseting the instruction register...
# 
# Writing values to register stack...
# Writing to register location 0: 
#   opcode    = 0 (ZERO)
#   operand_a = 6
#   operand_b = 11
# 
# Writing to register location 1: 
#   opcode    = 3 (ADD)
#   operand_a = 0
#   operand_b = 6
# 
# Writing to register location 2: 
#   opcode    = 5 (MULT)
#   operand_a = 13
#   operand_b = 4
# 
# Writing to register location 3: 
#   opcode    = 4 (SUB)
#   operand_a = 7
#   operand_b = 3
# 
# Writing to register location 4: 
#   opcode    = 0 (ZERO)
#   operand_a = 3
#   operand_b = 5
# 
# Writing to register location 5: 
#   opcode    = 1 (PASSA)
#   operand_a = 4
#   operand_b = 1
# 
# Writing to register location 6: 
#   opcode    = 0 (ZERO)
#   operand_a = 10
#   operand_b = 12
# 
# Writing to register location 7: 
#   opcode    = 0 (ZERO)
#   operand_a = 4
#   operand_b = 11
# 
# Writing to register location 8: 
#   opcode    = 4 (SUB)
#   operand_a = 1
#   operand_b = 7
# 
# Writing to register location 9: 
#   opcode    = 4 (SUB)
#   operand_a = 7
#   operand_b = 0
# 
# 
# Reading back the same register locations written...
# Read from register location 0: 
#   opcode    = 0 (ZERO)
#   operand_a = 6
#   operand_b = 11
#   result    = 0
# 
# Read from register location 1: 
#   opcode    = 3 (ADD)
#   operand_a = 0
#   operand_b = 6
#   result    = 6
# 
# Read from register location 2: 
#   opcode    = 5 (MULT)
#   operand_a = 13
#   operand_b = 4
#   result    = 52
# 
# Read from register location 3: 
#   opcode    = 4 (SUB)
#   operand_a = 7
#   operand_b = 3
#   result    = 1
# 
# ** Error: SUB operation error: Expected result = 4, Actual result = 1
# 
#    Time: 155 ns  Scope: top.test.first_test.checker_results File: ../test/instr_register_class.svh Line: 128
# Read from register location 4: 
#   opcode    = 0 (ZERO)
#   operand_a = 3
#   operand_b = 5
#   result    = 0
# 
# Read from register location 5: 
#   opcode    = 1 (PASSA)
#   operand_a = 4
#   operand_b = 1
#   result    = 4
# 
# Read from register location 6: 
#   opcode    = 0 (ZERO)
#   operand_a = 10
#   operand_b = 12
#   result    = 0
# 
# Read from register location 7: 
#   opcode    = 0 (ZERO)
#   operand_a = 4
#   operand_b = 11
#   result    = 0
# 
# Read from register location 8: 
#   opcode    = 4 (SUB)
#   operand_a = 1
#   operand_b = 7
#   result    = -9
# 
# ** Error: SUB operation error: Expected result = -6, Actual result = -9
# 
#    Time: 205 ns  Scope: top.test.first_test.checker_results File: ../test/instr_register_class.svh Line: 128
# Read from register location 9: 
#   opcode    = 4 (SUB)
#   operand_a = 7
#   operand_b = 0
#   result    = 4
# 
# ** Error: SUB operation error: Expected result = 7, Actual result = 4
# 
#    Time: 215 ns  Scope: top.test.first_test.checker_results File: ../test/instr_register_class.svh Line: 128
# 
# ***********************************************************
# ***  THIS IS NOT A SELF-CHECKING TESTBENCH (YET).  YOU  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# TEST FAILED: 3 errors!
# 
# ** Note: $finish    : ../test/instr_register_class.svh(70)
#    Time: 220 ns  Iteration: 2  Instance: /top/test
