<profile>

<section name = "Vivado HLS Report for 'myproject_axi'" level="0">
<item name = "Date">Sun Nov 14 10:25:04 2021
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 5.723, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">254088, 254088, 65538, 249805, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="myproject_U0">myproject, 254082, 254082, 37009, 249805, dataflow</column>
<column name="Loop_2_proc_U0">Loop_2_proc, 31, 31, 31, 31, none</column>
<column name="Loop_1_proc714_U0">Loop_1_proc714, 65537, 65537, 65537, 65537, none</column>
<column name="Block_myproject_axi_exit38_proc715_U0">Block_myproject_axi_exit38_proc715, 2, 2, 2, 2, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">8, -, 141, 487, -</column>
<column name="Instance">301, 251, 74778, 103961, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">110, 114, 70, 196, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="Block_myproject_axi_exit38_proc715_U0">Block_myproject_axi_exit38_proc715, 0, 0, 36, 91, 0</column>
<column name="Loop_1_proc714_U0">Loop_1_proc714, 0, 0, 771, 945, 0</column>
<column name="Loop_2_proc_U0">Loop_2_proc, 0, 0, 846, 1035, 0</column>
<column name="myproject_U0">myproject, 301, 251, 73125, 101890, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="in_local_V_data_0_V_U">8, 116, 0, -, 8192, 16, 131072</column>
<column name="is_last_0_i_loc_c_U">0, 5, 0, -, 4, 1, 4</column>
<column name="out_local_V_data_0_V_U">0, 5, 0, -, 3, 16, 48</column>
<column name="out_local_V_data_1_V_U">0, 5, 0, -, 3, 16, 48</column>
<column name="out_local_V_data_2_V_U">0, 5, 0, -, 3, 16, 48</column>
<column name="tmp_data_V_U">0, 5, 0, -, 3, 16, 48</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Loop_1_proc714_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="in_r_TDATA">in, 32, axis, in_data, pointer</column>
<column name="in_r_TVALID">in, 1, axis, in_data, pointer</column>
<column name="in_r_TREADY">out, 1, axis, in_data, pointer</column>
<column name="in_r_TLAST">in, 1, axis, in_last_V, pointer</column>
<column name="out_r_TDATA">out, 32, axis, out_data, pointer</column>
<column name="out_r_TLAST">out, 1, axis, out_last_V, pointer</column>
<column name="out_r_TVALID">out, 1, axis, out_last_V, pointer</column>
<column name="out_r_TREADY">in, 1, axis, out_last_V, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, myproject_axi, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, myproject_axi, return value</column>
</table>
</item>
</section>
</profile>
