{
    "design_name": "bsg_cache_to_dram_ctrl_tx", 
    "filelist": [
        "basejump_stl/bsg_misc/bsg_defines.v", 
        "basejump_stl/bsg_cache/bsg_cache_to_dram_ctrl_tx.v", 
        "basejump_stl/bsg_dataflow/bsg_fifo_tracker.v", 
        "basejump_stl/bsg_misc/bsg_circular_ptr.v", 
        "basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small.v", 
        "basejump_stl/bsg_mem/bsg_mem_1r1w.v", 
        "basejump_stl/bsg_mem/bsg_mem_1r1w_synth.v", 
        "basejump_stl/bsg_misc/bsg_decode_with_v.v", 
        "basejump_stl/bsg_misc/bsg_decode.v", 
        "basejump_stl/bsg_dataflow/bsg_serial_in_parallel_out.v", 
        "basejump_stl/bsg_misc/bsg_counter_clear_up.v", 
        "basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_hardened.v", 
        "basejump_stl/bsg_dataflow/bsg_fifo_1r1w_small_unhardened.v", 
        "basejump_stl/bsg_mem/bsg_mem_1r1w_sync.v", 
        "basejump_stl/bsg_misc/bsg_clkgate_optional.v", 
        "basejump_stl/bsg_mem/bsg_mem_1r1w_sync_synth.v", 
        "basejump_stl/bsg_misc/bsg_dff_en.v"
    ], 
    "include_path": [
        "basejump_stl/bsg_misc/"
    ], 
    "run_config": [
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size small at a clock period (in num of FO4) = 30", 
            "design_size": "small", 
            "name": "bsg_cache_to_dram_ctrl_tx_small_clk_30_FO4", 
            "parameters": [
                "num_dma_p=1", 
                "dma_data_width_p=16", 
                "dma_burst_len_p=4", 
                "dram_ctrl_burst_len_p=4", 
                "dma_mask_width_p=4"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size small at a clock period (in num of FO4) = 40", 
            "design_size": "small", 
            "name": "bsg_cache_to_dram_ctrl_tx_small_clk_40_FO4", 
            "parameters": [
                "num_dma_p=1", 
                "dma_data_width_p=16", 
                "dma_burst_len_p=4", 
                "dram_ctrl_burst_len_p=4", 
                "dma_mask_width_p=4"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size small at a clock period (in num of FO4) = 50", 
            "design_size": "small", 
            "name": "bsg_cache_to_dram_ctrl_tx_small_clk_50_FO4", 
            "parameters": [
                "num_dma_p=1", 
                "dma_data_width_p=16", 
                "dma_burst_len_p=4", 
                "dram_ctrl_burst_len_p=4", 
                "dma_mask_width_p=4"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size small at a clock period (in num of FO4) = 60", 
            "design_size": "small", 
            "name": "bsg_cache_to_dram_ctrl_tx_small_clk_60_FO4", 
            "parameters": [
                "num_dma_p=1", 
                "dma_data_width_p=16", 
                "dma_burst_len_p=4", 
                "dram_ctrl_burst_len_p=4", 
                "dma_mask_width_p=4"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size small at a clock period (in num of FO4) = 70", 
            "design_size": "small", 
            "name": "bsg_cache_to_dram_ctrl_tx_small_clk_70_FO4", 
            "parameters": [
                "num_dma_p=1", 
                "dma_data_width_p=16", 
                "dma_burst_len_p=4", 
                "dram_ctrl_burst_len_p=4", 
                "dma_mask_width_p=4"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size small at a clock period (in num of FO4) = 80", 
            "design_size": "small", 
            "name": "bsg_cache_to_dram_ctrl_tx_small_clk_80_FO4", 
            "parameters": [
                "num_dma_p=1", 
                "dma_data_width_p=16", 
                "dma_burst_len_p=4", 
                "dram_ctrl_burst_len_p=4", 
                "dma_mask_width_p=4"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size small at a clock period (in num of FO4) = 90", 
            "design_size": "small", 
            "name": "bsg_cache_to_dram_ctrl_tx_small_clk_90_FO4", 
            "parameters": [
                "num_dma_p=1", 
                "dma_data_width_p=16", 
                "dma_burst_len_p=4", 
                "dram_ctrl_burst_len_p=4", 
                "dma_mask_width_p=4"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size small at a clock period (in num of FO4) = 100", 
            "design_size": "small", 
            "name": "bsg_cache_to_dram_ctrl_tx_small_clk_100_FO4", 
            "parameters": [
                "num_dma_p=1", 
                "dma_data_width_p=16", 
                "dma_burst_len_p=4", 
                "dram_ctrl_burst_len_p=4", 
                "dma_mask_width_p=4"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "30", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size medium at a clock period (in num of FO4) = 30", 
            "design_size": "medium", 
            "name": "bsg_cache_to_dram_ctrl_tx_medium_clk_30_FO4", 
            "parameters": [
                "num_dma_p=4", 
                "dma_data_width_p=32", 
                "dma_burst_len_p=8", 
                "dram_ctrl_burst_len_p=8", 
                "dma_mask_width_p=8"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "40", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size medium at a clock period (in num of FO4) = 40", 
            "design_size": "medium", 
            "name": "bsg_cache_to_dram_ctrl_tx_medium_clk_40_FO4", 
            "parameters": [
                "num_dma_p=4", 
                "dma_data_width_p=32", 
                "dma_burst_len_p=8", 
                "dram_ctrl_burst_len_p=8", 
                "dma_mask_width_p=8"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "50", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size medium at a clock period (in num of FO4) = 50", 
            "design_size": "medium", 
            "name": "bsg_cache_to_dram_ctrl_tx_medium_clk_50_FO4", 
            "parameters": [
                "num_dma_p=4", 
                "dma_data_width_p=32", 
                "dma_burst_len_p=8", 
                "dram_ctrl_burst_len_p=8", 
                "dma_mask_width_p=8"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "60", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size medium at a clock period (in num of FO4) = 60", 
            "design_size": "medium", 
            "name": "bsg_cache_to_dram_ctrl_tx_medium_clk_60_FO4", 
            "parameters": [
                "num_dma_p=4", 
                "dma_data_width_p=32", 
                "dma_burst_len_p=8", 
                "dram_ctrl_burst_len_p=8", 
                "dma_mask_width_p=8"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "70", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size medium at a clock period (in num of FO4) = 70", 
            "design_size": "medium", 
            "name": "bsg_cache_to_dram_ctrl_tx_medium_clk_70_FO4", 
            "parameters": [
                "num_dma_p=4", 
                "dma_data_width_p=32", 
                "dma_burst_len_p=8", 
                "dram_ctrl_burst_len_p=8", 
                "dma_mask_width_p=8"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "80", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size medium at a clock period (in num of FO4) = 80", 
            "design_size": "medium", 
            "name": "bsg_cache_to_dram_ctrl_tx_medium_clk_80_FO4", 
            "parameters": [
                "num_dma_p=4", 
                "dma_data_width_p=32", 
                "dma_burst_len_p=8", 
                "dram_ctrl_burst_len_p=8", 
                "dma_mask_width_p=8"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "90", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size medium at a clock period (in num of FO4) = 90", 
            "design_size": "medium", 
            "name": "bsg_cache_to_dram_ctrl_tx_medium_clk_90_FO4", 
            "parameters": [
                "num_dma_p=4", 
                "dma_data_width_p=32", 
                "dma_burst_len_p=8", 
                "dram_ctrl_burst_len_p=8", 
                "dma_mask_width_p=8"
            ]
        }, 
        {
            "constraints": [
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "input"
                }, 
                {
                    "clock": "clk", 
                    "delay": "0", 
                    "port": "all", 
                    "type": "output"
                }, 
                {
                    "name": "clk", 
                    "period_in_num_of_FO4": "100", 
                    "port": "clk_i", 
                    "type": "clock", 
                    "uncertainty": "0"
                }
            ], 
            "description": "cache to dram controller transmitting side with size medium at a clock period (in num of FO4) = 100", 
            "design_size": "medium", 
            "name": "bsg_cache_to_dram_ctrl_tx_medium_clk_100_FO4", 
            "parameters": [
                "num_dma_p=4", 
                "dma_data_width_p=32", 
                "dma_burst_len_p=8", 
                "dram_ctrl_burst_len_p=8", 
                "dma_mask_width_p=8"
            ]
        }
    ]
}