<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='pcie_ds_dma.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: pcie_ds_dma
    <br/>
    Created: Aug 10, 2012
    <br/>
    Updated: Apr 20, 2013
    <br/>
    SVN Updated: Mar 17, 2014
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     System controller
    
    <br/>
    Language:
    
     Verilog &amp; VHDL
    
    <br/>
    Development status:
    
     Alpha
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The PCIe_DS_DMA core provides PCI Express controller for Xilinx HARD core for Virtex5, Virtex6, Spartan6 FPGA.
     <h2>
      Main features
     </h2>
     <ul>
      <li>
       PCI Express 1.1 x1,x4,x8 or 2.0 x4
      </li>
      <li>
       two address space: BAR0, BAR1
      </li>
      <li>
       access to registers can only be single 32-bit instructions
      </li>
      <li>
       local bus: 64 bit, 250 MHz
      </li>
      <li>
       two independent bidirectional DMA channel
      </li>
      <li>
       DMA channel only works in the SCATTER-GATHER mode
      </li>
      <li>
       The minimum unit of data for channel DMA - 4 kB
      </li>
      <li>
       Descriptors combined into the block descriptors. The maximum number of descriptors in the block - 63
      </li>
      <li>
       DMA channel uses 40 bit addresses
      </li>
     </ul>
     <h2>
      Resource
     </h2>
    </p>
    <p>
     The main site of project:
     
      http://ds-dev.ru/projects/ds-dma
     
    </p>
    <p>
     English Wiki:
     
      http://ds-dev.ru/projects/ds-dma/wiki/English
     
    </p>
    <p>
     Russian Wiki:
     
      http://ds-dev.ru/projects/ds-dma/wiki
     
    </p>
    <h2>
     Struct of repository
    </h2>
    <ul>
     <li>
      <b>
       core
      </b>
      - common code
     </li>
     <ul>
      <li>
       <b>
        ds_dma64\pcie_src
       </b>
       - pci express controller
      </li>
      <li>
       <b>
        adm
       </b>
       - common files to ADM projects
      </li>
      <li>
       <b>
        wishbone
       </b>
       - commons files to WISHBONE projects
      </li>
     </ul>
     <li>
      <b>
       projects
      </b>
      - projects for several boards
     </li>
     <li>
      <b>
       soft\linux
      </b>
      - Software for Linux
      <ul>
       <li>
        <b>
         common
        </b>
        - common code
       </li>
       <li>
        <b>
         application
        </b>
        - test application
       </li>
       <li>
        <b>
         driver\pex_drv
        </b>
        - driver for linux core
       </li>
       <li>
        <b>
         exam
        </b>
        - simple examples
       </li>
      </ul>
     </li>
    </ul>
    <h2>
     ADM projects
    </h2>
    ADM is internal inteface of Instrumental Systems company:
    
     http://www.insys.ru
    
    <ul>
     <li>
      <b>
       ambpex5_v20_sx50t_core
      </b>
      - example project for AMBPEX5 board.
     </li>
     <li>
      <b>
       ml605_lx240t_core
      </b>
      - example project for ML605 board.
     </li>
     <li>
      <b>
       sp605_lx45t_core
      </b>
      - example project for SP605 board.
     </li>
    </ul>
    <h2>
     WISHBONE projects
    </h2>
    <ul>
     <li>
      <b>
       sp605_lx45t_wishbone
      </b>
      - example project for SP605 board.
     </li>
     <li>
      <b>
       ambpex5_sx50t_wishbone
      </b>
      - example project for AMBPEX5 board.
     </li>
    </ul>
    <h2>
     Main components
    </h2>
    <h3>
     PCI Express controller with PLD_Bus
    </h3>
    PLD_Bus is an internal packet bus of DS_DMA controller. PLD_Bus can be transform to another bus as LC_BUS, Wishbone, AXI, etc.
There are three main components:
    <ul>
     <li>
      <b>
       pcie_core64_m1
      </b>
      - PCI Express controller for Virtex 5
     </li>
     <li>
      <b>
       pcie_core64_m4
      </b>
      - PCI Express controller for Virtex 6
     </li>
     <li>
      <b>
       pcie_core64_m6
      </b>
      - PCI Express controller for Spartan 6
     </li>
    </ul>
    <h3>
     PCI Express controller with LC_Bus
    </h3>
    LC_Bus is a generic parallel bus. The bus contains 32-bit addres bus, 64-bit data bus and several contol signals.

Components:
    <ul>
     <li>
      <b>
       pcie_core64_m2
      </b>
      - PCI Express controller for Virtex 5
     </li>
     <li>
      <b>
       pcie_core64_m5
      </b>
      - PCI Express controller for Virtex 6
     </li>
     <li>
      <b>
       pcie_core64_m7
      </b>
      - PCI Express controller for Spartan 6
     </li>
    </ul>
    <h3>
     PCI Express controller with Wishbone bus
    </h3>
    Components:
    <ul>
     <li>
      <b>
       pcie_core64_wishbone
      </b>
      - PCI Express controller for Spartan 6
     </li>
     <li>
      <b>
       pcie_core64_wishbone_m8
      </b>
      - PCI Express controller for Virtex 5
     </li>
    </ul>
    <h2>
     Results
    </h2>
    Speed of data transfer for PCI Express v1.1 x8 :
    
     http://ds-dev.ru/projects/ds-dma/wiki/Ambpex5_v20_sx50t_core_res_en
    
    <h2>
     Download
    </h2>
    Download page:
    
     http://ds-dev.ru/projects/ds-dma/wiki/Download
    
    <h2>
     Contact
    </h2>
    Dmitry Smekhov
    <ul>
     <li>
      E-mail: dsmv@mail.ru
     </li>
     <li>
      LinkedIn:
      
       http://www.linkedin.com/pub/dmitry-smekhov/1a/b15/607
      
     </li>
    </ul>
    <br/>
    Igor Kazinov
    <ul>
     <li>
      E-mail: igor.kazinov@gmail.com
     </li>
     <li>
      LinkedIn:
      
       http://ua.linkedin.com/pub/igor-kazinov/21/432/792
      
     </li>
    </ul>
    <br/>
    Vladimir Karakozov
    <ul>
     <li>
      E-mail: karakozov@gmail.com
     </li>
    </ul>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
