// Seed: 1182990980
module module_0 (
    input wire id_0,
    input logic id_1,
    output logic id_2,
    output id_3,
    input logic id_4,
    output id_5
);
  logic id_6;
  logic id_7;
  logic id_8;
  assign id_5 = 1;
  assign id_7 = 1;
  type_17(
      id_7, id_0[1] < 1, 1'b0, id_3 - 1, 1'b0, 1
  );
  assign id_7 = 1;
  type_18 id_9 (1);
endmodule
`define pp_6 0
