---
date: '2021-05-01'
title: 'Undergraduate Researcher'
company: 'CEG, Anna University'
location: 'Chennai, India'
range: 'May 2021 - January 2022'
url: 'https://www.annauniv.edu/'
---

- Implemented RTL changes(in Verilog) to accommodate the modified architecture of the ASIC.
- Wrote test benches to simulate and verify the behavioral functioning of any given module
