Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 20 16:14:22 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   11          inf        0.000                      0                   11           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/nolabel_line70/o_Step_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_Bus_In
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.934ns  (logic 3.197ns (53.883%)  route 2.737ns (46.117%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cu/nolabel_line70/o_Step_reg[3]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 f  cu/nolabel_line70/o_Step_reg[3]/Q
                         net (fo=3, routed)           0.873     1.329    cu/o_Step_reg[3]
    SLICE_X0Y3           LUT5 (Prop_lut5_I0_O)        0.124     1.453 r  cu/IR_read_step/O
                         net (fo=1, routed)           1.863     3.317    o_Bus_In_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.617     5.934 r  o_Bus_In_OBUF_inst/O
                         net (fo=0)                   0.000     5.934    o_Bus_In
    V14                                                               r  o_Bus_In (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            cu/nolabel_line70/o_Step_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.871ns  (logic 0.918ns (49.066%)  route 0.953ns (50.934%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    R12                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  i_Enable_IBUF_inst/O
                         net (fo=5, routed)           0.953     1.871    cu/nolabel_line70/i_Enable_IBUF
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            cu/nolabel_line70/o_Step_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.871ns  (logic 0.918ns (49.066%)  route 0.953ns (50.934%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    R12                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  i_Enable_IBUF_inst/O
                         net (fo=5, routed)           0.953     1.871    cu/nolabel_line70/i_Enable_IBUF
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            cu/nolabel_line70/o_Step_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.871ns  (logic 0.918ns (49.066%)  route 0.953ns (50.934%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    R12                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  i_Enable_IBUF_inst/O
                         net (fo=5, routed)           0.953     1.871    cu/nolabel_line70/i_Enable_IBUF
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            cu/nolabel_line70/o_Step_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.871ns  (logic 0.918ns (49.066%)  route 0.953ns (50.934%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    R12                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  i_Enable_IBUF_inst/O
                         net (fo=5, routed)           0.953     1.871    cu/nolabel_line70/i_Enable_IBUF
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            cu/nolabel_line70/o_Step_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.871ns  (logic 0.918ns (49.066%)  route 0.953ns (50.934%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    R12                  IBUF (Prop_ibuf_I_O)         0.918     0.918 r  i_Enable_IBUF_inst/O
                         net (fo=5, routed)           0.953     1.871    cu/nolabel_line70/i_Enable_IBUF
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/nolabel_line70/o_Step_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cu/nolabel_line70/o_Step_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.508ns  (logic 0.608ns (40.314%)  route 0.900ns (59.686%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cu/nolabel_line70/o_Step_reg[0]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cu/nolabel_line70/o_Step_reg[0]/Q
                         net (fo=6, routed)           0.900     1.356    cu/nolabel_line70/o_Step_reg[0]
    SLICE_X0Y3           LUT3 (Prop_lut3_I0_O)        0.152     1.508 r  cu/nolabel_line70/o_Step[2]_i_1/O
                         net (fo=1, routed)           0.000     1.508    cu/nolabel_line70/p_0_in[2]
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/nolabel_line70/o_Step_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cu/nolabel_line70/o_Step_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.501ns  (logic 0.608ns (40.509%)  route 0.893ns (59.492%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cu/nolabel_line70/o_Step_reg[0]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cu/nolabel_line70/o_Step_reg[0]/Q
                         net (fo=6, routed)           0.893     1.349    cu/nolabel_line70/o_Step_reg[0]
    SLICE_X0Y3           LUT5 (Prop_lut5_I1_O)        0.152     1.501 r  cu/nolabel_line70/o_Step[4]_i_1/O
                         net (fo=1, routed)           0.000     1.501    cu/nolabel_line70/p_0_in[4]
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/nolabel_line70/o_Step_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cu/nolabel_line70/o_Step_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.480ns  (logic 0.580ns (39.185%)  route 0.900ns (60.815%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cu/nolabel_line70/o_Step_reg[0]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cu/nolabel_line70/o_Step_reg[0]/Q
                         net (fo=6, routed)           0.900     1.356    cu/nolabel_line70/o_Step_reg[0]
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.124     1.480 r  cu/nolabel_line70/o_Step[1]_i_1/O
                         net (fo=1, routed)           0.000     1.480    cu/nolabel_line70/p_0_in[1]
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/nolabel_line70/o_Step_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cu/nolabel_line70/o_Step_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.473ns  (logic 0.580ns (39.378%)  route 0.893ns (60.622%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cu/nolabel_line70/o_Step_reg[0]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  cu/nolabel_line70/o_Step_reg[0]/Q
                         net (fo=6, routed)           0.893     1.349    cu/nolabel_line70/o_Step_reg[0]
    SLICE_X0Y3           LUT4 (Prop_lut4_I1_O)        0.124     1.473 r  cu/nolabel_line70/o_Step[3]_i_1/O
                         net (fo=1, routed)           0.000     1.473    cu/nolabel_line70/p_0_in[3]
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cu/nolabel_line70/o_Step_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cu/nolabel_line70/o_Step_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cu/nolabel_line70/o_Step_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cu/nolabel_line70/o_Step_reg[1]/Q
                         net (fo=5, routed)           0.185     0.326    cu/nolabel_line70/o_Step_reg[1]
    SLICE_X0Y3           LUT5 (Prop_lut5_I2_O)        0.043     0.369 r  cu/nolabel_line70/o_Step[4]_i_1/O
                         net (fo=1, routed)           0.000     0.369    cu/nolabel_line70/p_0_in[4]
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/nolabel_line70/o_Step_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cu/nolabel_line70/o_Step_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cu/nolabel_line70/o_Step_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cu/nolabel_line70/o_Step_reg[1]/Q
                         net (fo=5, routed)           0.185     0.326    cu/nolabel_line70/o_Step_reg[1]
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.045     0.371 r  cu/nolabel_line70/o_Step[3]_i_1/O
                         net (fo=1, routed)           0.000     0.371    cu/nolabel_line70/p_0_in[3]
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/nolabel_line70/o_Step_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cu/nolabel_line70/o_Step_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cu/nolabel_line70/o_Step_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cu/nolabel_line70/o_Step_reg[1]/Q
                         net (fo=5, routed)           0.196     0.337    cu/nolabel_line70/o_Step_reg[1]
    SLICE_X0Y3           LUT3 (Prop_lut3_I1_O)        0.042     0.379 r  cu/nolabel_line70/o_Step[2]_i_1/O
                         net (fo=1, routed)           0.000     0.379    cu/nolabel_line70/p_0_in[2]
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/nolabel_line70/o_Step_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cu/nolabel_line70/o_Step_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cu/nolabel_line70/o_Step_reg[1]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cu/nolabel_line70/o_Step_reg[1]/Q
                         net (fo=5, routed)           0.196     0.337    cu/nolabel_line70/o_Step_reg[1]
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.045     0.382 r  cu/nolabel_line70/o_Step[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    cu/nolabel_line70/p_0_in[1]
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cu/nolabel_line70/o_Step_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cu/nolabel_line70/o_Step_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.186ns (42.433%)  route 0.252ns (57.567%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  cu/nolabel_line70/o_Step_reg[0]/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  cu/nolabel_line70/o_Step_reg[0]/Q
                         net (fo=6, routed)           0.252     0.393    cu/nolabel_line70/o_Step_reg[0]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.438 r  cu/nolabel_line70/o_Step[0]_i_1/O
                         net (fo=1, routed)           0.000     0.438    cu/nolabel_line70/p_0_in[0]
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            cu/nolabel_line70/o_Step_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.147ns (27.886%)  route 0.381ns (72.114%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    R12                  IBUF (Prop_ibuf_I_O)         0.147     0.147 r  i_Enable_IBUF_inst/O
                         net (fo=5, routed)           0.381     0.528    cu/nolabel_line70/i_Enable_IBUF
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            cu/nolabel_line70/o_Step_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.147ns (27.886%)  route 0.381ns (72.114%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    R12                  IBUF (Prop_ibuf_I_O)         0.147     0.147 r  i_Enable_IBUF_inst/O
                         net (fo=5, routed)           0.381     0.528    cu/nolabel_line70/i_Enable_IBUF
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            cu/nolabel_line70/o_Step_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.147ns (27.886%)  route 0.381ns (72.114%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    R12                  IBUF (Prop_ibuf_I_O)         0.147     0.147 r  i_Enable_IBUF_inst/O
                         net (fo=5, routed)           0.381     0.528    cu/nolabel_line70/i_Enable_IBUF
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            cu/nolabel_line70/o_Step_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.147ns (27.886%)  route 0.381ns (72.114%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    R12                  IBUF (Prop_ibuf_I_O)         0.147     0.147 r  i_Enable_IBUF_inst/O
                         net (fo=5, routed)           0.381     0.528    cu/nolabel_line70/i_Enable_IBUF
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_Enable
                            (input port)
  Destination:            cu/nolabel_line70/o_Step_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.147ns (27.886%)  route 0.381ns (72.114%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 r  i_Enable (IN)
                         net (fo=0)                   0.000     0.000    i_Enable
    R12                  IBUF (Prop_ibuf_I_O)         0.147     0.147 r  i_Enable_IBUF_inst/O
                         net (fo=5, routed)           0.381     0.528    cu/nolabel_line70/i_Enable_IBUF
    SLICE_X0Y3           FDRE                                         r  cu/nolabel_line70/o_Step_reg[4]/CE
  -------------------------------------------------------------------    -------------------





