Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 10 15:27:19 2025
| Host         : KABASH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                3           
TIMING-18  Warning   Missing input or output delay  29          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     71.981        0.000                      0                 2889        0.165        0.000                      0                 2889       49.500        0.000                       0                  1010  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              71.981        0.000                      0                 2889        0.165        0.000                      0                 2889       49.500        0.000                       0                  1010  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       71.981ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.981ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_2_sushi_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.638ns  (logic 8.059ns (29.159%)  route 19.579ns (70.841%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.633     5.217    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.518     5.735 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=911, routed)         8.772    14.507    game_datapath/game_cu/Q[0]
    SLICE_X12Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.631 r  game_datapath/game_cu/out_sig0_i_128/O
                         net (fo=65, routed)          3.171    17.802    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.926 f  game_datapath/game_regfiles/i__carry__1_i_14/O
                         net (fo=1, routed)           1.186    19.112    game_datapath/game_regfiles/i__carry__1_i_14_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    19.236 r  game_datapath/game_regfiles/i__carry__1_i_11/O
                         net (fo=2, routed)           1.181    20.417    game_datapath/game_regfiles/i__carry__1_i_11_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.154    20.571 r  game_datapath/game_regfiles/out_sig0_i_65/O
                         net (fo=10, routed)          0.813    21.384    game_datapath/game_alu/M_game_alu_b[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.054    25.438 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.440    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.958 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.333    28.291    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    28.415 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.415    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.813 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.813    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.927 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.927    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.041 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.041    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.280 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.044    30.324    game_datapath/game_cu/D_p1_score_q_reg[31]_8[2]
    SLICE_X7Y24          LUT5 (Prop_lut5_I4_O)        0.302    30.626 f  game_datapath/game_cu/D_p1_score_q[30]_i_3/O
                         net (fo=1, routed)           0.665    31.291    game_datapath/game_cu/D_p1_score_q[30]_i_3_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.152    31.443 r  game_datapath/game_cu/D_p1_score_q[30]_i_1/O
                         net (fo=16, routed)          1.413    32.856    game_datapath/game_regfiles/D[30]
    SLICE_X12Y28         FDRE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.438   104.843    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X12Y28         FDRE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[30]/C
                         clock pessimism              0.259   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X12Y28         FDRE (Setup_fdre_C_D)       -0.230   104.837    game_datapath/game_regfiles/D_lane_2_sushi_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.837    
                         arrival time                         -32.856    
  -------------------------------------------------------------------
                         slack                                 71.981    

Slack (MET) :             71.990ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.631ns  (logic 8.059ns (29.166%)  route 19.572ns (70.834%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.633     5.217    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.518     5.735 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=911, routed)         8.772    14.507    game_datapath/game_cu/Q[0]
    SLICE_X12Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.631 r  game_datapath/game_cu/out_sig0_i_128/O
                         net (fo=65, routed)          3.171    17.802    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.926 f  game_datapath/game_regfiles/i__carry__1_i_14/O
                         net (fo=1, routed)           1.186    19.112    game_datapath/game_regfiles/i__carry__1_i_14_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    19.236 r  game_datapath/game_regfiles/i__carry__1_i_11/O
                         net (fo=2, routed)           1.181    20.417    game_datapath/game_regfiles/i__carry__1_i_11_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.154    20.571 r  game_datapath/game_regfiles/out_sig0_i_65/O
                         net (fo=10, routed)          0.813    21.384    game_datapath/game_alu/M_game_alu_b[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.054    25.438 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.440    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.958 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.333    28.291    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    28.415 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.415    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.813 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.813    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.927 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.927    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.041 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.041    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.280 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.044    30.324    game_datapath/game_cu/D_p1_score_q_reg[31]_8[2]
    SLICE_X7Y24          LUT5 (Prop_lut5_I4_O)        0.302    30.626 f  game_datapath/game_cu/D_p1_score_q[30]_i_3/O
                         net (fo=1, routed)           0.665    31.291    game_datapath/game_cu/D_p1_score_q[30]_i_3_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.152    31.443 r  game_datapath/game_cu/D_p1_score_q[30]_i_1/O
                         net (fo=16, routed)          1.406    32.849    game_datapath/game_regfiles/D[30]
    SLICE_X10Y29         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.440   104.845    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_q_reg[30]/C
                         clock pessimism              0.259   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)       -0.230   104.839    game_datapath/game_regfiles/D_p1_score_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.839    
                         arrival time                         -32.849    
  -------------------------------------------------------------------
                         slack                                 71.990    

Slack (MET) :             72.208ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_4_color_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.374ns  (logic 8.059ns (29.441%)  route 19.315ns (70.559%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.633     5.217    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.518     5.735 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=911, routed)         8.772    14.507    game_datapath/game_cu/Q[0]
    SLICE_X12Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.631 r  game_datapath/game_cu/out_sig0_i_128/O
                         net (fo=65, routed)          3.171    17.802    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.926 f  game_datapath/game_regfiles/i__carry__1_i_14/O
                         net (fo=1, routed)           1.186    19.112    game_datapath/game_regfiles/i__carry__1_i_14_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    19.236 r  game_datapath/game_regfiles/i__carry__1_i_11/O
                         net (fo=2, routed)           1.181    20.417    game_datapath/game_regfiles/i__carry__1_i_11_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.154    20.571 r  game_datapath/game_regfiles/out_sig0_i_65/O
                         net (fo=10, routed)          0.813    21.384    game_datapath/game_alu/M_game_alu_b[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.054    25.438 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.440    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.958 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.333    28.291    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    28.415 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.415    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.813 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.813    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.927 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.927    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.041 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.041    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.280 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.044    30.324    game_datapath/game_cu/D_p1_score_q_reg[31]_8[2]
    SLICE_X7Y24          LUT5 (Prop_lut5_I4_O)        0.302    30.626 f  game_datapath/game_cu/D_p1_score_q[30]_i_3/O
                         net (fo=1, routed)           0.665    31.291    game_datapath/game_cu/D_p1_score_q[30]_i_3_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.152    31.443 r  game_datapath/game_cu/D_p1_score_q[30]_i_1/O
                         net (fo=16, routed)          1.148    32.591    game_datapath/game_regfiles/D[30]
    SLICE_X9Y29          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_color_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.439   104.844    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_color_q_reg[30]/C
                         clock pessimism              0.259   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X9Y29          FDRE (Setup_fdre_C_D)       -0.269   104.799    game_datapath/game_regfiles/D_lane_4_color_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.799    
                         arrival time                         -32.591    
  -------------------------------------------------------------------
                         slack                                 72.208    

Slack (MET) :             72.232ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var_2_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.350ns  (logic 8.059ns (29.467%)  route 19.291ns (70.533%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.633     5.217    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.518     5.735 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=911, routed)         8.772    14.507    game_datapath/game_cu/Q[0]
    SLICE_X12Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.631 r  game_datapath/game_cu/out_sig0_i_128/O
                         net (fo=65, routed)          3.171    17.802    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.926 f  game_datapath/game_regfiles/i__carry__1_i_14/O
                         net (fo=1, routed)           1.186    19.112    game_datapath/game_regfiles/i__carry__1_i_14_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    19.236 r  game_datapath/game_regfiles/i__carry__1_i_11/O
                         net (fo=2, routed)           1.181    20.417    game_datapath/game_regfiles/i__carry__1_i_11_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.154    20.571 r  game_datapath/game_regfiles/out_sig0_i_65/O
                         net (fo=10, routed)          0.813    21.384    game_datapath/game_alu/M_game_alu_b[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.054    25.438 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.440    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.958 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.333    28.291    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    28.415 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.415    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.813 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.813    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.927 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.927    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.041 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.041    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.280 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.044    30.324    game_datapath/game_cu/D_p1_score_q_reg[31]_8[2]
    SLICE_X7Y24          LUT5 (Prop_lut5_I4_O)        0.302    30.626 f  game_datapath/game_cu/D_p1_score_q[30]_i_3/O
                         net (fo=1, routed)           0.665    31.291    game_datapath/game_cu/D_p1_score_q[30]_i_3_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.152    31.443 r  game_datapath/game_cu/D_p1_score_q[30]_i_1/O
                         net (fo=16, routed)          1.124    32.567    game_datapath/game_regfiles/D[30]
    SLICE_X11Y28         FDRE                                         r  game_datapath/game_regfiles/D_temp_var_2_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.439   104.844    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  game_datapath/game_regfiles/D_temp_var_2_q_reg[30]/C
                         clock pessimism              0.259   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)       -0.269   104.799    game_datapath/game_regfiles/D_temp_var_2_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.799    
                         arrival time                         -32.567    
  -------------------------------------------------------------------
                         slack                                 72.232    

Slack (MET) :             72.243ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p2_score_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.360ns  (logic 8.059ns (29.456%)  route 19.301ns (70.544%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.633     5.217    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.518     5.735 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=911, routed)         8.772    14.507    game_datapath/game_cu/Q[0]
    SLICE_X12Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.631 r  game_datapath/game_cu/out_sig0_i_128/O
                         net (fo=65, routed)          3.171    17.802    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.926 f  game_datapath/game_regfiles/i__carry__1_i_14/O
                         net (fo=1, routed)           1.186    19.112    game_datapath/game_regfiles/i__carry__1_i_14_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    19.236 r  game_datapath/game_regfiles/i__carry__1_i_11/O
                         net (fo=2, routed)           1.181    20.417    game_datapath/game_regfiles/i__carry__1_i_11_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.154    20.571 r  game_datapath/game_regfiles/out_sig0_i_65/O
                         net (fo=10, routed)          0.813    21.384    game_datapath/game_alu/M_game_alu_b[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.054    25.438 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.440    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.958 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.333    28.291    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    28.415 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.415    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.813 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.813    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.927 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.927    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.041 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.041    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.280 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.044    30.324    game_datapath/game_cu/D_p1_score_q_reg[31]_8[2]
    SLICE_X7Y24          LUT5 (Prop_lut5_I4_O)        0.302    30.626 f  game_datapath/game_cu/D_p1_score_q[30]_i_3/O
                         net (fo=1, routed)           0.665    31.291    game_datapath/game_cu/D_p1_score_q[30]_i_3_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.152    31.443 r  game_datapath/game_cu/D_p1_score_q[30]_i_1/O
                         net (fo=16, routed)          1.134    32.577    game_datapath/game_regfiles/D[30]
    SLICE_X11Y26         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.436   104.841    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X11Y26         FDRE                                         r  game_datapath/game_regfiles/D_p2_score_q_reg[30]/C
                         clock pessimism              0.259   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X11Y26         FDRE (Setup_fdre_C_D)       -0.245   104.820    game_datapath/game_regfiles/D_p2_score_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.820    
                         arrival time                         -32.577    
  -------------------------------------------------------------------
                         slack                                 72.243    

Slack (MET) :             72.299ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_var_1_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.334ns  (logic 8.059ns (29.483%)  route 19.275ns (70.517%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.633     5.217    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.518     5.735 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=911, routed)         8.772    14.507    game_datapath/game_cu/Q[0]
    SLICE_X12Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.631 r  game_datapath/game_cu/out_sig0_i_128/O
                         net (fo=65, routed)          3.171    17.802    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.926 f  game_datapath/game_regfiles/i__carry__1_i_14/O
                         net (fo=1, routed)           1.186    19.112    game_datapath/game_regfiles/i__carry__1_i_14_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    19.236 r  game_datapath/game_regfiles/i__carry__1_i_11/O
                         net (fo=2, routed)           1.181    20.417    game_datapath/game_regfiles/i__carry__1_i_11_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.154    20.571 r  game_datapath/game_regfiles/out_sig0_i_65/O
                         net (fo=10, routed)          0.813    21.384    game_datapath/game_alu/M_game_alu_b[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.054    25.438 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.440    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.958 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.333    28.291    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    28.415 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.415    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.813 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.813    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.927 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.927    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.041 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.041    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.280 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.044    30.324    game_datapath/game_cu/D_p1_score_q_reg[31]_8[2]
    SLICE_X7Y24          LUT5 (Prop_lut5_I4_O)        0.302    30.626 f  game_datapath/game_cu/D_p1_score_q[30]_i_3/O
                         net (fo=1, routed)           0.665    31.291    game_datapath/game_cu/D_p1_score_q[30]_i_3_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.152    31.443 r  game_datapath/game_cu/D_p1_score_q[30]_i_1/O
                         net (fo=16, routed)          1.109    32.552    game_datapath/game_regfiles/D[30]
    SLICE_X12Y27         FDRE                                         r  game_datapath/game_regfiles/D_temp_var_1_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.436   104.841    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X12Y27         FDRE                                         r  game_datapath/game_regfiles/D_temp_var_1_q_reg[30]/C
                         clock pessimism              0.259   105.100    
                         clock uncertainty           -0.035   105.065    
    SLICE_X12Y27         FDRE (Setup_fdre_C_D)       -0.215   104.850    game_datapath/game_regfiles/D_temp_var_1_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.850    
                         arrival time                         -32.551    
  -------------------------------------------------------------------
                         slack                                 72.299    

Slack (MET) :             72.304ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_chef_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.492ns  (logic 7.899ns (28.732%)  route 19.593ns (71.268%))
  Logic Levels:           11  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 104.843 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.633     5.217    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.518     5.735 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=911, routed)         8.772    14.507    game_datapath/game_cu/Q[0]
    SLICE_X12Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.631 r  game_datapath/game_cu/out_sig0_i_128/O
                         net (fo=65, routed)          3.171    17.802    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.926 f  game_datapath/game_regfiles/i__carry__1_i_14/O
                         net (fo=1, routed)           1.186    19.112    game_datapath/game_regfiles/i__carry__1_i_14_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    19.236 r  game_datapath/game_regfiles/i__carry__1_i_11/O
                         net (fo=2, routed)           1.181    20.417    game_datapath/game_regfiles/i__carry__1_i_11_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.154    20.571 r  game_datapath/game_regfiles/out_sig0_i_65/O
                         net (fo=10, routed)          0.813    21.384    game_datapath/game_alu/M_game_alu_b[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.054    25.438 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.440    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.958 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.333    28.291    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    28.415 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.415    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.813 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.813    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    29.147 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.819    29.966    game_datapath/game_cu/D_p1_score_q_reg[23][1]
    SLICE_X7Y22          LUT5 (Prop_lut5_I4_O)        0.303    30.269 r  game_datapath/game_cu/D_p1_score_q[21]_i_2/O
                         net (fo=1, routed)           0.797    31.066    game_datapath/game_cu/D_p1_score_q[21]_i_2_n_0
    SLICE_X7Y23          LUT3 (Prop_lut3_I1_O)        0.124    31.190 r  game_datapath/game_cu/D_p1_score_q[21]_i_1/O
                         net (fo=16, routed)          1.519    32.709    game_datapath/game_regfiles/D[21]
    SLICE_X8Y21          FDRE                                         r  game_datapath/game_regfiles/D_p1_chef_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.438   104.843    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y21          FDRE                                         r  game_datapath/game_regfiles/D_p1_chef_q_reg[21]/C
                         clock pessimism              0.259   105.102    
                         clock uncertainty           -0.035   105.067    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)       -0.054   105.013    game_datapath/game_regfiles/D_p1_chef_q_reg[21]
  -------------------------------------------------------------------
                         required time                        105.013    
                         arrival time                         -32.709    
  -------------------------------------------------------------------
                         slack                                 72.304    

Slack (MET) :             72.363ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_current_timer_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.378ns  (logic 8.361ns (30.539%)  route 19.017ns (69.461%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 104.839 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.633     5.217    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.518     5.735 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=911, routed)         8.772    14.507    game_datapath/game_cu/Q[0]
    SLICE_X12Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.631 r  game_datapath/game_cu/out_sig0_i_128/O
                         net (fo=65, routed)          3.171    17.802    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.926 f  game_datapath/game_regfiles/i__carry__1_i_14/O
                         net (fo=1, routed)           1.186    19.112    game_datapath/game_regfiles/i__carry__1_i_14_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    19.236 r  game_datapath/game_regfiles/i__carry__1_i_11/O
                         net (fo=2, routed)           1.181    20.417    game_datapath/game_regfiles/i__carry__1_i_11_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.154    20.571 r  game_datapath/game_regfiles/out_sig0_i_65/O
                         net (fo=10, routed)          0.813    21.384    game_datapath/game_alu/M_game_alu_b[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.054    25.438 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.440    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.958 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.333    28.291    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    28.415 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.415    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.813 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.813    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.927 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.927    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.041 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.041    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.354 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.656    30.010    game_datapath/game_cu/D_p1_score_q_reg[31]_8[3]
    SLICE_X10Y24         LUT5 (Prop_lut5_I4_O)        0.334    30.344 r  game_datapath/game_cu/D_p1_score_q[31]_i_12/O
                         net (fo=1, routed)           0.499    30.843    game_datapath/game_cu/D_p1_score_q[31]_i_12_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.348    31.191 r  game_datapath/game_cu/D_p1_score_q[31]_i_2/O
                         net (fo=16, routed)          1.404    32.595    game_datapath/game_regfiles/D[31]
    SLICE_X11Y24         FDRE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.434   104.839    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[31]/C
                         clock pessimism              0.259   105.098    
                         clock uncertainty           -0.035   105.063    
    SLICE_X11Y24         FDRE (Setup_fdre_C_D)       -0.105   104.958    game_datapath/game_regfiles/D_current_timer_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.958    
                         arrival time                         -32.595    
  -------------------------------------------------------------------
                         slack                                 72.363    

Slack (MET) :             72.419ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_3_color_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.184ns  (logic 8.059ns (29.646%)  route 19.125ns (70.354%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.633     5.217    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.518     5.735 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=911, routed)         8.772    14.507    game_datapath/game_cu/Q[0]
    SLICE_X12Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.631 r  game_datapath/game_cu/out_sig0_i_128/O
                         net (fo=65, routed)          3.171    17.802    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.926 f  game_datapath/game_regfiles/i__carry__1_i_14/O
                         net (fo=1, routed)           1.186    19.112    game_datapath/game_regfiles/i__carry__1_i_14_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    19.236 r  game_datapath/game_regfiles/i__carry__1_i_11/O
                         net (fo=2, routed)           1.181    20.417    game_datapath/game_regfiles/i__carry__1_i_11_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.154    20.571 r  game_datapath/game_regfiles/out_sig0_i_65/O
                         net (fo=10, routed)          0.813    21.384    game_datapath/game_alu/M_game_alu_b[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.054    25.438 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.440    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.958 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.333    28.291    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    28.415 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.415    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.813 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.813    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.927 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.927    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.041 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.041    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.280 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.044    30.324    game_datapath/game_cu/D_p1_score_q_reg[31]_8[2]
    SLICE_X7Y24          LUT5 (Prop_lut5_I4_O)        0.302    30.626 f  game_datapath/game_cu/D_p1_score_q[30]_i_3/O
                         net (fo=1, routed)           0.665    31.291    game_datapath/game_cu/D_p1_score_q[30]_i_3_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.152    31.443 r  game_datapath/game_cu/D_p1_score_q[30]_i_1/O
                         net (fo=16, routed)          0.959    32.402    game_datapath/game_regfiles/D[30]
    SLICE_X8Y29          FDRE                                         r  game_datapath/game_regfiles/D_lane_3_color_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.439   104.844    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X8Y29          FDRE                                         r  game_datapath/game_regfiles/D_lane_3_color_q_reg[30]/C
                         clock pessimism              0.259   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X8Y29          FDRE (Setup_fdre_C_D)       -0.247   104.821    game_datapath/game_regfiles/D_lane_3_color_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.821    
                         arrival time                         -32.402    
  -------------------------------------------------------------------
                         slack                                 72.419    

Slack (MET) :             72.423ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_lane_1_sushi_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.180ns  (logic 8.059ns (29.650%)  route 19.121ns (70.350%))
  Logic Levels:           13  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 104.844 - 100.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.633     5.217    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDSE (Prop_fdse_C_Q)         0.518     5.735 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=911, routed)         8.772    14.507    game_datapath/game_cu/Q[0]
    SLICE_X12Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.631 r  game_datapath/game_cu/out_sig0_i_128/O
                         net (fo=65, routed)          3.171    17.802    game_datapath/game_regfiles/out_sig0__1_1
    SLICE_X11Y15         LUT6 (Prop_lut6_I4_O)        0.124    17.926 f  game_datapath/game_regfiles/i__carry__1_i_14/O
                         net (fo=1, routed)           1.186    19.112    game_datapath/game_regfiles/i__carry__1_i_14_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    19.236 r  game_datapath/game_regfiles/i__carry__1_i_11/O
                         net (fo=2, routed)           1.181    20.417    game_datapath/game_regfiles/i__carry__1_i_11_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.154    20.571 r  game_datapath/game_regfiles/out_sig0_i_65/O
                         net (fo=10, routed)          0.813    21.384    game_datapath/game_alu/M_game_alu_b[8]
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[47])
                                                      4.054    25.438 r  game_datapath/game_alu/out_sig0__0/PCOUT[47]
                         net (fo=1, routed)           0.002    25.440    game_datapath/game_alu/out_sig0__0_n_106
    DSP48_X0Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    26.958 r  game_datapath/game_alu/out_sig0__1/P[1]
                         net (fo=2, routed)           1.333    28.291    game_datapath/game_alu/out_sig0__1_n_104
    SLICE_X11Y21         LUT2 (Prop_lut2_I0_O)        0.124    28.415 r  game_datapath/game_alu/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.415    game_datapath/game_alu/i__carry_i_2__0_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.813 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.813    game_datapath/game_alu/out_sig0_inferred__1/i__carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.927 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.927    game_datapath/game_alu/out_sig0_inferred__1/i__carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.041 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.041    game_datapath/game_alu/out_sig0_inferred__1/i__carry__1_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.280 r  game_datapath/game_alu/out_sig0_inferred__1/i__carry__2/O[2]
                         net (fo=1, routed)           1.044    30.324    game_datapath/game_cu/D_p1_score_q_reg[31]_8[2]
    SLICE_X7Y24          LUT5 (Prop_lut5_I4_O)        0.302    30.626 f  game_datapath/game_cu/D_p1_score_q[30]_i_3/O
                         net (fo=1, routed)           0.665    31.291    game_datapath/game_cu/D_p1_score_q[30]_i_3_n_0
    SLICE_X7Y24          LUT3 (Prop_lut3_I2_O)        0.152    31.443 r  game_datapath/game_cu/D_p1_score_q[30]_i_1/O
                         net (fo=16, routed)          0.955    32.398    game_datapath/game_regfiles/D[30]
    SLICE_X10Y28         FDRE                                         r  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.439   104.844    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[30]/C
                         clock pessimism              0.259   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)       -0.247   104.821    game_datapath/game_regfiles/D_lane_1_sushi_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.821    
                         arrival time                         -32.398    
  -------------------------------------------------------------------
                         slack                                 72.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 p2_chef_driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p2_chef_driver/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.589     1.533    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  p2_chef_driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  p2_chef_driver/D_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.120     1.794    p2_chef_driver/D_ctr_q[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.048     1.842 r  p2_chef_driver/D_ctr_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.842    p2_chef_driver/D_ctr_d__0[2]
    SLICE_X2Y17          FDRE                                         r  p2_chef_driver/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.858     2.048    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  p2_chef_driver/D_ctr_q_reg[2]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.131     1.677    p2_chef_driver/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 lane_2_sushi_driver/D_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_2_sushi_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.868%)  route 0.122ns (39.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.561     1.505    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X31Y11         FDRE                                         r  lane_2_sushi_driver/D_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  lane_2_sushi_driver/D_bit_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.122     1.767    lane_2_sushi_driver/D_bit_ctr_q[0]
    SLICE_X30Y11         LUT5 (Prop_lut5_I4_O)        0.048     1.815 r  lane_2_sushi_driver/D_bit_ctr_q[4]_i_2__2/O
                         net (fo=1, routed)           0.000     1.815    lane_2_sushi_driver/D_bit_ctr_q[4]_i_2__2_n_0
    SLICE_X30Y11         FDRE                                         r  lane_2_sushi_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.830     2.020    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  lane_2_sushi_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X30Y11         FDRE (Hold_fdre_C_D)         0.131     1.649    lane_2_sushi_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            btn_cond_p2_button_left/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.587     1.531    btn_cond_p2_button_left/sync/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.672 r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.099     1.771    btn_cond_p2_button_left/sync/D_pipe_d__2[1]
    SLICE_X2Y31          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.857     2.047    btn_cond_p2_button_left/sync/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.501     1.546    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.052     1.598    btn_cond_p2_button_left/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 p2_chef_driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p2_chef_driver/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.589     1.533    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  p2_chef_driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  p2_chef_driver/D_ctr_q_reg[0]/Q
                         net (fo=6, routed)           0.120     1.794    p2_chef_driver/D_ctr_q[0]
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.045     1.839 r  p2_chef_driver/D_ctr_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.839    p2_chef_driver/D_ctr_d__0[1]
    SLICE_X2Y17          FDRE                                         r  p2_chef_driver/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.858     2.048    p2_chef_driver/clk_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  p2_chef_driver/D_ctr_q_reg[1]/C
                         clock pessimism             -0.502     1.546    
    SLICE_X2Y17          FDRE (Hold_fdre_C_D)         0.120     1.666    p2_chef_driver/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 lane_2_sushi_driver/D_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_2_sushi_driver/D_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.561     1.505    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X31Y11         FDRE                                         r  lane_2_sushi_driver/D_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  lane_2_sushi_driver/D_bit_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.122     1.767    lane_2_sushi_driver/D_bit_ctr_q[0]
    SLICE_X30Y11         LUT3 (Prop_lut3_I2_O)        0.045     1.812 r  lane_2_sushi_driver/D_bit_ctr_q[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.812    lane_2_sushi_driver/D_bit_ctr_q[2]_i_1__2_n_0
    SLICE_X30Y11         FDRE                                         r  lane_2_sushi_driver/D_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.830     2.020    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  lane_2_sushi_driver/D_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X30Y11         FDRE (Hold_fdre_C_D)         0.120     1.638    lane_2_sushi_driver/D_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 lane_2_sushi_driver/D_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_2_sushi_driver/D_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.709%)  route 0.126ns (40.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.561     1.505    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X31Y11         FDRE                                         r  lane_2_sushi_driver/D_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  lane_2_sushi_driver/D_bit_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.126     1.771    lane_2_sushi_driver/D_bit_ctr_q[0]
    SLICE_X30Y11         LUT5 (Prop_lut5_I4_O)        0.045     1.816 r  lane_2_sushi_driver/D_bit_ctr_q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.816    lane_2_sushi_driver/D_bit_ctr_q[3]_i_1__2_n_0
    SLICE_X30Y11         FDRE                                         r  lane_2_sushi_driver/D_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.830     2.020    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  lane_2_sushi_driver/D_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X30Y11         FDRE (Hold_fdre_C_D)         0.121     1.639    lane_2_sushi_driver/D_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 lane_1_sushi_driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_1_sushi_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.551%)  route 0.109ns (36.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.559     1.503    lane_1_sushi_driver/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  lane_1_sushi_driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  lane_1_sushi_driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.109     1.753    lane_1_sushi_driver/D_bit_ctr_q[3]
    SLICE_X32Y14         LUT5 (Prop_lut5_I0_O)        0.049     1.802 r  lane_1_sushi_driver/D_bit_ctr_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.802    lane_1_sushi_driver/D_bit_ctr_q[4]_i_2__1_n_0
    SLICE_X32Y14         FDRE                                         r  lane_1_sushi_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.827     2.017    lane_1_sushi_driver/clk_IBUF_BUFG
    SLICE_X32Y14         FDRE                                         r  lane_1_sushi_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X32Y14         FDRE (Hold_fdre_C_D)         0.107     1.623    lane_1_sushi_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lane_2_sushi_driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_2_sushi_driver/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.190%)  route 0.134ns (41.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.561     1.505    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X31Y10         FDRE                                         r  lane_2_sushi_driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  lane_2_sushi_driver/D_ctr_q_reg[0]/Q
                         net (fo=10, routed)          0.134     1.779    lane_2_sushi_driver/D_ctr_q[0]
    SLICE_X30Y10         LUT3 (Prop_lut3_I2_O)        0.045     1.824 r  lane_2_sushi_driver/D_ctr_q[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.824    lane_2_sushi_driver/D_ctr_d__0[1]
    SLICE_X30Y10         FDRE                                         r  lane_2_sushi_driver/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.830     2.020    lane_2_sushi_driver/clk_IBUF_BUFG
    SLICE_X30Y10         FDRE                                         r  lane_2_sushi_driver/D_ctr_q_reg[1]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X30Y10         FDRE (Hold_fdre_C_D)         0.120     1.638    lane_2_sushi_driver/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lane_4_sushi_driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_4_sushi_driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.213ns (69.334%)  route 0.094ns (30.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.565     1.509    lane_4_sushi_driver/clk_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  lane_4_sushi_driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.673 r  lane_4_sushi_driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.094     1.767    lane_4_sushi_driver/D_bit_ctr_q[3]
    SLICE_X9Y7           LUT5 (Prop_lut5_I0_O)        0.049     1.816 r  lane_4_sushi_driver/D_bit_ctr_q[4]_i_2__4/O
                         net (fo=1, routed)           0.000     1.816    lane_4_sushi_driver/D_bit_ctr_q[4]_i_2__4_n_0
    SLICE_X9Y7           FDRE                                         r  lane_4_sushi_driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.835     2.025    lane_4_sushi_driver/clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  lane_4_sushi_driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.107     1.629    lane_4_sushi_driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 lane_4_sushi_driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_4_sushi_driver/D_pixel_address_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.640%)  route 0.145ns (43.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.565     1.509    lane_4_sushi_driver/clk_IBUF_BUFG
    SLICE_X11Y8          FDRE                                         r  lane_4_sushi_driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y8          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  lane_4_sushi_driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=9, routed)           0.145     1.794    lane_4_sushi_driver/pixel_address[0]
    SLICE_X10Y8          LUT5 (Prop_lut5_I2_O)        0.048     1.842 r  lane_4_sushi_driver/D_pixel_address_ctr_q[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.842    lane_4_sushi_driver/D_pixel_address_ctr_q[2]_i_1__4_n_0
    SLICE_X10Y8          FDRE                                         r  lane_4_sushi_driver/D_pixel_address_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.835     2.025    lane_4_sushi_driver/clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  lane_4_sushi_driver/D_pixel_address_ctr_q_reg[2]/C
                         clock pessimism             -0.503     1.522    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.131     1.653    lane_4_sushi_driver/D_pixel_address_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y31    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y33    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y33    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y34    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y34    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y31    btn_cond_p1_button_flip/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y31    btn_cond_p1_button_flip/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y31    btn_cond_p1_button_flip/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X0Y32    btn_cond_p1_button_flip/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y31    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y31    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y33    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y33    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y33    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y33    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y34    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y34    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y34    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y34    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y31    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y31    btn_cond_p1_button_flip/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y33    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y33    btn_cond_p1_button_flip/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y33    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y33    btn_cond_p1_button_flip/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y34    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y34    btn_cond_p1_button_flip/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y34    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X0Y34    btn_cond_p1_button_flip/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lane_3_sushi_driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_3_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.036ns  (logic 5.180ns (36.908%)  route 8.856ns (63.092%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.567     5.151    lane_3_sushi_driver/clk_IBUF_BUFG
    SLICE_X13Y10         FDRE                                         r  lane_3_sushi_driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y10         FDRE (Prop_fdre_C_Q)         0.456     5.607 r  lane_3_sushi_driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=9, routed)           1.524     7.132    lane_3_sushi_driver/pixel_address[0]
    SLICE_X13Y10         LUT2 (Prop_lut2_I1_O)        0.150     7.282 r  lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.765     8.047    game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_4_1
    SLICE_X10Y12         LUT6 (Prop_lut6_I0_O)        0.326     8.373 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.811     9.183    game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_7_n_0
    SLICE_X10Y11         LUT5 (Prop_lut5_I1_O)        0.124     9.307 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     9.307    game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X10Y11         MUXF7 (Prop_muxf7_I0_O)      0.209     9.516 r  game_datapath/game_regfiles/lane_3_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.822    10.338    lane_3_sushi_driver/M_lane_3_sushi_driver_color[0]
    SLICE_X13Y11         LUT6 (Prop_lut6_I2_O)        0.297    10.635 r  lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.789    11.424    lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X15Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.548 r  lane_3_sushi_driver/lane_3_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.145    15.693    lane_3_sushi_data_OBUF
    L5                   OBUF (Prop_obuf_I_O)         3.494    19.187 r  lane_3_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    19.187    lane_3_sushi_data
    L5                                                                r  lane_3_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_4_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.601ns  (logic 4.980ns (36.613%)  route 8.621ns (63.387%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.633     5.217    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.456     5.673 f  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/Q
                         net (fo=11, routed)          1.144     6.817    game_datapath/game_regfiles/Q[1]
    SLICE_X9Y12          LUT2 (Prop_lut2_I0_O)        0.124     6.941 r  game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_9/O
                         net (fo=2, routed)           0.894     7.835    game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_9_n_0
    SLICE_X10Y9          LUT6 (Prop_lut6_I4_O)        0.124     7.959 r  game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.789     8.748    game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_8_n_0
    SLICE_X9Y9           LUT5 (Prop_lut5_I2_O)        0.124     8.872 r  game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     8.872    game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X9Y9           MUXF7 (Prop_muxf7_I0_O)      0.212     9.084 r  game_datapath/game_regfiles/lane_4_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.803     9.888    lane_4_sushi_driver/M_lane_4_sushi_driver_color[0]
    SLICE_X9Y7           LUT6 (Prop_lut6_I2_O)        0.299    10.187 r  lane_4_sushi_driver/lane_4_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.949    11.135    lane_4_sushi_driver/lane_4_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I0_O)        0.124    11.259 r  lane_4_sushi_driver/lane_4_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.042    15.302    lane_4_sushi_data_OBUF
    P5                   OBUF (Prop_obuf_I_O)         3.517    18.819 r  lane_4_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    18.819    lane_4_sushi_data
    P5                                                                r  lane_4_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_2_sushi_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_2_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.405ns  (logic 5.430ns (40.505%)  route 7.975ns (59.495%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.564     5.148    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X14Y14         FDSE                                         r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y14         FDSE (Prop_fdse_C_Q)         0.478     5.626 r  game_datapath/game_regfiles/D_lane_2_sushi_q_reg[2]/Q
                         net (fo=7, routed)           1.000     6.627    game_datapath/game_regfiles/M_game_datapath_lane_2_sushi_out[2]
    SLICE_X14Y13         LUT5 (Prop_lut5_I0_O)        0.321     6.948 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.857     7.804    game_datapath/game_regfiles/M_lane_2_sushi_rom_out[8][1]
    SLICE_X15Y13         LUT6 (Prop_lut6_I5_O)        0.328     8.132 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.933     9.065    game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_6_n_0
    SLICE_X28Y13         LUT5 (Prop_lut5_I0_O)        0.124     9.189 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     9.189    game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X28Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     9.401 r  game_datapath/game_regfiles/lane_2_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.773    10.174    lane_2_sushi_driver/M_lane_2_sushi_driver_color[0]
    SLICE_X30Y11         LUT6 (Prop_lut6_I2_O)        0.299    10.473 r  lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           1.023    11.496    lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.620 r  lane_2_sushi_driver/lane_2_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.390    15.010    lane_2_sushi_data_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.544    18.553 r  lane_2_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    18.553    lane_2_sushi_data
    T4                                                                r  lane_2_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.028ns  (logic 6.002ns (46.070%)  route 7.026ns (53.930%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.628     5.212    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y15          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDSE (Prop_fdse_C_Q)         0.456     5.668 f  game_datapath/game_regfiles/D_current_timer_q_reg[1]/Q
                         net (fo=17, routed)          1.250     6.919    game_datapath/game_regfiles/M_game_datapath_timer_out[1]
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.790     7.832    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.217 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.217    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.551 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[1]
                         net (fo=4, routed)           0.851     9.402    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_03f5800e_remainder0[6]
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.329     9.731 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.662    10.393    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.328    10.721 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.566    11.287    seg/ctr/io_segment_OBUF[3]_inst_i_1[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.124    11.411 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.047    12.458    game_datapath/game_regfiles/io_segment[5][0]
    SLICE_X0Y9           LUT4 (Prop_lut4_I3_O)        0.152    12.610 r  game_datapath/game_regfiles/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.860    14.470    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.770    18.240 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.240    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.987ns  (logic 6.009ns (46.266%)  route 6.978ns (53.734%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.628     5.212    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y15          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDSE (Prop_fdse_C_Q)         0.456     5.668 f  game_datapath/game_regfiles/D_current_timer_q_reg[1]/Q
                         net (fo=17, routed)          1.250     6.919    game_datapath/game_regfiles/M_game_datapath_timer_out[1]
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.790     7.832    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.217 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.217    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.551 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[1]
                         net (fo=4, routed)           0.851     9.402    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_03f5800e_remainder0[6]
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.329     9.731 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.662    10.393    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.328    10.721 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.566    11.287    seg/ctr/io_segment_OBUF[3]_inst_i_1[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.124    11.411 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.040    12.451    game_datapath/game_regfiles/io_segment[5][0]
    SLICE_X0Y9           LUT4 (Prop_lut4_I3_O)        0.152    12.603 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.820    14.423    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.777    18.199 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.199    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_1_sushi_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            lane_1_sushi_data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.794ns  (logic 5.237ns (40.934%)  route 7.557ns (59.066%))
  Logic Levels:           7  (LUT5=2 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.561     5.145    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X11Y16         FDRE                                         r  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  game_datapath/game_regfiles/D_lane_1_sushi_q_reg[3]/Q
                         net (fo=7, routed)           1.616     7.218    game_datapath/game_regfiles/M_game_datapath_lane_1_sushi_out[3]
    SLICE_X28Y14         LUT5 (Prop_lut5_I3_O)        0.152     7.370 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.441     7.810    game_datapath/game_regfiles/M_lane_1_sushi_rom_out[8][1]
    SLICE_X28Y14         LUT6 (Prop_lut6_I5_O)        0.326     8.136 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.706     8.842    game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_6_n_0
    SLICE_X29Y14         LUT5 (Prop_lut5_I0_O)        0.124     8.966 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     8.966    game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_4_n_0
    SLICE_X29Y14         MUXF7 (Prop_muxf7_I0_O)      0.212     9.178 r  game_datapath/game_regfiles/lane_1_sushi_data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.806     9.985    lane_1_sushi_driver/M_lane_1_sushi_driver_color[0]
    SLICE_X32Y14         LUT6 (Prop_lut6_I2_O)        0.299    10.284 r  lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.807    11.090    lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_2_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.214 r  lane_1_sushi_driver/lane_1_sushi_data_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.181    14.395    lane_1_sushi_data_OBUF
    T3                   OBUF (Prop_obuf_I_O)         3.544    17.940 r  lane_1_sushi_data_OBUF_inst/O
                         net (fo=0)                   0.000    17.940    lane_1_sushi_data
    T3                                                                r  lane_1_sushi_data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.702ns  (logic 5.786ns (45.548%)  route 6.917ns (54.452%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.628     5.212    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y15          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDSE (Prop_fdse_C_Q)         0.456     5.668 f  game_datapath/game_regfiles/D_current_timer_q_reg[1]/Q
                         net (fo=17, routed)          1.250     6.919    game_datapath/game_regfiles/M_game_datapath_timer_out[1]
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.790     7.832    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.217 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.217    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.551 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[1]
                         net (fo=4, routed)           0.851     9.402    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_03f5800e_remainder0[6]
    SLICE_X2Y16          LUT5 (Prop_lut5_I4_O)        0.303     9.705 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.304    10.010    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_23_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124    10.134 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.821    10.954    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[0][0]
    SLICE_X4Y14          LUT6 (Prop_lut6_I2_O)        0.124    11.078 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.019    12.098    game_datapath/game_regfiles/seg/M_seg_dec_char[0]
    SLICE_X0Y9           LUT4 (Prop_lut4_I2_O)        0.154    12.252 r  game_datapath/game_regfiles/io_segment_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.881    14.133    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.782    17.915 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.915    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.670ns  (logic 5.772ns (45.553%)  route 6.899ns (54.447%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.628     5.212    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y15          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDSE (Prop_fdse_C_Q)         0.456     5.668 f  game_datapath/game_regfiles/D_current_timer_q_reg[1]/Q
                         net (fo=17, routed)          1.250     6.919    game_datapath/game_regfiles/M_game_datapath_timer_out[1]
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.790     7.832    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.217 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.217    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.551 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[1]
                         net (fo=4, routed)           0.851     9.402    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_03f5800e_remainder0[6]
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.329     9.731 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.662    10.393    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.328    10.721 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.566    11.287    seg/ctr/io_segment_OBUF[3]_inst_i_1[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.124    11.411 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.047    12.458    game_datapath/game_regfiles/io_segment[5][0]
    SLICE_X0Y9           LUT4 (Prop_lut4_I3_O)        0.124    12.582 r  game_datapath/game_regfiles/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.733    14.315    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    17.883 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.883    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.640ns  (logic 5.768ns (45.635%)  route 6.872ns (54.365%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.628     5.212    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y15          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDSE (Prop_fdse_C_Q)         0.456     5.668 f  game_datapath/game_regfiles/D_current_timer_q_reg[1]/Q
                         net (fo=17, routed)          1.250     6.919    game_datapath/game_regfiles/M_game_datapath_timer_out[1]
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.790     7.832    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.217 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.217    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.551 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[1]
                         net (fo=4, routed)           0.851     9.402    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_03f5800e_remainder0[6]
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.329     9.731 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.662    10.393    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.328    10.721 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.566    11.287    seg/ctr/io_segment_OBUF[3]_inst_i_1[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.124    11.411 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.040    12.451    game_datapath/game_regfiles/io_segment[5][0]
    SLICE_X0Y9           LUT4 (Prop_lut4_I3_O)        0.124    12.575 r  game_datapath/game_regfiles/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.713    14.288    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    17.852 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.852    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.573ns  (logic 5.775ns (45.932%)  route 6.798ns (54.068%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.628     5.212    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y15          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDSE (Prop_fdse_C_Q)         0.456     5.668 f  game_datapath/game_regfiles/D_current_timer_q_reg[1]/Q
                         net (fo=17, routed)          1.250     6.919    game_datapath/game_regfiles/M_game_datapath_timer_out[1]
    SLICE_X0Y16          LUT6 (Prop_lut6_I1_O)        0.124     7.043 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.790     7.832    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_32_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.217 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     8.217    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_25_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.551 f  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_31/O[1]
                         net (fo=4, routed)           0.851     9.402    game_datapath/game_regfiles/timer_bin_to_dec_converter/L_03f5800e_remainder0[6]
    SLICE_X2Y16          LUT5 (Prop_lut5_I2_O)        0.329     9.731 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.662    10.393    game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_29_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.328    10.721 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.566    11.287    seg/ctr/io_segment_OBUF[3]_inst_i_1[0]
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.124    11.411 r  seg/ctr/io_segment_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.868    12.279    game_datapath/game_regfiles/io_segment[5][0]
    SLICE_X0Y9           LUT4 (Prop_lut4_I3_O)        0.124    12.403 r  game_datapath/game_regfiles/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.811    14.214    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    17.785 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.785    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.556ns (64.508%)  route 0.856ns (35.492%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.562     1.506    seg/ctr/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  seg/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.498     2.167    seg/ctr/S[1]
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.048     2.215 r  seg/ctr/io_select_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.574    io_select_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         1.344     3.918 r  io_select_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.918    io_select[0]
    P8                                                                r  io_select[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_current_timer_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.547ns (63.327%)  route 0.896ns (36.673%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.589     1.533    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X4Y15          FDSE                                         r  game_datapath/game_regfiles/D_current_timer_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDSE (Prop_fdse_C_Q)         0.141     1.674 r  game_datapath/game_regfiles/D_current_timer_q_reg[2]/Q
                         net (fo=21, routed)          0.221     1.895    game_datapath/game_regfiles/M_game_datapath_timer_out[2]
    SLICE_X4Y14          LUT6 (Prop_lut6_I4_O)        0.045     1.940 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.058     1.998    game_datapath/game_regfiles/M_timer_bin_to_dec_converter_digits[1][0]
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.045     2.043 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.225     2.267    game_datapath/game_regfiles/seg/M_seg_dec_char[0]
    SLICE_X0Y9           LUT4 (Prop_lut4_I1_O)        0.045     2.312 r  game_datapath/game_regfiles/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.705    io_segment_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         1.271     3.976 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.976    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.496ns (60.466%)  route 0.978ns (39.534%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/Q
                         net (fo=11, routed)          0.290     1.965    game_datapath/game_regfiles/Q[1]
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.045     2.010 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.331     2.341    game_datapath/game_regfiles/seg/M_seg_dec_char[3]
    SLICE_X0Y9           LUT4 (Prop_lut4_I0_O)        0.045     2.386 r  game_datapath/game_regfiles/io_segment_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.744    io_segment_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         1.265     4.008 r  io_segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.008    io_segment[1]
    R5                                                                r  io_segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.486ns  (logic 1.499ns (60.308%)  route 0.987ns (39.692%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/Q
                         net (fo=11, routed)          0.290     1.965    game_datapath/game_regfiles/Q[1]
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.045     2.010 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.330     2.340    game_datapath/game_regfiles/seg/M_seg_dec_char[3]
    SLICE_X0Y9           LUT4 (Prop_lut4_I0_O)        0.045     2.385 r  game_datapath/game_regfiles/io_segment_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.367     2.752    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         1.268     4.021 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.021    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.536ns (60.475%)  route 1.004ns (39.525%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.562     1.506    seg/ctr/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.670 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.668     2.338    seg/ctr/S[0]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.044     2.382 r  seg/ctr/io_select_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.718    io_select_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.328     4.046 r  io_select_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.046    io_select[3]
    P9                                                                r  io_select[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.542ns  (logic 1.542ns (60.678%)  route 1.000ns (39.322%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.562     1.506    seg/ctr/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.667     2.337    seg/ctr/S[0]
    SLICE_X1Y13          LUT2 (Prop_lut2_I0_O)        0.045     2.382 r  seg/ctr/io_select_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.714    io_select_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.333     4.048 r  io_select_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.048    io_select[2]
    N9                                                                r  io_select[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.510ns (60.017%)  route 1.006ns (39.983%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/Q
                         net (fo=11, routed)          0.290     1.965    game_datapath/game_regfiles/Q[1]
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.045     2.010 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.304     2.315    game_datapath/game_regfiles/seg/M_seg_dec_char[3]
    SLICE_X0Y9           LUT4 (Prop_lut4_I3_O)        0.045     2.360 r  game_datapath/game_regfiles/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.412     2.772    io_segment_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         1.279     4.051 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.051    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_select[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.486ns (58.010%)  route 1.075ns (41.990%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.562     1.506    seg/ctr/clk_IBUF_BUFG
    SLICE_X8Y13          FDRE                                         r  seg/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     1.670 f  seg/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.667     2.337    seg/ctr/S[0]
    SLICE_X1Y13          LUT2 (Prop_lut2_I1_O)        0.045     2.382 r  seg/ctr/io_select_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.790    io_select_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         1.277     4.067 r  io_select_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.067    io_select[1]
    R8                                                                r  io_select[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.571ns (60.477%)  route 1.027ns (39.523%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/Q
                         net (fo=11, routed)          0.290     1.965    game_datapath/game_regfiles/Q[1]
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.045     2.010 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.331     2.341    game_datapath/game_regfiles/seg/M_seg_dec_char[3]
    SLICE_X0Y9           LUT4 (Prop_lut4_I0_O)        0.049     2.390 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.796    io_segment_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         1.336     4.132 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.132    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.564ns (60.210%)  route 1.034ns (39.790%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.591     1.535    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.676 r  game_datapath/game_regfiles/D_lane_4_sushi_q_reg[3]/Q
                         net (fo=11, routed)          0.290     1.965    game_datapath/game_regfiles/Q[1]
    SLICE_X1Y14          LUT6 (Prop_lut6_I3_O)        0.045     2.010 r  game_datapath/game_regfiles/io_segment_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.330     2.340    game_datapath/game_regfiles/seg/M_seg_dec_char[3]
    SLICE_X0Y9           LUT4 (Prop_lut4_I1_O)        0.048     2.388 r  game_datapath/game_regfiles/io_segment_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.414     2.803    io_segment_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.330     4.133 r  io_segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.133    io_segment[2]
    T9                                                                r  io_segment[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.950ns  (logic 1.634ns (41.364%)  route 2.316ns (58.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.787     3.297    reset_cond/rst_n_IBUF
    SLICE_X6Y10          LUT1 (Prop_lut1_I0_O)        0.124     3.421 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     3.950    reset_cond/M_reset_cond_in
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.515     4.920    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.950ns  (logic 1.634ns (41.364%)  route 2.316ns (58.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.787     3.297    reset_cond/rst_n_IBUF
    SLICE_X6Y10          LUT1 (Prop_lut1_I0_O)        0.124     3.421 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     3.950    reset_cond/M_reset_cond_in
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.515     4.920    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.950ns  (logic 1.634ns (41.364%)  route 2.316ns (58.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.787     3.297    reset_cond/rst_n_IBUF
    SLICE_X6Y10          LUT1 (Prop_lut1_I0_O)        0.124     3.421 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     3.950    reset_cond/M_reset_cond_in
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.515     4.920    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.950ns  (logic 1.634ns (41.364%)  route 2.316ns (58.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.787     3.297    reset_cond/rst_n_IBUF
    SLICE_X6Y10          LUT1 (Prop_lut1_I0_O)        0.124     3.421 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.529     3.950    reset_cond/M_reset_cond_in
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.515     4.920    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 p1_button_flip
                            (input port)
  Destination:            btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.655ns  (logic 1.534ns (57.802%)  route 1.120ns (42.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  p1_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p1_button_flip
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  p1_button_flip_IBUF_inst/O
                         net (fo=1, routed)           1.120     2.655    btn_cond_p1_button_flip/sync/D[0]
    SLICE_X1Y29          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.508     4.913    btn_cond_p1_button_flip/sync/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_flip
                            (input port)
  Destination:            btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.652ns  (logic 1.500ns (56.573%)  route 1.152ns (43.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  p2_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p2_button_flip
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  p2_button_flip_IBUF_inst/O
                         net (fo=1, routed)           1.152     2.652    btn_cond_p2_button_flip/sync/D[0]
    SLICE_X1Y25          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.502     4.907    btn_cond_p2_button_flip/sync/clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_right
                            (input port)
  Destination:            btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.651ns  (logic 1.519ns (57.291%)  route 1.132ns (42.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  p2_button_right (IN)
                         net (fo=0)                   0.000     0.000    p2_button_right
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  p2_button_right_IBUF_inst/O
                         net (fo=1, routed)           1.132     2.651    btn_cond_p2_button_right/sync/D[0]
    SLICE_X0Y29          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.508     4.913    btn_cond_p2_button_right/sync/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_right
                            (input port)
  Destination:            btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.637ns  (logic 1.517ns (57.540%)  route 1.120ns (42.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  p1_button_right (IN)
                         net (fo=0)                   0.000     0.000    p1_button_right
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  p1_button_right_IBUF_inst/O
                         net (fo=1, routed)           1.120     2.637    btn_cond_p1_button_right/sync/D[0]
    SLICE_X1Y30          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.508     4.913    btn_cond_p1_button_right/sync/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_left
                            (input port)
  Destination:            btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.552ns  (logic 1.516ns (59.427%)  route 1.035ns (40.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  p2_button_left (IN)
                         net (fo=0)                   0.000     0.000    p2_button_left
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  p2_button_left_IBUF_inst/O
                         net (fo=1, routed)           1.035     2.552    btn_cond_p2_button_left/sync/D[0]
    SLICE_X1Y30          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.508     4.913    btn_cond_p2_button_left/sync/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_left
                            (input port)
  Destination:            btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.423ns  (logic 1.521ns (62.779%)  route 0.902ns (37.221%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  p1_button_left (IN)
                         net (fo=0)                   0.000     0.000    p1_button_left
    P13                  IBUF (Prop_ibuf_I_O)         1.521     1.521 r  p1_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.902     2.423    btn_cond_p1_button_left/sync/D[0]
    SLICE_X0Y29          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        1.508     4.913    btn_cond_p1_button_left/sync/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button_left
                            (input port)
  Destination:            btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.288ns (44.489%)  route 0.360ns (55.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P13                                               0.000     0.000 r  p1_button_left (IN)
                         net (fo=0)                   0.000     0.000    p1_button_left
    P13                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  p1_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.360     0.648    btn_cond_p1_button_left/sync/D[0]
    SLICE_X0Y29          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.855     2.045    btn_cond_p1_button_left/sync/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  btn_cond_p1_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_left
                            (input port)
  Destination:            btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.688ns  (logic 0.284ns (41.249%)  route 0.404ns (58.751%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  p2_button_left (IN)
                         net (fo=0)                   0.000     0.000    p2_button_left
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  p2_button_left_IBUF_inst/O
                         net (fo=1, routed)           0.404     0.688    btn_cond_p2_button_left/sync/D[0]
    SLICE_X1Y30          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.856     2.046    btn_cond_p2_button_left/sync/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  btn_cond_p2_button_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_right
                            (input port)
  Destination:            btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.286ns (38.556%)  route 0.456ns (61.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  p2_button_right (IN)
                         net (fo=0)                   0.000     0.000    p2_button_right
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  p2_button_right_IBUF_inst/O
                         net (fo=1, routed)           0.456     0.743    btn_cond_p2_button_right/sync/D[0]
    SLICE_X0Y29          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.855     2.045    btn_cond_p2_button_right/sync/clk_IBUF_BUFG
    SLICE_X0Y29          FDRE                                         r  btn_cond_p2_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_right
                            (input port)
  Destination:            btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.285ns (38.209%)  route 0.461ns (61.791%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 r  p1_button_right (IN)
                         net (fo=0)                   0.000     0.000    p1_button_right
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  p1_button_right_IBUF_inst/O
                         net (fo=1, routed)           0.461     0.746    btn_cond_p1_button_right/sync/D[0]
    SLICE_X1Y30          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.856     2.046    btn_cond_p1_button_right/sync/clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  btn_cond_p1_button_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button_flip
                            (input port)
  Destination:            btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.302ns (39.548%)  route 0.461ns (60.452%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 r  p1_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p1_button_flip
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  p1_button_flip_IBUF_inst/O
                         net (fo=1, routed)           0.461     0.763    btn_cond_p1_button_flip/sync/D[0]
    SLICE_X1Y29          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.855     2.045    btn_cond_p1_button_flip/sync/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  btn_cond_p1_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p2_button_flip
                            (input port)
  Destination:            btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.268ns (35.038%)  route 0.497ns (64.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  p2_button_flip (IN)
                         net (fo=0)                   0.000     0.000    p2_button_flip
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  p2_button_flip_IBUF_inst/O
                         net (fo=1, routed)           0.497     0.764    btn_cond_p2_button_flip/sync/D[0]
    SLICE_X1Y25          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.850     2.040    btn_cond_p2_button_flip/sync/clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  btn_cond_p2_button_flip/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.322ns (27.521%)  route 0.849ns (72.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.675     0.953    reset_cond/rst_n_IBUF
    SLICE_X6Y10          LUT1 (Prop_lut1_I0_O)        0.045     0.998 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     1.171    reset_cond/M_reset_cond_in
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.322ns (27.521%)  route 0.849ns (72.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.675     0.953    reset_cond/rst_n_IBUF
    SLICE_X6Y10          LUT1 (Prop_lut1_I0_O)        0.045     0.998 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     1.171    reset_cond/M_reset_cond_in
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.322ns (27.521%)  route 0.849ns (72.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.675     0.953    reset_cond/rst_n_IBUF
    SLICE_X6Y10          LUT1 (Prop_lut1_I0_O)        0.045     0.998 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     1.171    reset_cond/M_reset_cond_in
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.322ns (27.521%)  route 0.849ns (72.479%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.675     0.953    reset_cond/rst_n_IBUF
    SLICE_X6Y10          LUT1 (Prop_lut1_I0_O)        0.045     0.998 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.174     1.171    reset_cond/M_reset_cond_in
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1009, routed)        0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X6Y10          FDSE                                         r  reset_cond/D_stage_q_reg[3]/C





