# compile verilog/system verilog design source files
verilog xil_defaultlib "D:/vivado/Project/ICache/UltraMIPS/ICache.srcs/sources_1/new/defines_cache.v" "D:/vivado/Project/ICache/UltraMIPS/ICache.srcs/sources_1/new/defines.v" --include "../../../../ICache.srcs/sources_1/ip/clk_wiz_0" --include "../../../../ICache.srcs/sources_1/new" \
"../../../../ICache.srcs/sources_1/new/CacheAXI_Interface.v" \
"../../../../ICache.srcs/sim_1/new/CacheAXI_Interface_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
