   1              	 .syntax unified
   2              	 .cpu cortex-m3
   3              	 .fpu softvfp
   4              	 .eabi_attribute 20,1
   5              	 .eabi_attribute 21,1
   6              	 .eabi_attribute 23,3
   7              	 .eabi_attribute 24,1
   8              	 .eabi_attribute 25,1
   9              	 .eabi_attribute 26,1
  10              	 .eabi_attribute 30,1
  11              	 .eabi_attribute 34,1
  12              	 .eabi_attribute 18,4
  13              	 .thumb
  14              	 .file "lpc17xx_i2c.c"
  15              	 .text
  16              	.Ltext0:
  17              	 .cfi_sections .debug_frame
  18              	 .section .text.I2C_getNum,"ax",%progbits
  19              	 .align 2
  20              	 .thumb
  21              	 .thumb_func
  23              	I2C_getNum:
  24              	.LFB55:
  25              	 .file 1 "src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c"
   1:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /**********************************************************************
   2:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * $Id$		lpc17xx_gpio.c				2011-03-31
   3:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** *//**
   4:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * @file		lpc17xx_gpio.c
   5:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * @brief	Contains all functions support for I2C firmware
   6:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * 			library on LPC17xx
   7:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * @version	2.1
   8:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * @date		31. Mar. 2011
   9:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * @author	NXP MCU SW Application Team
  10:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** *
  11:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * Copyright(C) 2010, NXP Semiconductor
  12:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * All rights reserved.
  13:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** *
  14:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** ***********************************************************************
  15:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * Software that is described herein is for illustrative purposes only
  16:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * which provides customers with programming information regarding the
  17:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * products. This software is supplied "AS IS" without any warranties.
  18:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * NXP Semiconductors assumes no responsibility or liability for the
  19:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * use of the software, conveys no license or title under any patent,
  20:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * copyright, or mask work right to the product. NXP Semiconductors
  21:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * reserves the right to make changes in the software without
  22:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * notification. NXP Semiconductors also make no representation or
  23:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * warranty that such application will be suitable for the specified
  24:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** * use without further testing or modification.
  25:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** **********************************************************************/
  26:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  27:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /* Peripheral group ----------------------------------------------------------- */
  28:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /** @addtogroup I2C
  29:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @{
  30:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  */
  31:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  32:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /* Includes ------------------------------------------------------------------- */
  33:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** #include "lpc17xx_i2c.h"
  34:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** #include "lpc17xx_clkpwr.h"
  35:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** #include "lpc17xx_pinsel.h"
  36:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** #include <stdlib.h>
  37:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  38:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  39:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /* If this source file built with example, the LPC17xx FW library configuration
  40:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * file in each example directory ("lpc17xx_libcfg.h") must be included,
  41:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * otherwise the default FW library configuration file must be included instead
  42:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  */
  43:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** #ifdef __BUILD_WITH_EXAMPLE__
  44:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** #include "lpc17xx_libcfg.h"
  45:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** #else
  46:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** #include "lpc17xx_libcfg_default.h"
  47:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** #endif /* __BUILD_WITH_EXAMPLE__ */
  48:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  49:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  50:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** #ifdef _I2C
  51:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  52:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  53:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /* Private Types -------------------------------------------------------------- */
  54:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /** @defgroup I2C_Private_Types I2C Private Types
  55:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @{
  56:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  */
  57:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  58:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /**
  59:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief I2C device configuration structure type
  60:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  */
  61:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** typedef struct
  62:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
  63:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****   uint32_t      txrx_setup; 						/* Transmission setup */
  64:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****   int32_t		dir;								/* Current direction phase, 0 - write, 1 - read */
  65:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** } I2C_CFG_T;
  66:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  67:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /**
  68:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @}
  69:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  */
  70:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  71:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /* Private Variables ---------------------------------------------------------- */
  72:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /**
  73:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief II2C driver data for I2C0, I2C1 and I2C2
  74:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  */
  75:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static I2C_CFG_T i2cdat[3];
  76:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  77:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static uint32_t I2C_MasterComplete[3];
  78:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static uint32_t I2C_SlaveComplete[3];
  79:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  80:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static uint32_t I2C_MonitorBufferIndex;
  81:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  82:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /* Private Functions ---------------------------------------------------------- */
  83:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  84:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /* Get I2C number */
  85:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static int32_t I2C_getNum(LPC_I2C_TypeDef *I2Cx);
  86:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  87:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /* Generate a start condition on I2C bus (in master mode only) */
  88:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static uint32_t I2C_Start (LPC_I2C_TypeDef *I2Cx);
  89:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  90:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /* Generate a stop condition on I2C bus (in master mode only) */
  91:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static void I2C_Stop (LPC_I2C_TypeDef *I2Cx);
  92:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  93:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /* I2C send byte subroutine */
  94:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static uint32_t I2C_SendByte (LPC_I2C_TypeDef *I2Cx, uint8_t databyte);
  95:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  96:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /* I2C get byte subroutine */
  97:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static uint32_t I2C_GetByte (LPC_I2C_TypeDef *I2Cx, uint8_t *retdat, Bool ack);
  98:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
  99:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /* I2C set clock (hz) */
 100:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static void I2C_SetClock (LPC_I2C_TypeDef *I2Cx, uint32_t target_clock);
 101:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 102:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*--------------------------------------------------------------------------------*/
 103:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /********************************************************************//**
 104:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief		Convert from I2C peripheral to number
 105:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx: I2C peripheral selected, should be:
 106:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C0
 107:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
 108:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
 109:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		I2C number, could be: 0..2
 110:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *********************************************************************/
 111:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static int32_t I2C_getNum(LPC_I2C_TypeDef *I2Cx){
  26              	 .loc 1 111 0
  27              	 .cfi_startproc
  28              	 
  29              	 
  30              	 
  31              	.LVL0:
 112:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (I2Cx == LPC_I2C0) {
  32              	 .loc 1 112 0
  33 0000 4FF44043 	 mov r3,#49152
  34 0004 C4F20103 	 movt r3,16385
  35 0008 9842     	 cmp r0,r3
  36 000a 0FD0     	 beq .L3
 113:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return (0);
 114:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	} else if (I2Cx == LPC_I2C1) {
  37              	 .loc 1 114 0
  38 000c 4FF44043 	 mov r3,#49152
  39 0010 C4F20503 	 movt r3,16389
  40 0014 9842     	 cmp r0,r3
  41 0016 0CD0     	 beq .L4
 115:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return (1);
 116:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	} else if (I2Cx == LPC_I2C2) {
  42              	 .loc 1 116 0
  43 0018 4FF00003 	 mov r3,#0
  44 001c C4F20A03 	 movt r3,16394
 117:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return (2);
  45              	 .loc 1 117 0
  46 0020 9842     	 cmp r0,r3
  47 0022 14BF     	 ite ne
  48 0024 4FF0FF30 	 movne r0,#-1
  49 0028 0220     	 moveq r0,#2
  50              	.LVL1:
  51 002a 7047     	 bx lr
  52              	.LVL2:
  53              	.L3:
 113:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return (0);
  54              	 .loc 1 113 0
  55 002c 4FF00000 	 mov r0,#0
  56              	.LVL3:
  57 0030 7047     	 bx lr
  58              	.LVL4:
  59              	.L4:
 115:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return (1);
  60              	 .loc 1 115 0
  61 0032 4FF00100 	 mov r0,#1
  62              	.LVL5:
 118:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 119:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	return (-1);
 120:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
  63              	 .loc 1 120 0
  64 0036 7047     	 bx lr
  65              	 .cfi_endproc
  66              	.LFE55:
  68              	 .section .text.I2C_Start,"ax",%progbits
  69              	 .align 2
  70              	 .thumb
  71              	 .thumb_func
  73              	I2C_Start:
  74              	.LFB56:
 121:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 122:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /********************************************************************//**
 123:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief		Generate a start condition on I2C bus (in master mode only)
 124:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx: I2C peripheral selected, should be:
 125:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C0
 126:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
 127:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
 128:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		value of I2C status register after generate a start condition
 129:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *********************************************************************/
 130:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static uint32_t I2C_Start (LPC_I2C_TypeDef *I2Cx)
 131:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
  75              	 .loc 1 131 0
  76              	 .cfi_startproc
  77              	 
  78              	 
  79              	 
  80              	.LVL6:
 132:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2Cx->I2CONSET = I2C_I2CONSET_STA;
  81              	 .loc 1 132 0
  82 0000 4FF02003 	 mov r3,#32
  83 0004 0360     	 str r3,[r0,#0]
 133:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
  84              	 .loc 1 133 0
  85 0006 4FF00803 	 mov r3,#8
  86 000a 8361     	 str r3,[r0,#24]
  87              	.L7:
 134:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 135:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	// Wait for complete
 136:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	while (!(I2Cx->I2CONSET & I2C_I2CONSET_SI));
  88              	 .loc 1 136 0 discriminator 1
  89 000c 0368     	 ldr r3,[r0,#0]
  90 000e 13F0080F 	 tst r3,#8
  91 0012 FBD0     	 beq .L7
 137:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2Cx->I2CONCLR = I2C_I2CONCLR_STAC;
  92              	 .loc 1 137 0
  93 0014 4FF02003 	 mov r3,#32
  94 0018 8361     	 str r3,[r0,#24]
 138:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	return (I2Cx->I2STAT & I2C_STAT_CODE_BITMASK);
  95              	 .loc 1 138 0
  96 001a 4068     	 ldr r0,[r0,#4]
  97              	.LVL7:
 139:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
  98              	 .loc 1 139 0
  99 001c 00F0F800 	 and r0,r0,#248
 100 0020 7047     	 bx lr
 101              	 .cfi_endproc
 102              	.LFE56:
 104 0022 00BF     	 .section .text.I2C_Stop,"ax",%progbits
 105              	 .align 2
 106              	 .thumb
 107              	 .thumb_func
 109              	I2C_Stop:
 110              	.LFB57:
 140:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 141:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /********************************************************************//**
 142:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief		Generate a stop condition on I2C bus (in master mode only)
 143:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx: I2C peripheral selected, should be:
 144:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C0
 145:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
 146:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
 147:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		None
 148:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *********************************************************************/
 149:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static void I2C_Stop (LPC_I2C_TypeDef *I2Cx)
 150:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 111              	 .loc 1 150 0
 112              	 .cfi_startproc
 113              	 
 114              	 
 115              	 
 116              	.LVL8:
 151:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 152:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* Make sure start bit is not active */
 153:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (I2Cx->I2CONSET & I2C_I2CONSET_STA)
 117              	 .loc 1 153 0
 118 0000 0368     	 ldr r3,[r0,#0]
 119 0002 13F0200F 	 tst r3,#32
 154:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 155:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_STAC;
 120              	 .loc 1 155 0
 121 0006 1CBF     	 itt ne
 122 0008 2023     	 movne r3,#32
 123 000a 8361     	 strne r3,[r0,#24]
 156:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 157:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2Cx->I2CONSET = I2C_I2CONSET_STO;
 124              	 .loc 1 157 0
 125 000c 4FF01003 	 mov r3,#16
 126 0010 0360     	 str r3,[r0,#0]
 158:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 127              	 .loc 1 158 0
 128 0012 4FF00803 	 mov r3,#8
 129 0016 8361     	 str r3,[r0,#24]
 159:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 130              	 .loc 1 159 0
 131 0018 7047     	 bx lr
 132              	 .cfi_endproc
 133              	.LFE57:
 135 001a 00BF     	 .section .text.I2C_SendByte,"ax",%progbits
 136              	 .align 2
 137              	 .thumb
 138              	 .thumb_func
 140              	I2C_SendByte:
 141              	.LFB58:
 160:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 161:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /********************************************************************//**
 162:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief		Send a byte
 163:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx: I2C peripheral selected, should be:
 164:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C0
 165:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
 166:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
 167:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	databyte: number of byte
 168:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		value of I2C status register after sending
 169:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *********************************************************************/
 170:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static uint32_t I2C_SendByte (LPC_I2C_TypeDef *I2Cx, uint8_t databyte)
 171:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 142              	 .loc 1 171 0
 143              	 .cfi_startproc
 144              	 
 145              	 
 146              	 
 147              	.LVL9:
 172:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* Make sure start bit is not active */
 173:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (I2Cx->I2CONSET & I2C_I2CONSET_STA)
 148              	 .loc 1 173 0
 149 0000 0368     	 ldr r3,[r0,#0]
 150 0002 13F0200F 	 tst r3,#32
 174:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 175:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_STAC;
 151              	 .loc 1 175 0
 152 0006 1CBF     	 itt ne
 153 0008 2023     	 movne r3,#32
 154 000a 8361     	 strne r3,[r0,#24]
 176:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 177:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2Cx->I2DAT = databyte & I2C_I2DAT_BITMASK;
 155              	 .loc 1 177 0
 156 000c 8160     	 str r1,[r0,#8]
 178:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 157              	 .loc 1 178 0
 158 000e 4FF00803 	 mov r3,#8
 159 0012 8361     	 str r3,[r0,#24]
 160              	.L13:
 179:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 180:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	while (!(I2Cx->I2CONSET & I2C_I2CONSET_SI));
 161              	 .loc 1 180 0 discriminator 1
 162 0014 0368     	 ldr r3,[r0,#0]
 163 0016 13F0080F 	 tst r3,#8
 164 001a FBD0     	 beq .L13
 181:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	return (I2Cx->I2STAT & I2C_STAT_CODE_BITMASK);
 165              	 .loc 1 181 0
 166 001c 4068     	 ldr r0,[r0,#4]
 167              	.LVL10:
 182:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 168              	 .loc 1 182 0
 169 001e 00F0F800 	 and r0,r0,#248
 170 0022 7047     	 bx lr
 171              	 .cfi_endproc
 172              	.LFE58:
 174              	 .section .text.I2C_GetByte,"ax",%progbits
 175              	 .align 2
 176              	 .thumb
 177              	 .thumb_func
 179              	I2C_GetByte:
 180              	.LFB59:
 183:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 184:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /********************************************************************//**
 185:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief		Get a byte
 186:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx: I2C peripheral selected, should be:
 187:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C0
 188:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
 189:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
 190:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[out]	retdat	pointer to return data
 191:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	ack		assert acknowledge or not, should be: TRUE/FALSE
 192:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		value of I2C status register after sending
 193:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *********************************************************************/
 194:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static uint32_t I2C_GetByte (LPC_I2C_TypeDef *I2Cx, uint8_t *retdat, Bool ack)
 195:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 181              	 .loc 1 195 0
 182              	 .cfi_startproc
 183              	 
 184              	 
 185              	 
 186              	.LVL11:
 196:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (ack == TRUE)
 187              	 .loc 1 196 0
 188 0000 012A     	 cmp r2,#1
 197:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 198:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONSET = I2C_I2CONSET_AA;
 189              	 .loc 1 198 0
 190 0002 4FF00403 	 mov r3,#4
 191 0006 0CBF     	 ite eq
 192 0008 0360     	 streq r3,[r0,#0]
 199:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 200:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else
 201:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 202:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_AAC;
 193              	 .loc 1 202 0
 194 000a 8361     	 strne r3,[r0,#24]
 203:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 204:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 195              	 .loc 1 204 0
 196 000c 4FF00803 	 mov r3,#8
 197 0010 8361     	 str r3,[r0,#24]
 198              	.L18:
 205:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 206:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	while (!(I2Cx->I2CONSET & I2C_I2CONSET_SI));
 199              	 .loc 1 206 0 discriminator 1
 200 0012 0368     	 ldr r3,[r0,#0]
 201 0014 13F0080F 	 tst r3,#8
 202 0018 FBD0     	 beq .L18
 207:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	*retdat = (uint8_t) (I2Cx->I2DAT & I2C_I2DAT_BITMASK);
 203              	 .loc 1 207 0
 204 001a 8368     	 ldr r3,[r0,#8]
 205 001c 0B70     	 strb r3,[r1,#0]
 208:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	return (I2Cx->I2STAT & I2C_STAT_CODE_BITMASK);
 206              	 .loc 1 208 0
 207 001e 4068     	 ldr r0,[r0,#4]
 208              	.LVL12:
 209:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 209              	 .loc 1 209 0
 210 0020 00F0F800 	 and r0,r0,#248
 211 0024 7047     	 bx lr
 212              	 .cfi_endproc
 213              	.LFE59:
 215 0026 00BF     	 .section .text.I2C_Init,"ax",%progbits
 216              	 .align 2
 217              	 .global I2C_Init
 218              	 .thumb
 219              	 .thumb_func
 221              	I2C_Init:
 222              	.LFB61:
 210:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 211:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*********************************************************************//**
 212:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief 		Setup clock rate for I2C peripheral
 213:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in] 	I2Cx	I2C peripheral selected, should be:
 214:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C0
 215:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
 216:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
 217:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	target_clock : clock of SSP (Hz)
 218:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		None
 219:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  ***********************************************************************/
 220:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** static void I2C_SetClock (LPC_I2C_TypeDef *I2Cx, uint32_t target_clock)
 221:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 222:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	uint32_t temp;
 223:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 224:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	CHECK_PARAM(PARAM_I2Cx(I2Cx));
 225:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 226:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	// Get PCLK of I2C controller
 227:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (I2Cx == LPC_I2C0)
 228:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 229:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		temp = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_I2C0) / target_clock;
 230:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 231:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else if (I2Cx == LPC_I2C1)
 232:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 233:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		temp = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_I2C1) / target_clock;
 234:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 235:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else if (I2Cx == LPC_I2C2)
 236:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 237:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		temp = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_I2C2) / target_clock;
 238:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 239:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 240:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* Set the I2C clock value to register */
 241:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2Cx->I2SCLH = (uint32_t)(temp / 2);
 242:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2Cx->I2SCLL = (uint32_t)(temp - I2Cx->I2SCLH);
 243:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 244:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /* End of Private Functions --------------------------------------------------- */
 245:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 246:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 247:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /* Public Functions ----------------------------------------------------------- */
 248:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /** @addtogroup I2C_Public_Functions
 249:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @{
 250:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  */
 251:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 252:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /********************************************************************//**
 253:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief		Initializes the I2Cx peripheral with specified parameter.
 254:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx	I2C peripheral selected, should be
 255:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C0
 256:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
 257:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
 258:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	clockrate Target clock rate value to initialized I2C
 259:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				peripheral (Hz)
 260:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		None
 261:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *********************************************************************/
 262:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** void I2C_Init(LPC_I2C_TypeDef *I2Cx, uint32_t clockrate)
 263:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 223              	 .loc 1 263 0
 224              	 .cfi_startproc
 225              	 
 226              	 
 227              	.LVL13:
 228 0000 F8B5     	 push {r3,r4,r5,r6,r7,lr}
 229              	.LCFI0:
 230              	 .cfi_def_cfa_offset 24
 231              	 .cfi_offset 14,-4
 232              	 .cfi_offset 7,-8
 233              	 .cfi_offset 6,-12
 234              	 .cfi_offset 5,-16
 235              	 .cfi_offset 4,-20
 236              	 .cfi_offset 3,-24
 237 0002 0446     	 mov r4,r0
 238 0004 0E46     	 mov r6,r1
 264:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	CHECK_PARAM(PARAM_I2Cx(I2Cx));
 239              	 .loc 1 264 0
 240 0006 4FF44043 	 mov r3,#49152
 241 000a C4F20103 	 movt r3,16385
 242 000e 4FF44045 	 mov r5,#49152
 243 0012 C4F20505 	 movt r5,16389
 244 0016 451B     	 subs r5,r0,r5
 245 0018 18BF     	 it ne
 246 001a 0125     	 movne r5,#1
 247 001c 9842     	 cmp r0,r3
 248 001e 0CBF     	 ite eq
 249 0020 0025     	 moveq r5,#0
 250 0022 05F00105 	 andne r5,r5,#1
 251 0026 6DB1     	 cbz r5,.L21
 252              	 .loc 1 264 0 is_stmt 0 discriminator 1
 253 0028 4FF00003 	 mov r3,#0
 254 002c C4F20A03 	 movt r3,16394
 255 0030 9842     	 cmp r0,r3
 256 0032 2DD0     	 beq .L22
 257              	 .loc 1 264 0 discriminator 2
 258 0034 40F20000 	 movw r0,#:lower16:.LC0
 259              	.LVL14:
 260 0038 C0F20000 	 movt r0,#:upper16:.LC0
 261 003c 4FF48471 	 mov r1,#264
 262              	.LVL15:
 263 0040 FFF7FEFF 	 bl check_failed
 264              	.L21:
 265:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 266:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (I2Cx==LPC_I2C0)
 265              	 .loc 1 266 0 is_stmt 1
 266 0044 4FF44043 	 mov r3,#49152
 267 0048 C4F20103 	 movt r3,16385
 268 004c 9C42     	 cmp r4,r3
 269 004e 0CD1     	 bne .L23
 267:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 268:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Set up clock and power for I2C0 module */
 269:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCI2C0, ENABLE);
 270              	 .loc 1 269 0
 271 0050 4FF08000 	 mov r0,#128
 272 0054 4FF00101 	 mov r1,#1
 273 0058 FFF7FEFF 	 bl CLKPWR_ConfigPPWR
 270:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* As default, peripheral clock for I2C0 module
 271:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		 * is set to FCCLK / 2 */
 272:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		CLKPWR_SetPCLKDiv(CLKPWR_PCLKSEL_I2C0, CLKPWR_PCLKSEL_CCLK_DIV_2);
 274              	 .loc 1 272 0
 275 005c 4FF00E00 	 mov r0,#14
 276 0060 4FF00201 	 mov r1,#2
 277 0064 FFF7FEFF 	 bl CLKPWR_SetPCLKDiv
 278 0068 24E0     	 b .L24
 279              	.L23:
 273:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 274:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else if (I2Cx==LPC_I2C1)
 280              	 .loc 1 274 0
 281 006a 4FF44043 	 mov r3,#49152
 282 006e C4F20503 	 movt r3,16389
 283 0072 9C42     	 cmp r4,r3
 284 0074 0CD1     	 bne .L22
 275:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 276:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Set up clock and power for I2C1 module */
 277:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCI2C1, ENABLE);
 285              	 .loc 1 277 0
 286 0076 4FF40020 	 mov r0,#524288
 287 007a 4FF00101 	 mov r1,#1
 288 007e FFF7FEFF 	 bl CLKPWR_ConfigPPWR
 278:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* As default, peripheral clock for I2C1 module
 279:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		 * is set to FCCLK / 2 */
 280:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		CLKPWR_SetPCLKDiv(CLKPWR_PCLKSEL_I2C1, CLKPWR_PCLKSEL_CCLK_DIV_2);
 289              	 .loc 1 280 0
 290 0082 4FF02600 	 mov r0,#38
 291 0086 4FF00201 	 mov r1,#2
 292 008a FFF7FEFF 	 bl CLKPWR_SetPCLKDiv
 293 008e 11E0     	 b .L24
 294              	.L22:
 281:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 282:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else if (I2Cx==LPC_I2C2)
 295              	 .loc 1 282 0
 296 0090 4FF00003 	 mov r3,#0
 297 0094 C4F20A03 	 movt r3,16394
 298 0098 9C42     	 cmp r4,r3
 299 009a 49D1     	 bne .L20
 283:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 284:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Set up clock and power for I2C2 module */
 285:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCI2C2, ENABLE);
 300              	 .loc 1 285 0
 301 009c 4FF08060 	 mov r0,#67108864
 302 00a0 4FF00101 	 mov r1,#1
 303 00a4 FFF7FEFF 	 bl CLKPWR_ConfigPPWR
 286:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* As default, peripheral clock for I2C2 module
 287:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		 * is set to FCCLK / 2 */
 288:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		CLKPWR_SetPCLKDiv(CLKPWR_PCLKSEL_I2C2, CLKPWR_PCLKSEL_CCLK_DIV_2);
 304              	 .loc 1 288 0
 305 00a8 4FF03400 	 mov r0,#52
 306 00ac 4FF00201 	 mov r1,#2
 307 00b0 FFF7FEFF 	 bl CLKPWR_SetPCLKDiv
 308              	.L24:
 309              	.LVL16:
 310              	.LBB16:
 311              	.LBB17:
 224:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	CHECK_PARAM(PARAM_I2Cx(I2Cx));
 312              	 .loc 1 224 0
 313 00b4 6DB1     	 cbz r5,.L26
 314 00b6 4FF00003 	 mov r3,#0
 315 00ba C4F20A03 	 movt r3,16394
 316 00be 9C42     	 cmp r4,r3
 317 00c0 21D0     	 beq .L27
 318 00c2 40F20000 	 movw r0,#:lower16:.LC0
 319 00c6 C0F20000 	 movt r0,#:upper16:.LC0
 320 00ca 4FF0E001 	 mov r1,#224
 321 00ce FFF7FEFF 	 bl check_failed
 322              	.L26:
 227:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (I2Cx == LPC_I2C0)
 323              	 .loc 1 227 0
 324 00d2 4FF44043 	 mov r3,#49152
 325 00d6 C4F20103 	 movt r3,16385
 326 00da 9C42     	 cmp r4,r3
 327 00dc 06D1     	 bne .L28
 229:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		temp = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_I2C0) / target_clock;
 328              	 .loc 1 229 0
 329 00de 4FF00E00 	 mov r0,#14
 330 00e2 FFF7FEFF 	 bl CLKPWR_GetPCLK
 331 00e6 B0FBF6F7 	 udiv r7,r0,r6
 332              	.LVL17:
 333 00ea 18E0     	 b .L29
 334              	.LVL18:
 335              	.L28:
 231:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else if (I2Cx == LPC_I2C1)
 336              	 .loc 1 231 0
 337 00ec 4FF44043 	 mov r3,#49152
 338 00f0 C4F20503 	 movt r3,16389
 339 00f4 9C42     	 cmp r4,r3
 340 00f6 06D1     	 bne .L27
 233:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		temp = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_I2C1) / target_clock;
 341              	 .loc 1 233 0
 342 00f8 4FF02600 	 mov r0,#38
 343 00fc FFF7FEFF 	 bl CLKPWR_GetPCLK
 344 0100 B0FBF6F7 	 udiv r7,r0,r6
 345              	.LVL19:
 346 0104 0BE0     	 b .L29
 347              	.LVL20:
 348              	.L27:
 235:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else if (I2Cx == LPC_I2C2)
 349              	 .loc 1 235 0
 350 0106 4FF00003 	 mov r3,#0
 351 010a C4F20A03 	 movt r3,16394
 352 010e 9C42     	 cmp r4,r3
 353 0110 05D1     	 bne .L29
 237:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		temp = CLKPWR_GetPCLK (CLKPWR_PCLKSEL_I2C2) / target_clock;
 354              	 .loc 1 237 0
 355 0112 4FF03400 	 mov r0,#52
 356 0116 FFF7FEFF 	 bl CLKPWR_GetPCLK
 357 011a B0FBF6F7 	 udiv r7,r0,r6
 358              	.LVL21:
 359              	.L29:
 241:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2Cx->I2SCLH = (uint32_t)(temp / 2);
 360              	 .loc 1 241 0
 361 011e 4FEA5703 	 lsr r3,r7,#1
 362 0122 2361     	 str r3,[r4,#16]
 242:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2Cx->I2SCLL = (uint32_t)(temp - I2Cx->I2SCLH);
 363              	 .loc 1 242 0
 364 0124 2369     	 ldr r3,[r4,#16]
 365 0126 FF1A     	 subs r7,r7,r3
 366              	.LVL22:
 367 0128 6761     	 str r7,[r4,#20]
 368              	.LBE17:
 369              	.LBE16:
 289:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 290:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else {
 291:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// Up-Support this device
 292:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return;
 293:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 294:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 295:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****     /* Set clock rate */
 296:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****     I2C_SetClock(I2Cx, clockrate);
 297:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****     /* Set I2C operation to default */
 298:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****     I2Cx->I2CONCLR = (I2C_I2CONCLR_AAC | I2C_I2CONCLR_STAC | I2C_I2CONCLR_I2ENC);
 370              	 .loc 1 298 0
 371 012a 4FF06403 	 mov r3,#100
 372 012e A361     	 str r3,[r4,#24]
 373              	.LVL23:
 374              	.L20:
 375 0130 F8BD     	 pop {r3,r4,r5,r6,r7,pc}
 376              	 .cfi_endproc
 377              	.LFE61:
 379 0132 00BF     	 .section .text.I2C_DeInit,"ax",%progbits
 380              	 .align 2
 381              	 .global I2C_DeInit
 382              	 .thumb
 383              	 .thumb_func
 385              	I2C_DeInit:
 386              	.LFB62:
 299:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 300:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 301:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*********************************************************************//**
 302:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief		De-initializes the I2C peripheral registers to their
 303:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *                  default reset values.
 304:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx	I2C peripheral selected, should be
 305:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *  			- LPC_I2C0
 306:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
 307:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
 308:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		None
 309:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  **********************************************************************/
 310:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** void I2C_DeInit(LPC_I2C_TypeDef* I2Cx)
 311:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 387              	 .loc 1 311 0
 388              	 .cfi_startproc
 389              	 
 390              	 
 391              	.LVL24:
 392 0000 10B5     	 push {r4,lr}
 393              	.LCFI1:
 394              	 .cfi_def_cfa_offset 8
 395              	 .cfi_offset 14,-4
 396              	 .cfi_offset 4,-8
 397 0002 0446     	 mov r4,r0
 312:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	CHECK_PARAM(PARAM_I2Cx(I2Cx));
 398              	 .loc 1 312 0
 399 0004 4FF44043 	 mov r3,#49152
 400 0008 C4F20103 	 movt r3,16385
 401 000c 4FF44042 	 mov r2,#49152
 402 0010 C4F20502 	 movt r2,16389
 403 0014 821A     	 subs r2,r0,r2
 404 0016 18BF     	 it ne
 405 0018 0122     	 movne r2,#1
 406 001a 9842     	 cmp r0,r3
 407 001c 0CBF     	 ite eq
 408 001e 0023     	 moveq r3,#0
 409 0020 02F00103 	 andne r3,r2,#1
 410 0024 6BB1     	 cbz r3,.L31
 411              	 .loc 1 312 0 is_stmt 0 discriminator 1
 412 0026 4FF00003 	 mov r3,#0
 413 002a C4F20A03 	 movt r3,16394
 414 002e 9842     	 cmp r0,r3
 415 0030 31D0     	 beq .L32
 416              	 .loc 1 312 0 discriminator 2
 417 0032 40F20000 	 movw r0,#:lower16:.LC0
 418              	.LVL25:
 419 0036 C0F20000 	 movt r0,#:upper16:.LC0
 420 003a 4FF49C71 	 mov r1,#312
 421 003e FFF7FEFF 	 bl check_failed
 422              	.L31:
 313:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 314:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* Disable I2C control */
 315:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2Cx->I2CONCLR = I2C_I2CONCLR_I2ENC;
 423              	 .loc 1 315 0 is_stmt 1
 424 0042 4FF04003 	 mov r3,#64
 425 0046 A361     	 str r3,[r4,#24]
 316:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 317:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (I2Cx==LPC_I2C0)
 426              	 .loc 1 317 0
 427 0048 4FF44043 	 mov r3,#49152
 428 004c C4F20103 	 movt r3,16385
 429 0050 9C42     	 cmp r4,r3
 430 0052 06D1     	 bne .L33
 318:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 319:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Disable power for I2C0 module */
 320:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCI2C0, DISABLE);
 431              	 .loc 1 320 0
 432 0054 4FF08000 	 mov r0,#128
 433 0058 4FF00001 	 mov r1,#0
 434 005c FFF7FEFF 	 bl CLKPWR_ConfigPPWR
 435 0060 10BD     	 pop {r4,pc}
 436              	.L33:
 321:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 322:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else if (I2Cx==LPC_I2C1)
 437              	 .loc 1 322 0
 438 0062 4FF44043 	 mov r3,#49152
 439 0066 C4F20503 	 movt r3,16389
 440 006a 9C42     	 cmp r4,r3
 441 006c 06D1     	 bne .L35
 323:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 324:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Disable power for I2C1 module */
 325:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCI2C1, DISABLE);
 442              	 .loc 1 325 0
 443 006e 4FF40020 	 mov r0,#524288
 444 0072 4FF00001 	 mov r1,#0
 445 0076 FFF7FEFF 	 bl CLKPWR_ConfigPPWR
 446 007a 10BD     	 pop {r4,pc}
 447              	.L35:
 326:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 327:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else if (I2Cx==LPC_I2C2)
 448              	 .loc 1 327 0
 449 007c 4FF00003 	 mov r3,#0
 450 0080 C4F20A03 	 movt r3,16394
 451 0084 9C42     	 cmp r4,r3
 452 0086 0ED1     	 bne .L30
 328:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 329:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Disable power for I2C2 module */
 330:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		CLKPWR_ConfigPPWR (CLKPWR_PCONP_PCI2C2, DISABLE);
 453              	 .loc 1 330 0
 454 0088 4FF08060 	 mov r0,#67108864
 455 008c 4FF00001 	 mov r1,#0
 456 0090 FFF7FEFF 	 bl CLKPWR_ConfigPPWR
 457 0094 10BD     	 pop {r4,pc}
 458              	.L32:
 315:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2Cx->I2CONCLR = I2C_I2CONCLR_I2ENC;
 459              	 .loc 1 315 0
 460 0096 4FF00003 	 mov r3,#0
 461 009a C4F20A03 	 movt r3,16394
 462 009e 4FF04002 	 mov r2,#64
 463 00a2 9A61     	 str r2,[r3,#24]
 464 00a4 EAE7     	 b .L35
 465              	.L30:
 466 00a6 10BD     	 pop {r4,pc}
 467              	 .cfi_endproc
 468              	.LFE62:
 470              	 .section .text.I2C_Cmd,"ax",%progbits
 471              	 .align 2
 472              	 .global I2C_Cmd
 473              	 .thumb
 474              	 .thumb_func
 476              	I2C_Cmd:
 477              	.LFB63:
 331:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 332:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 333:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 334:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*********************************************************************//**
 335:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief		Enable or disable I2C peripheral's operation
 336:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx I2C peripheral selected, should be
 337:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *  			- LPC_I2C0
 338:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
 339:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
 340:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	NewState New State of I2Cx peripheral's operation
 341:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		none
 342:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  **********************************************************************/
 343:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** void I2C_Cmd(LPC_I2C_TypeDef* I2Cx, FunctionalState NewState)
 344:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 478              	 .loc 1 344 0
 479              	 .cfi_startproc
 480              	 
 481              	 
 482              	.LVL26:
 483 0000 38B5     	 push {r3,r4,r5,lr}
 484              	.LCFI2:
 485              	 .cfi_def_cfa_offset 16
 486              	 .cfi_offset 14,-4
 487              	 .cfi_offset 5,-8
 488              	 .cfi_offset 4,-12
 489              	 .cfi_offset 3,-16
 490 0002 0446     	 mov r4,r0
 491 0004 0D46     	 mov r5,r1
 345:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 492              	 .loc 1 345 0
 493 0006 0129     	 cmp r1,#1
 494 0008 07D9     	 bls .L37
 495              	 .loc 1 345 0 is_stmt 0 discriminator 1
 496 000a 40F20000 	 movw r0,#:lower16:.LC0
 497              	.LVL27:
 498 000e C0F20000 	 movt r0,#:upper16:.LC0
 499 0012 40F25911 	 movw r1,#345
 500              	.LVL28:
 501 0016 FFF7FEFF 	 bl check_failed
 502              	.L37:
 346:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	CHECK_PARAM(PARAM_I2Cx(I2Cx));
 503              	 .loc 1 346 0 is_stmt 1
 504 001a 4FF44043 	 mov r3,#49152
 505 001e C4F20103 	 movt r3,16385
 506 0022 4FF44042 	 mov r2,#49152
 507 0026 C4F20502 	 movt r2,16389
 508 002a A21A     	 subs r2,r4,r2
 509 002c 18BF     	 it ne
 510 002e 0122     	 movne r2,#1
 511 0030 9C42     	 cmp r4,r3
 512 0032 0CBF     	 ite eq
 513 0034 0023     	 moveq r3,#0
 514 0036 02F00103 	 andne r3,r2,#1
 515 003a 6BB1     	 cbz r3,.L38
 516              	 .loc 1 346 0 is_stmt 0 discriminator 1
 517 003c 4FF00003 	 mov r3,#0
 518 0040 C4F20A03 	 movt r3,16394
 519 0044 9C42     	 cmp r4,r3
 520 0046 07D0     	 beq .L38
 521              	 .loc 1 346 0 discriminator 2
 522 0048 40F20000 	 movw r0,#:lower16:.LC0
 523 004c C0F20000 	 movt r0,#:upper16:.LC0
 524 0050 4FF4AD71 	 mov r1,#346
 525 0054 FFF7FEFF 	 bl check_failed
 526              	.L38:
 347:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 348:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (NewState == ENABLE)
 527              	 .loc 1 348 0 is_stmt 1
 528 0058 012D     	 cmp r5,#1
 349:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 350:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONSET = I2C_I2CONSET_I2EN;
 529              	 .loc 1 350 0
 530 005a 4FF04003 	 mov r3,#64
 531 005e 0CBF     	 ite eq
 532 0060 2360     	 streq r3,[r4,#0]
 351:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 352:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else
 353:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 354:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_I2ENC;
 533              	 .loc 1 354 0
 534 0062 A361     	 strne r3,[r4,#24]
 535 0064 38BD     	 pop {r3,r4,r5,pc}
 536              	 .cfi_endproc
 537              	.LFE63:
 539 0066 00BF     	 .section .text.I2C_IntCmd,"ax",%progbits
 540              	 .align 2
 541              	 .global I2C_IntCmd
 542              	 .thumb
 543              	 .thumb_func
 545              	I2C_IntCmd:
 546              	.LFB64:
 355:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 356:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 357:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 358:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*********************************************************************//**
 359:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief 		Enable/Disable interrupt for I2C peripheral
 360:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx	I2C peripheral selected, should be:
 361:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C0
 362:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
 363:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
 364:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	NewState	New State of I2C peripheral interrupt in NVIC core
 365:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				should be:
 366:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- ENABLE: enable interrupt for this I2C peripheral
 367:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- DISABLE: disable interrupt for this I2C peripheral
 368:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		None
 369:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  **********************************************************************/
 370:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** void I2C_IntCmd (LPC_I2C_TypeDef *I2Cx, Bool NewState)
 371:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 547              	 .loc 1 371 0
 548              	 .cfi_startproc
 549              	 
 550              	 
 551              	 
 552              	.LVL29:
 372:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (NewState)
 553              	 .loc 1 372 0
 554 0000 0029     	 cmp r1,#0
 555 0002 29D0     	 beq .L42
 373:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 374:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		if(I2Cx == LPC_I2C0)
 556              	 .loc 1 374 0
 557 0004 4FF44043 	 mov r3,#49152
 558 0008 C4F20103 	 movt r3,16385
 559 000c 9842     	 cmp r0,r3
 560 000e 07D1     	 bne .L43
 561              	.LVL30:
 562              	.LBB18:
 563              	.LBB19:
 564              	 .file 2 "src/MightyBoard/Motherboard/system/core_cm3.h"
   1:src/MightyBoard/Motherboard/system/core_cm3.h **** /**************************************************************************//**
   2:src/MightyBoard/Motherboard/system/core_cm3.h ****  * @file     core_cm3.h
   3:src/MightyBoard/Motherboard/system/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:src/MightyBoard/Motherboard/system/core_cm3.h ****  * @version  V2.01
   5:src/MightyBoard/Motherboard/system/core_cm3.h ****  * @date     06. December 2010
   6:src/MightyBoard/Motherboard/system/core_cm3.h ****  *
   7:src/MightyBoard/Motherboard/system/core_cm3.h ****  * @note
   8:src/MightyBoard/Motherboard/system/core_cm3.h ****  * Copyright (C) 2009-2010 ARM Limited. All rights reserved.
   9:src/MightyBoard/Motherboard/system/core_cm3.h ****  *
  10:src/MightyBoard/Motherboard/system/core_cm3.h ****  * @par
  11:src/MightyBoard/Motherboard/system/core_cm3.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:src/MightyBoard/Motherboard/system/core_cm3.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:src/MightyBoard/Motherboard/system/core_cm3.h ****  * within development tools that are supporting such ARM based processors.
  14:src/MightyBoard/Motherboard/system/core_cm3.h ****  *
  15:src/MightyBoard/Motherboard/system/core_cm3.h ****  * @par
  16:src/MightyBoard/Motherboard/system/core_cm3.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:src/MightyBoard/Motherboard/system/core_cm3.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:src/MightyBoard/Motherboard/system/core_cm3.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:src/MightyBoard/Motherboard/system/core_cm3.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:src/MightyBoard/Motherboard/system/core_cm3.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:src/MightyBoard/Motherboard/system/core_cm3.h ****  *
  22:src/MightyBoard/Motherboard/system/core_cm3.h ****  ******************************************************************************/
  23:src/MightyBoard/Motherboard/system/core_cm3.h **** #if defined ( __ICCARM__ )
  24:src/MightyBoard/Motherboard/system/core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:src/MightyBoard/Motherboard/system/core_cm3.h **** #endif
  26:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  27:src/MightyBoard/Motherboard/system/core_cm3.h **** #ifdef __cplusplus
  28:src/MightyBoard/Motherboard/system/core_cm3.h ****  extern "C" {
  29:src/MightyBoard/Motherboard/system/core_cm3.h **** #endif
  30:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  31:src/MightyBoard/Motherboard/system/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:src/MightyBoard/Motherboard/system/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  34:src/MightyBoard/Motherboard/system/core_cm3.h **** /**  @ingroup  CMSIS
  35:src/MightyBoard/Motherboard/system/core_cm3.h ****  @addtogroup CMSIS_core_LintCinfiguration CMSIS Core Lint Configuration
  36:src/MightyBoard/Motherboard/system/core_cm3.h ****   List of Lint messages which will be suppressed and not shown:
  37:src/MightyBoard/Motherboard/system/core_cm3.h ****     - not yet checked
  38:src/MightyBoard/Motherboard/system/core_cm3.h ****   .
  39:src/MightyBoard/Motherboard/system/core_cm3.h ****   Note:  To re-enable a Message, insert a space before 'lint' *
  40:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  41:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
  42:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  43:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  44:src/MightyBoard/Motherboard/system/core_cm3.h **** /*******************************************************************************
  45:src/MightyBoard/Motherboard/system/core_cm3.h ****  *                 CMSIS definitions
  46:src/MightyBoard/Motherboard/system/core_cm3.h ****  ******************************************************************************/
  47:src/MightyBoard/Motherboard/system/core_cm3.h **** /** @ingroup  CMSIS
  48:src/MightyBoard/Motherboard/system/core_cm3.h ****  * @addtogroup CMSIS_core_definitions CMSIS Core Definitions
  49:src/MightyBoard/Motherboard/system/core_cm3.h ****   This file defines all structures and symbols for CMSIS core:
  50:src/MightyBoard/Motherboard/system/core_cm3.h ****    - CMSIS version number
  51:src/MightyBoard/Motherboard/system/core_cm3.h ****    - Cortex-M core
  52:src/MightyBoard/Motherboard/system/core_cm3.h ****    - Cortex-M core Revision Number
  53:src/MightyBoard/Motherboard/system/core_cm3.h ****   @{
  54:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
  55:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  56:src/MightyBoard/Motherboard/system/core_cm3.h **** /*  CMSIS CM3 definitions */
  57:src/MightyBoard/Motherboard/system/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  58:src/MightyBoard/Motherboard/system/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x00)                                                       /*!<
  59:src/MightyBoard/Motherboard/system/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!<
  60:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  61:src/MightyBoard/Motherboard/system/core_cm3.h **** #define __CORTEX_M                (0x03)                                                       /*!<
  62:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  63:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  64:src/MightyBoard/Motherboard/system/core_cm3.h **** #if defined ( __CC_ARM   )
  65:src/MightyBoard/Motherboard/system/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  66:src/MightyBoard/Motherboard/system/core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  67:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  68:src/MightyBoard/Motherboard/system/core_cm3.h **** #elif defined ( __ICCARM__ )
  69:src/MightyBoard/Motherboard/system/core_cm3.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  70:src/MightyBoard/Motherboard/system/core_cm3.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  71:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  72:src/MightyBoard/Motherboard/system/core_cm3.h **** #elif defined   (  __GNUC__  )
  73:src/MightyBoard/Motherboard/system/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  74:src/MightyBoard/Motherboard/system/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  75:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  76:src/MightyBoard/Motherboard/system/core_cm3.h **** #elif defined   (  __TASKING__  )
  77:src/MightyBoard/Motherboard/system/core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  78:src/MightyBoard/Motherboard/system/core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  79:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  80:src/MightyBoard/Motherboard/system/core_cm3.h **** #endif
  81:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  82:src/MightyBoard/Motherboard/system/core_cm3.h **** #include <stdint.h>                      /*!< standard types definitions                      */
  83:src/MightyBoard/Motherboard/system/core_cm3.h **** #include "core_cmInstr.h"                /*!< Core Instruction Access                         */
  84:src/MightyBoard/Motherboard/system/core_cm3.h **** #include "core_cmFunc.h"                 /*!< Core Function Access                            */
  85:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  86:src/MightyBoard/Motherboard/system/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
  87:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  88:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  89:src/MightyBoard/Motherboard/system/core_cm3.h **** #ifndef __CMSIS_GENERIC
  90:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  91:src/MightyBoard/Motherboard/system/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
  92:src/MightyBoard/Motherboard/system/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
  93:src/MightyBoard/Motherboard/system/core_cm3.h **** 
  94:src/MightyBoard/Motherboard/system/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
  95:src/MightyBoard/Motherboard/system/core_cm3.h **** #ifdef __cplusplus
  96:src/MightyBoard/Motherboard/system/core_cm3.h ****   #define     __I     volatile           /*!< defines 'read only' permissions                 */
  97:src/MightyBoard/Motherboard/system/core_cm3.h **** #else
  98:src/MightyBoard/Motherboard/system/core_cm3.h ****   #define     __I     volatile const     /*!< defines 'read only' permissions                 */
  99:src/MightyBoard/Motherboard/system/core_cm3.h **** #endif
 100:src/MightyBoard/Motherboard/system/core_cm3.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 101:src/MightyBoard/Motherboard/system/core_cm3.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 102:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 103:src/MightyBoard/Motherboard/system/core_cm3.h **** /*@} end of group CMSIS_core_definitions */
 104:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 105:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 106:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 107:src/MightyBoard/Motherboard/system/core_cm3.h **** /*******************************************************************************
 108:src/MightyBoard/Motherboard/system/core_cm3.h ****  *                 Register Abstraction
 109:src/MightyBoard/Motherboard/system/core_cm3.h ****  ******************************************************************************/
 110:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 111:src/MightyBoard/Motherboard/system/core_cm3.h **** /** @ingroup  CMSIS
 112:src/MightyBoard/Motherboard/system/core_cm3.h ****  * @addtogroup CMSIS_core_register CMSIS Core Register
 113:src/MightyBoard/Motherboard/system/core_cm3.h ****   Core Register contain:
 114:src/MightyBoard/Motherboard/system/core_cm3.h ****   - Core Register
 115:src/MightyBoard/Motherboard/system/core_cm3.h ****   - Core NVIC Register
 116:src/MightyBoard/Motherboard/system/core_cm3.h ****   - Core SCB Register
 117:src/MightyBoard/Motherboard/system/core_cm3.h ****   - Core SysTick Register
 118:src/MightyBoard/Motherboard/system/core_cm3.h ****   - Core Debug Register
 119:src/MightyBoard/Motherboard/system/core_cm3.h ****   - Core MPU Register
 120:src/MightyBoard/Motherboard/system/core_cm3.h **** */
 121:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 122:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \ingroup  CMSIS_core_register
 123:src/MightyBoard/Motherboard/system/core_cm3.h ****     \defgroup CMSIS_CORE CMSIS Core
 124:src/MightyBoard/Motherboard/system/core_cm3.h ****   Type definitions for the Cortex-M Core Registers
 125:src/MightyBoard/Motherboard/system/core_cm3.h ****   @{
 126:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 127:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 128:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 129:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 130:src/MightyBoard/Motherboard/system/core_cm3.h **** typedef union
 131:src/MightyBoard/Motherboard/system/core_cm3.h **** {
 132:src/MightyBoard/Motherboard/system/core_cm3.h ****   struct
 133:src/MightyBoard/Motherboard/system/core_cm3.h ****   {
 134:src/MightyBoard/Motherboard/system/core_cm3.h **** #if (__CORTEX_M != 0x04)
 135:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 136:src/MightyBoard/Motherboard/system/core_cm3.h **** #else
 137:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 138:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 139:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 140:src/MightyBoard/Motherboard/system/core_cm3.h **** #endif
 141:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 142:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 143:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 144:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 145:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 146:src/MightyBoard/Motherboard/system/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 147:src/MightyBoard/Motherboard/system/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 148:src/MightyBoard/Motherboard/system/core_cm3.h **** } APSR_Type;
 149:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 150:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 151:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 152:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 153:src/MightyBoard/Motherboard/system/core_cm3.h **** typedef union
 154:src/MightyBoard/Motherboard/system/core_cm3.h **** {
 155:src/MightyBoard/Motherboard/system/core_cm3.h ****   struct
 156:src/MightyBoard/Motherboard/system/core_cm3.h ****   {
 157:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 158:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 159:src/MightyBoard/Motherboard/system/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 160:src/MightyBoard/Motherboard/system/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 161:src/MightyBoard/Motherboard/system/core_cm3.h **** } IPSR_Type;
 162:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 163:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 164:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 165:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 166:src/MightyBoard/Motherboard/system/core_cm3.h **** typedef union
 167:src/MightyBoard/Motherboard/system/core_cm3.h **** {
 168:src/MightyBoard/Motherboard/system/core_cm3.h ****   struct
 169:src/MightyBoard/Motherboard/system/core_cm3.h ****   {
 170:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 171:src/MightyBoard/Motherboard/system/core_cm3.h **** #if (__CORTEX_M != 0x04)
 172:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 173:src/MightyBoard/Motherboard/system/core_cm3.h **** #else
 174:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 175:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 176:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 177:src/MightyBoard/Motherboard/system/core_cm3.h **** #endif
 178:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 179:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 180:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 181:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 182:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 183:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 184:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 185:src/MightyBoard/Motherboard/system/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 186:src/MightyBoard/Motherboard/system/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 187:src/MightyBoard/Motherboard/system/core_cm3.h **** } xPSR_Type;
 188:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 189:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 190:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 191:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 192:src/MightyBoard/Motherboard/system/core_cm3.h **** typedef union
 193:src/MightyBoard/Motherboard/system/core_cm3.h **** {
 194:src/MightyBoard/Motherboard/system/core_cm3.h ****   struct
 195:src/MightyBoard/Motherboard/system/core_cm3.h ****   {
 196:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 197:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 198:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 199:src/MightyBoard/Motherboard/system/core_cm3.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 200:src/MightyBoard/Motherboard/system/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 201:src/MightyBoard/Motherboard/system/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 202:src/MightyBoard/Motherboard/system/core_cm3.h **** } CONTROL_Type;
 203:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 204:src/MightyBoard/Motherboard/system/core_cm3.h **** /*@} end of group CMSIS_CORE */
 205:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 206:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 207:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \ingroup  CMSIS_core_register
 208:src/MightyBoard/Motherboard/system/core_cm3.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 209:src/MightyBoard/Motherboard/system/core_cm3.h ****   Type definitions for the Cortex-M NVIC Registers
 210:src/MightyBoard/Motherboard/system/core_cm3.h ****   @{
 211:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 212:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 213:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 214:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 215:src/MightyBoard/Motherboard/system/core_cm3.h **** typedef struct
 216:src/MightyBoard/Motherboard/system/core_cm3.h **** {
 217:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 218:src/MightyBoard/Motherboard/system/core_cm3.h ****        uint32_t RESERVED0[24];
 219:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 220:src/MightyBoard/Motherboard/system/core_cm3.h ****        uint32_t RSERVED1[24];
 221:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 222:src/MightyBoard/Motherboard/system/core_cm3.h ****        uint32_t RESERVED2[24];
 223:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 224:src/MightyBoard/Motherboard/system/core_cm3.h ****        uint32_t RESERVED3[24];
 225:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 226:src/MightyBoard/Motherboard/system/core_cm3.h ****        uint32_t RESERVED4[56];
 227:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 228:src/MightyBoard/Motherboard/system/core_cm3.h ****        uint32_t RESERVED5[644];
 229:src/MightyBoard/Motherboard/system/core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 230:src/MightyBoard/Motherboard/system/core_cm3.h **** }  NVIC_Type;
 231:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 232:src/MightyBoard/Motherboard/system/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 233:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 234:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 235:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \ingroup  CMSIS_core_register
 236:src/MightyBoard/Motherboard/system/core_cm3.h ****     \defgroup CMSIS_SCB CMSIS SCB
 237:src/MightyBoard/Motherboard/system/core_cm3.h ****   Type definitions for the Cortex-M System Control Block Registers
 238:src/MightyBoard/Motherboard/system/core_cm3.h ****   @{
 239:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 240:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 241:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 242:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 243:src/MightyBoard/Motherboard/system/core_cm3.h **** typedef struct
 244:src/MightyBoard/Motherboard/system/core_cm3.h **** {
 245:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPU ID Base Register            
 246:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control State Register
 247:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 248:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt / Reset Co
 249:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 250:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 251:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 252:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 253:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 254:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  Hard Fault Status Register      
 255:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 256:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  Mem Manage Address Register     
 257:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  Bus Fault Address Register      
 258:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 259:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 260:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 261:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 262:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 263:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  ISA Feature Register            
 264:src/MightyBoard/Motherboard/system/core_cm3.h **** } SCB_Type;
 265:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 266:src/MightyBoard/Motherboard/system/core_cm3.h **** /* SCB CPUID Register Definitions */
 267:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 268:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 269:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 270:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 271:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 272:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 273:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 274:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 275:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 276:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 277:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 278:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 279:src/MightyBoard/Motherboard/system/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 280:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 281:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 282:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 283:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 284:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 285:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 286:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 287:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 288:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 289:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 290:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 291:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 292:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 293:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 294:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 295:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 296:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 297:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 298:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 299:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 300:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 301:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 302:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 303:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 304:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 305:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 306:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 307:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 308:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 309:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 310:src/MightyBoard/Motherboard/system/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 311:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 312:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 313:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 314:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 315:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 316:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 317:src/MightyBoard/Motherboard/system/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 318:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 319:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 320:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 321:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 322:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 323:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 324:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 325:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 326:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 327:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 328:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 329:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 330:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 331:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 332:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 333:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 334:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 335:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 336:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 337:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 338:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 339:src/MightyBoard/Motherboard/system/core_cm3.h **** /* SCB System Control Register Definitions */
 340:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 341:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 342:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 343:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 344:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 345:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 346:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 347:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 348:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 349:src/MightyBoard/Motherboard/system/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 350:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 351:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 352:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 353:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 354:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 355:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 356:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 357:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 358:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 359:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 360:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 361:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 362:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 363:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 364:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 365:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 366:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 367:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 368:src/MightyBoard/Motherboard/system/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 369:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 370:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 371:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 372:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 373:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 374:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 375:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 376:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 377:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 378:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 379:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 380:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 381:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 382:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 383:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 384:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 385:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 386:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 387:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 388:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 389:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 390:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 391:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 392:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 393:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 394:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 395:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 396:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 397:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 398:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 399:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 400:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 401:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 402:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 403:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 404:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 405:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 406:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 407:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 408:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 409:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 410:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 411:src/MightyBoard/Motherboard/system/core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 412:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 413:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 414:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 415:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 416:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 417:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 418:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 419:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 420:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 421:src/MightyBoard/Motherboard/system/core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 422:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 423:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 424:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 425:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 426:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 427:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 428:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 429:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 430:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 431:src/MightyBoard/Motherboard/system/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 432:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 433:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 434:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 435:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 436:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 437:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 438:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 439:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 440:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 441:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 442:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 443:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 444:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 445:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 446:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 447:src/MightyBoard/Motherboard/system/core_cm3.h **** /*@} end of group CMSIS_SCB */
 448:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 449:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 450:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \ingroup  CMSIS_core_register
 451:src/MightyBoard/Motherboard/system/core_cm3.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 452:src/MightyBoard/Motherboard/system/core_cm3.h ****   Type definitions for the Cortex-M System Timer Registers
 453:src/MightyBoard/Motherboard/system/core_cm3.h ****   @{
 454:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 455:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 456:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 457:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 458:src/MightyBoard/Motherboard/system/core_cm3.h **** typedef struct
 459:src/MightyBoard/Motherboard/system/core_cm3.h **** {
 460:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 461:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 462:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 463:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 464:src/MightyBoard/Motherboard/system/core_cm3.h **** } SysTick_Type;
 465:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 466:src/MightyBoard/Motherboard/system/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 467:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 468:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 469:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 470:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 471:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 472:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 473:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 474:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 475:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 476:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 477:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 478:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 479:src/MightyBoard/Motherboard/system/core_cm3.h **** /* SysTick Reload Register Definitions */
 480:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 481:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 482:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 483:src/MightyBoard/Motherboard/system/core_cm3.h **** /* SysTick Current Register Definitions */
 484:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 485:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 486:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 487:src/MightyBoard/Motherboard/system/core_cm3.h **** /* SysTick Calibration Register Definitions */
 488:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 489:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 490:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 491:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 492:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 493:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 494:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 495:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 496:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 497:src/MightyBoard/Motherboard/system/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 498:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 499:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 500:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \ingroup  CMSIS_core_register
 501:src/MightyBoard/Motherboard/system/core_cm3.h ****     \defgroup CMSIS_ITM CMSIS ITM
 502:src/MightyBoard/Motherboard/system/core_cm3.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 503:src/MightyBoard/Motherboard/system/core_cm3.h ****   @{
 504:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 505:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 506:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 507:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 508:src/MightyBoard/Motherboard/system/core_cm3.h **** typedef struct
 509:src/MightyBoard/Motherboard/system/core_cm3.h **** {
 510:src/MightyBoard/Motherboard/system/core_cm3.h ****   __O  union
 511:src/MightyBoard/Motherboard/system/core_cm3.h ****   {
 512:src/MightyBoard/Motherboard/system/core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 513:src/MightyBoard/Motherboard/system/core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 514:src/MightyBoard/Motherboard/system/core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 515:src/MightyBoard/Motherboard/system/core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 516:src/MightyBoard/Motherboard/system/core_cm3.h ****        uint32_t RESERVED0[864];
 517:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset:       (R/W)  ITM Trace Enable Register       
 518:src/MightyBoard/Motherboard/system/core_cm3.h ****        uint32_t RESERVED1[15];
 519:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset:       (R/W)  ITM Trace Privilege Register    
 520:src/MightyBoard/Motherboard/system/core_cm3.h ****        uint32_t RESERVED2[15];
 521:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset:       (R/W)  ITM Trace Control Register      
 522:src/MightyBoard/Motherboard/system/core_cm3.h ****        uint32_t RESERVED3[29];
 523:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t IWR;                     /*!< Offset:       (R/W)  ITM Integration Write Register  
 524:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t IRR;                     /*!< Offset:       (R/W)  ITM Integration Read Register   
 525:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset:       (R/W)  ITM Integration Mode Control Reg
 526:src/MightyBoard/Motherboard/system/core_cm3.h ****        uint32_t RESERVED4[43];
 527:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t LAR;                     /*!< Offset:       (R/W)  ITM Lock Access Register        
 528:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t LSR;                     /*!< Offset:       (R/W)  ITM Lock Status Register        
 529:src/MightyBoard/Motherboard/system/core_cm3.h ****        uint32_t RESERVED5[6];
 530:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 531:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 532:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 533:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 534:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 535:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 536:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 537:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset:       (R/ )  ITM Peripheral Identification Re
 538:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 539:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 540:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 541:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset:       (R/ )  ITM Component  Identification Re
 542:src/MightyBoard/Motherboard/system/core_cm3.h **** } ITM_Type;
 543:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 544:src/MightyBoard/Motherboard/system/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 545:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 546:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 547:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 548:src/MightyBoard/Motherboard/system/core_cm3.h **** /* ITM Trace Control Register Definitions */
 549:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 550:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 551:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 552:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_ATBID_Pos                  16                                             /*!< ITM 
 553:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_ATBID_Msk                  (0x7FUL << ITM_TCR_ATBID_Pos)                  /*!< ITM 
 554:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 555:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 556:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 557:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 558:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 559:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 560:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 561:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 562:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 563:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 564:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 565:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 566:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 567:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 568:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 569:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 570:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 571:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 572:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 573:src/MightyBoard/Motherboard/system/core_cm3.h **** /* ITM Integration Write Register Definitions */
 574:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 575:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 576:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 577:src/MightyBoard/Motherboard/system/core_cm3.h **** /* ITM Integration Read Register Definitions */
 578:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 579:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 580:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 581:src/MightyBoard/Motherboard/system/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 582:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 583:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 584:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 585:src/MightyBoard/Motherboard/system/core_cm3.h **** /* ITM Lock Status Register Definitions */
 586:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 587:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 588:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 589:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 590:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 591:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 592:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 593:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 594:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 595:src/MightyBoard/Motherboard/system/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 596:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 597:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 598:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \ingroup  CMSIS_core_register
 599:src/MightyBoard/Motherboard/system/core_cm3.h ****     \defgroup CMSIS_InterruptType CMSIS Interrupt Type
 600:src/MightyBoard/Motherboard/system/core_cm3.h ****   Type definitions for the Cortex-M Interrupt Type Register
 601:src/MightyBoard/Motherboard/system/core_cm3.h ****   @{
 602:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 603:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 604:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \brief  Structure type to access the Interrupt Type Register.
 605:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 606:src/MightyBoard/Motherboard/system/core_cm3.h **** typedef struct
 607:src/MightyBoard/Motherboard/system/core_cm3.h **** {
 608:src/MightyBoard/Motherboard/system/core_cm3.h ****        uint32_t RESERVED0;
 609:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Control Type Register 
 610:src/MightyBoard/Motherboard/system/core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 611:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 612:src/MightyBoard/Motherboard/system/core_cm3.h **** #else
 613:src/MightyBoard/Motherboard/system/core_cm3.h ****        uint32_t RESERVED1;
 614:src/MightyBoard/Motherboard/system/core_cm3.h **** #endif
 615:src/MightyBoard/Motherboard/system/core_cm3.h **** } InterruptType_Type;
 616:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 617:src/MightyBoard/Motherboard/system/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 618:src/MightyBoard/Motherboard/system/core_cm3.h **** #define IntType_ICTR_INTLINESNUM_Pos  0                                                   /*!< Inte
 619:src/MightyBoard/Motherboard/system/core_cm3.h **** #define IntType_ICTR_INTLINESNUM_Msk (0x1FUL << IntType_ICTR_INTLINESNUM_Pos)             /*!< Inte
 620:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 621:src/MightyBoard/Motherboard/system/core_cm3.h **** /* Auxiliary Control Register Definitions */
 622:src/MightyBoard/Motherboard/system/core_cm3.h **** #define IntType_ACTLR_DISFOLD_Pos     2                                                   /*!< Inte
 623:src/MightyBoard/Motherboard/system/core_cm3.h **** #define IntType_ACTLR_DISFOLD_Msk    (1UL << IntType_ACTLR_DISFOLD_Pos)                   /*!< Inte
 624:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 625:src/MightyBoard/Motherboard/system/core_cm3.h **** #define IntType_ACTLR_DISDEFWBUF_Pos  1                                                   /*!< Inte
 626:src/MightyBoard/Motherboard/system/core_cm3.h **** #define IntType_ACTLR_DISDEFWBUF_Msk (1UL << IntType_ACTLR_DISDEFWBUF_Pos)                /*!< Inte
 627:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 628:src/MightyBoard/Motherboard/system/core_cm3.h **** #define IntType_ACTLR_DISMCYCINT_Pos  0                                                   /*!< Inte
 629:src/MightyBoard/Motherboard/system/core_cm3.h **** #define IntType_ACTLR_DISMCYCINT_Msk (1UL << IntType_ACTLR_DISMCYCINT_Pos)                /*!< Inte
 630:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 631:src/MightyBoard/Motherboard/system/core_cm3.h **** /*@}*/ /* end of group CMSIS_InterruptType */
 632:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 633:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 634:src/MightyBoard/Motherboard/system/core_cm3.h **** #if (__MPU_PRESENT == 1)
 635:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \ingroup  CMSIS_core_register
 636:src/MightyBoard/Motherboard/system/core_cm3.h ****     \defgroup CMSIS_MPU CMSIS MPU
 637:src/MightyBoard/Motherboard/system/core_cm3.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 638:src/MightyBoard/Motherboard/system/core_cm3.h ****   @{
 639:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 640:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 641:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 642:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 643:src/MightyBoard/Motherboard/system/core_cm3.h **** typedef struct
 644:src/MightyBoard/Motherboard/system/core_cm3.h **** {
 645:src/MightyBoard/Motherboard/system/core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 646:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 647:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 648:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 649:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 650:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 651:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 652:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 653:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 654:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 655:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 656:src/MightyBoard/Motherboard/system/core_cm3.h **** } MPU_Type;
 657:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 658:src/MightyBoard/Motherboard/system/core_cm3.h **** /* MPU Type Register */
 659:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 660:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 661:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 662:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 663:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 664:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 665:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 666:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 667:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 668:src/MightyBoard/Motherboard/system/core_cm3.h **** /* MPU Control Register */
 669:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 670:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 671:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 672:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 673:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 674:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 675:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 676:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 677:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 678:src/MightyBoard/Motherboard/system/core_cm3.h **** /* MPU Region Number Register */
 679:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 680:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 681:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 682:src/MightyBoard/Motherboard/system/core_cm3.h **** /* MPU Region Base Address Register */
 683:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 684:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 685:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 686:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 687:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 688:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 689:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 690:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 691:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 692:src/MightyBoard/Motherboard/system/core_cm3.h **** /* MPU Region Attribute and Size Register */
 693:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
 694:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
 695:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 696:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
 697:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_AP_Msk                    (7UL << MPU_RASR_AP_Pos)                       /*!< MPU 
 698:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 699:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
 700:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (7UL << MPU_RASR_TEX_Pos)                      /*!< MPU 
 701:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 702:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
 703:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
 704:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 705:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
 706:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
 707:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 708:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
 709:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
 710:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 711:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 712:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 713:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 714:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 715:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 716:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 717:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_ENA_Pos                     0                                            /*!< MPU 
 718:src/MightyBoard/Motherboard/system/core_cm3.h **** #define MPU_RASR_ENA_Msk                    (0x1UL << MPU_RASR_ENA_Pos)                   /*!< MPU 
 719:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 720:src/MightyBoard/Motherboard/system/core_cm3.h **** /*@} end of group CMSIS_MPU */
 721:src/MightyBoard/Motherboard/system/core_cm3.h **** #endif
 722:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 723:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 724:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \ingroup  CMSIS_core_register
 725:src/MightyBoard/Motherboard/system/core_cm3.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 726:src/MightyBoard/Motherboard/system/core_cm3.h ****   Type definitions for the Cortex-M Core Debug Registers
 727:src/MightyBoard/Motherboard/system/core_cm3.h ****   @{
 728:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 729:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 730:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 731:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 732:src/MightyBoard/Motherboard/system/core_cm3.h **** typedef struct
 733:src/MightyBoard/Motherboard/system/core_cm3.h **** {
 734:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 735:src/MightyBoard/Motherboard/system/core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 736:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 737:src/MightyBoard/Motherboard/system/core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 738:src/MightyBoard/Motherboard/system/core_cm3.h **** } CoreDebug_Type;
 739:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 740:src/MightyBoard/Motherboard/system/core_cm3.h **** /* Debug Halting Control and Status Register */
 741:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 742:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 743:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 744:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 745:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 746:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 747:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 748:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 749:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 750:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 751:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 752:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 753:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 754:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 755:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 756:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 757:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 758:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 759:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 760:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 761:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 762:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 763:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 764:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 765:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 766:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 767:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 768:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 769:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 770:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 771:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 772:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 773:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 774:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 775:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 776:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 777:src/MightyBoard/Motherboard/system/core_cm3.h **** /* Debug Core Register Selector Register */
 778:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 779:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 780:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 781:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 782:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 783:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 784:src/MightyBoard/Motherboard/system/core_cm3.h **** /* Debug Exception and Monitor Control Register */
 785:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 786:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 787:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 788:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 789:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 790:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 791:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 792:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 793:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 794:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 795:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 796:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 797:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 798:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 799:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 800:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 801:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 802:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 803:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 804:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 805:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 806:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 807:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 808:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 809:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 810:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 811:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 812:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 813:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 814:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 815:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 816:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 817:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 818:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 819:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 820:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 821:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 822:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 823:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 824:src/MightyBoard/Motherboard/system/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
 825:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 826:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 827:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \ingroup  CMSIS_core_register
 828:src/MightyBoard/Motherboard/system/core_cm3.h ****   @{
 829:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 830:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 831:src/MightyBoard/Motherboard/system/core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
 832:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 833:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 834:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 835:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 836:src/MightyBoard/Motherboard/system/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 837:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 838:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 839:src/MightyBoard/Motherboard/system/core_cm3.h **** #define InterruptType       ((InterruptType_Type *) SCS_BASE)         /*!< Interrupt Type Register 
 840:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SCB                 ((SCB_Type *)           SCB_BASE)         /*!< SCB configuration struct
 841:src/MightyBoard/Motherboard/system/core_cm3.h **** #define SysTick             ((SysTick_Type *)       SysTick_BASE)     /*!< SysTick configuration st
 842:src/MightyBoard/Motherboard/system/core_cm3.h **** #define NVIC                ((NVIC_Type *)          NVIC_BASE)        /*!< NVIC configuration struc
 843:src/MightyBoard/Motherboard/system/core_cm3.h **** #define ITM                 ((ITM_Type *)           ITM_BASE)         /*!< ITM configuration struct
 844:src/MightyBoard/Motherboard/system/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 845:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 846:src/MightyBoard/Motherboard/system/core_cm3.h **** #if (__MPU_PRESENT == 1)
 847:src/MightyBoard/Motherboard/system/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 848:src/MightyBoard/Motherboard/system/core_cm3.h ****   #define MPU               ((MPU_Type*)            MPU_BASE)         /*!< Memory Protection Unit  
 849:src/MightyBoard/Motherboard/system/core_cm3.h **** #endif
 850:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 851:src/MightyBoard/Motherboard/system/core_cm3.h **** /*@} */
 852:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 853:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 854:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 855:src/MightyBoard/Motherboard/system/core_cm3.h **** /*******************************************************************************
 856:src/MightyBoard/Motherboard/system/core_cm3.h ****  *                Hardware Abstraction Layer
 857:src/MightyBoard/Motherboard/system/core_cm3.h ****  ******************************************************************************/
 858:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \ingroup  CMSIS
 859:src/MightyBoard/Motherboard/system/core_cm3.h ****   \addtogroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
 860:src/MightyBoard/Motherboard/system/core_cm3.h ****   Core Function Interface contains:
 861:src/MightyBoard/Motherboard/system/core_cm3.h ****   - Core NVIC Functions
 862:src/MightyBoard/Motherboard/system/core_cm3.h ****   - Core SysTick Functions
 863:src/MightyBoard/Motherboard/system/core_cm3.h ****   - Core Debug Functions
 864:src/MightyBoard/Motherboard/system/core_cm3.h ****   - Core Register Access Functions
 865:src/MightyBoard/Motherboard/system/core_cm3.h **** */
 866:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 867:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 868:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 869:src/MightyBoard/Motherboard/system/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
 870:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 871:src/MightyBoard/Motherboard/system/core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
 872:src/MightyBoard/Motherboard/system/core_cm3.h ****   @{
 873:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 874:src/MightyBoard/Motherboard/system/core_cm3.h **** /** @addtogroup CMSIS_Core_NVICFunctions
 875:src/MightyBoard/Motherboard/system/core_cm3.h ****  * @{
 876:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 877:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \brief  Set Priority Grouping
 878:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 879:src/MightyBoard/Motherboard/system/core_cm3.h ****   This function sets the priority grouping field using the required unlock sequence.
 880:src/MightyBoard/Motherboard/system/core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
 881:src/MightyBoard/Motherboard/system/core_cm3.h ****   Only values from 0..7 are used.
 882:src/MightyBoard/Motherboard/system/core_cm3.h ****   In case of a conflict between priority grouping and available
 883:src/MightyBoard/Motherboard/system/core_cm3.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
 884:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 885:src/MightyBoard/Motherboard/system/core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field
 886:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 887:src/MightyBoard/Motherboard/system/core_cm3.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 888:src/MightyBoard/Motherboard/system/core_cm3.h **** {
 889:src/MightyBoard/Motherboard/system/core_cm3.h ****   uint32_t reg_value;
 890:src/MightyBoard/Motherboard/system/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);                         /* only values 0..7 a
 891:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 892:src/MightyBoard/Motherboard/system/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
 893:src/MightyBoard/Motherboard/system/core_cm3.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
 894:src/MightyBoard/Motherboard/system/core_cm3.h ****   reg_value  =  (reg_value                       |
 895:src/MightyBoard/Motherboard/system/core_cm3.h ****                 (0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 896:src/MightyBoard/Motherboard/system/core_cm3.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
 897:src/MightyBoard/Motherboard/system/core_cm3.h ****   SCB->AIRCR =  reg_value;
 898:src/MightyBoard/Motherboard/system/core_cm3.h **** }
 899:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 900:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 901:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \brief  Get Priority Grouping
 902:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 903:src/MightyBoard/Motherboard/system/core_cm3.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
 904:src/MightyBoard/Motherboard/system/core_cm3.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
 905:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 906:src/MightyBoard/Motherboard/system/core_cm3.h ****     \return                Priority grouping field
 907:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 908:src/MightyBoard/Motherboard/system/core_cm3.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
 909:src/MightyBoard/Motherboard/system/core_cm3.h **** {
 910:src/MightyBoard/Motherboard/system/core_cm3.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
 911:src/MightyBoard/Motherboard/system/core_cm3.h **** }
 912:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 913:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 914:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \brief  Enable External Interrupt
 915:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 916:src/MightyBoard/Motherboard/system/core_cm3.h ****     This function enables a device specific interupt in the NVIC interrupt controller.
 917:src/MightyBoard/Motherboard/system/core_cm3.h ****     The interrupt number cannot be a negative value.
 918:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 919:src/MightyBoard/Motherboard/system/core_cm3.h ****     \param [in]      IRQn  Number of the external interrupt to enable
 920:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 921:src/MightyBoard/Motherboard/system/core_cm3.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 922:src/MightyBoard/Motherboard/system/core_cm3.h **** {
 923:src/MightyBoard/Motherboard/system/core_cm3.h ****   NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 565              	 .loc 2 923 0
 566 0010 4FF46143 	 mov r3,#57600
 567 0014 CEF20003 	 movt r3,57344
 568 0018 4FF48062 	 mov r2,#1024
 569 001c 1A60     	 str r2,[r3,#0]
 570 001e 7047     	 bx lr
 571              	.LVL31:
 572              	.L43:
 573              	.LBE19:
 574              	.LBE18:
 375:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		{
 376:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			NVIC_EnableIRQ(I2C0_IRQn);
 377:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
 378:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		else if (I2Cx == LPC_I2C1)
 575              	 .loc 1 378 0
 576 0020 4FF44043 	 mov r3,#49152
 577 0024 C4F20503 	 movt r3,16389
 578 0028 9842     	 cmp r0,r3
 579 002a 07D1     	 bne .L45
 580              	.LVL32:
 581              	.LBB20:
 582              	.LBB21:
 583              	 .loc 2 923 0
 584 002c 4FF46143 	 mov r3,#57600
 585 0030 CEF20003 	 movt r3,57344
 586 0034 4FF40062 	 mov r2,#2048
 587 0038 1A60     	 str r2,[r3,#0]
 588 003a 7047     	 bx lr
 589              	.LVL33:
 590              	.L45:
 591              	.LBE21:
 592              	.LBE20:
 379:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		{
 380:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			NVIC_EnableIRQ(I2C1_IRQn);
 381:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
 382:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		else if (I2Cx == LPC_I2C2)
 593              	 .loc 1 382 0
 594 003c 4FF00003 	 mov r3,#0
 595 0040 C4F20A03 	 movt r3,16394
 596 0044 9842     	 cmp r0,r3
 597 0046 33D1     	 bne .L41
 598              	.LVL34:
 599              	.LBB22:
 600              	.LBB23:
 601              	 .loc 2 923 0
 602 0048 4FF46143 	 mov r3,#57600
 603 004c CEF20003 	 movt r3,57344
 604 0050 4FF48052 	 mov r2,#4096
 605 0054 1A60     	 str r2,[r3,#0]
 606 0056 7047     	 bx lr
 607              	.LVL35:
 608              	.L42:
 609              	.LBE23:
 610              	.LBE22:
 383:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		{
 384:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			NVIC_EnableIRQ(I2C2_IRQn);
 385:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
 386:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 387:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else
 388:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 389:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		if(I2Cx == LPC_I2C0)
 611              	 .loc 1 389 0
 612 0058 4FF44043 	 mov r3,#49152
 613 005c C4F20103 	 movt r3,16385
 614 0060 9842     	 cmp r0,r3
 615 0062 08D1     	 bne .L46
 616              	.LVL36:
 617              	.LBB24:
 618              	.LBB25:
 924:src/MightyBoard/Motherboard/system/core_cm3.h **** }
 925:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 926:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 927:src/MightyBoard/Motherboard/system/core_cm3.h **** /** \brief  Disable External Interrupt
 928:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 929:src/MightyBoard/Motherboard/system/core_cm3.h ****     This function disables a device specific interupt in the NVIC interrupt controller.
 930:src/MightyBoard/Motherboard/system/core_cm3.h ****     The interrupt number cannot be a negative value.
 931:src/MightyBoard/Motherboard/system/core_cm3.h **** 
 932:src/MightyBoard/Motherboard/system/core_cm3.h ****     \param [in]      IRQn  Number of the external interrupt to disable
 933:src/MightyBoard/Motherboard/system/core_cm3.h ****  */
 934:src/MightyBoard/Motherboard/system/core_cm3.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
 935:src/MightyBoard/Motherboard/system/core_cm3.h **** {
 936:src/MightyBoard/Motherboard/system/core_cm3.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 619              	 .loc 2 936 0
 620 0064 4FF46143 	 mov r3,#57600
 621 0068 CEF20003 	 movt r3,57344
 622 006c 4FF48062 	 mov r2,#1024
 623 0070 C3F88020 	 str r2,[r3,#128]
 624 0074 7047     	 bx lr
 625              	.LVL37:
 626              	.L46:
 627              	.LBE25:
 628              	.LBE24:
 390:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		{
 391:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			NVIC_DisableIRQ(I2C0_IRQn);
 392:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
 393:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		else if (I2Cx == LPC_I2C1)
 629              	 .loc 1 393 0
 630 0076 4FF44043 	 mov r3,#49152
 631 007a C4F20503 	 movt r3,16389
 632 007e 9842     	 cmp r0,r3
 633 0080 08D1     	 bne .L47
 634              	.LVL38:
 635              	.LBB26:
 636              	.LBB27:
 637              	 .loc 2 936 0
 638 0082 4FF46143 	 mov r3,#57600
 639 0086 CEF20003 	 movt r3,57344
 640 008a 4FF40062 	 mov r2,#2048
 641 008e C3F88020 	 str r2,[r3,#128]
 642 0092 7047     	 bx lr
 643              	.LVL39:
 644              	.L47:
 645              	.LBE27:
 646              	.LBE26:
 394:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		{
 395:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			NVIC_DisableIRQ(I2C1_IRQn);
 396:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
 397:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		else if (I2Cx == LPC_I2C2)
 647              	 .loc 1 397 0
 648 0094 4FF00003 	 mov r3,#0
 649 0098 C4F20A03 	 movt r3,16394
 650 009c 9842     	 cmp r0,r3
 651              	.LVL40:
 652              	.LBB28:
 653              	.LBB29:
 654              	 .loc 2 936 0
 655 009e 01BF     	 itttt eq
 656 00a0 4FF46143 	 moveq r3,#57600
 657 00a4 CEF20003 	 movteq r3,57344
 658 00a8 4FF48052 	 moveq r2,#4096
 659 00ac C3F88020 	 streq r2,[r3,#128]
 660              	.LVL41:
 661              	.L41:
 662 00b0 7047     	 bx lr
 663              	.LBE29:
 664              	.LBE28:
 665              	 .cfi_endproc
 666              	.LFE64:
 668 00b2 00BF     	 .section .text.I2C_MasterHandler,"ax",%progbits
 669              	 .align 2
 670              	 .global I2C_MasterHandler
 671              	 .thumb
 672              	 .thumb_func
 674              	I2C_MasterHandler:
 675              	.LFB65:
 398:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		{
 399:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			NVIC_DisableIRQ(I2C2_IRQn);
 400:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
 401:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 402:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****     return;
 403:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 404:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 405:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 406:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*********************************************************************//**
 407:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief 		General Master Interrupt handler for I2C peripheral
 408:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx	I2C peripheral selected, should be:
 409:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C
 410:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
 411:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
 412:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		None
 413:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  **********************************************************************/
 414:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** void I2C_MasterHandler (LPC_I2C_TypeDef  *I2Cx)
 415:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 676              	 .loc 1 415 0
 677              	 .cfi_startproc
 678              	 
 679              	 
 680              	.LVL42:
 681 0000 38B5     	 push {r3,r4,r5,lr}
 682              	.LCFI3:
 683              	 .cfi_def_cfa_offset 16
 684              	 .cfi_offset 14,-4
 685              	 .cfi_offset 5,-8
 686              	 .cfi_offset 4,-12
 687              	 .cfi_offset 3,-16
 688 0002 0446     	 mov r4,r0
 416:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	int32_t tmp;
 417:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	uint8_t returnCode;
 418:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2C_M_SETUP_Type *txrx_setup;
 419:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 420:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	tmp = I2C_getNum(I2Cx);
 689              	 .loc 1 420 0
 690 0004 FFF7FEFF 	 bl I2C_getNum
 691              	.LVL43:
 692 0008 0546     	 mov r5,r0
 693              	.LVL44:
 421:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	txrx_setup = (I2C_M_SETUP_Type *) i2cdat[tmp].txrx_setup;
 694              	 .loc 1 421 0
 695 000a 40F20003 	 movw r3,#:lower16:.LANCHOR0
 696 000e C0F20003 	 movt r3,#:upper16:.LANCHOR0
 697 0012 53F83030 	 ldr r3,[r3,r0,lsl#3]
 698              	.LVL45:
 422:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 423:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	returnCode = (I2Cx->I2STAT & I2C_STAT_CODE_BITMASK);
 699              	 .loc 1 423 0
 700 0016 6268     	 ldr r2,[r4,#4]
 701 0018 02F0F802 	 and r2,r2,#248
 702              	.LVL46:
 424:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	// Save current status
 425:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	txrx_setup->status = returnCode;
 703              	 .loc 1 425 0
 704 001c 5A62     	 str r2,[r3,#36]
 426:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	// there's no relevant information
 427:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (returnCode == I2C_I2STAT_NO_INF){
 705              	 .loc 1 427 0
 706 001e F82A     	 cmp r2,#248
 707 0020 03D1     	 bne .L49
 428:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 708              	 .loc 1 428 0
 709 0022 4FF00803 	 mov r3,#8
 710 0026 A361     	 str r3,[r4,#24]
 429:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return;
 711              	 .loc 1 429 0
 712 0028 38BD     	 pop {r3,r4,r5,pc}
 713              	.L49:
 430:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 431:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 432:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* ----------------------------- TRANSMIT PHASE --------------------------*/
 433:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (i2cdat[tmp].dir == 0){
 714              	 .loc 1 433 0
 715 002a 40F20001 	 movw r1,#:lower16:.LANCHOR0
 716 002e C0F20001 	 movt r1,#:upper16:.LANCHOR0
 717 0032 01EBC001 	 add r1,r1,r0,lsl#3
 718 0036 4968     	 ldr r1,[r1,#4]
 719 0038 0029     	 cmp r1,#0
 720 003a 7DD1     	 bne .L51
 434:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		switch (returnCode)
 721              	 .loc 1 434 0
 722 003c A2F10801 	 sub r1,r2,#8
 723 0040 3029     	 cmp r1,#48
 724 0042 00F2E380 	 bhi .L52
 725 0046 DFE811F0 	 tbh [pc,r1,lsl#1]
 726              	.LVL47:
 727              	.L57:
 728 004a 3100     	 .2byte (.L53-.L57)/2
 729 004c E100     	 .2byte (.L52-.L57)/2
 730 004e E100     	 .2byte (.L52-.L57)/2
 731 0050 E100     	 .2byte (.L52-.L57)/2
 732 0052 E100     	 .2byte (.L52-.L57)/2
 733 0054 E100     	 .2byte (.L52-.L57)/2
 734 0056 E100     	 .2byte (.L52-.L57)/2
 735 0058 E100     	 .2byte (.L52-.L57)/2
 736 005a 3100     	 .2byte (.L53-.L57)/2
 737 005c E100     	 .2byte (.L52-.L57)/2
 738 005e E100     	 .2byte (.L52-.L57)/2
 739 0060 E100     	 .2byte (.L52-.L57)/2
 740 0062 E100     	 .2byte (.L52-.L57)/2
 741 0064 E100     	 .2byte (.L52-.L57)/2
 742 0066 E100     	 .2byte (.L52-.L57)/2
 743 0068 E100     	 .2byte (.L52-.L57)/2
 744 006a 4000     	 .2byte (.L54-.L57)/2
 745 006c E100     	 .2byte (.L52-.L57)/2
 746 006e E100     	 .2byte (.L52-.L57)/2
 747 0070 E100     	 .2byte (.L52-.L57)/2
 748 0072 E100     	 .2byte (.L52-.L57)/2
 749 0074 E100     	 .2byte (.L52-.L57)/2
 750 0076 E100     	 .2byte (.L52-.L57)/2
 751 0078 E100     	 .2byte (.L52-.L57)/2
 752 007a 6F00     	 .2byte (.L55-.L57)/2
 753 007c E100     	 .2byte (.L52-.L57)/2
 754 007e E100     	 .2byte (.L52-.L57)/2
 755 0080 E100     	 .2byte (.L52-.L57)/2
 756 0082 E100     	 .2byte (.L52-.L57)/2
 757 0084 E100     	 .2byte (.L52-.L57)/2
 758 0086 E100     	 .2byte (.L52-.L57)/2
 759 0088 E100     	 .2byte (.L52-.L57)/2
 760 008a 4000     	 .2byte (.L54-.L57)/2
 761 008c E100     	 .2byte (.L52-.L57)/2
 762 008e E100     	 .2byte (.L52-.L57)/2
 763 0090 E100     	 .2byte (.L52-.L57)/2
 764 0092 E100     	 .2byte (.L52-.L57)/2
 765 0094 E100     	 .2byte (.L52-.L57)/2
 766 0096 E100     	 .2byte (.L52-.L57)/2
 767 0098 E100     	 .2byte (.L52-.L57)/2
 768 009a 6F00     	 .2byte (.L55-.L57)/2
 769 009c E100     	 .2byte (.L52-.L57)/2
 770 009e E100     	 .2byte (.L52-.L57)/2
 771 00a0 E100     	 .2byte (.L52-.L57)/2
 772 00a2 E100     	 .2byte (.L52-.L57)/2
 773 00a4 E100     	 .2byte (.L52-.L57)/2
 774 00a6 E100     	 .2byte (.L52-.L57)/2
 775 00a8 E100     	 .2byte (.L52-.L57)/2
 776 00aa 7300     	 .2byte (.L56-.L57)/2
 777              	.L53:
 435:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		{
 436:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* A start/repeat start condition has been transmitted -------------------*/
 437:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		case I2C_I2STAT_M_TX_START:
 438:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		case I2C_I2STAT_M_TX_RESTART:
 439:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			I2Cx->I2CONCLR = I2C_I2CONCLR_STAC;
 778              	 .loc 1 439 0
 779 00ac 4FF02002 	 mov r2,#32
 780              	.LVL48:
 781 00b0 A261     	 str r2,[r4,#24]
 440:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			/*
 441:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			 * If there's any transmit data, then start to
 442:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			 * send SLA+W right now, otherwise check whether if there's
 443:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			 * any receive data for next state.
 444:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			 */
 445:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if ((txrx_setup->tx_data != NULL) && (txrx_setup->tx_length != 0)){
 782              	 .loc 1 445 0
 783 00b2 5A68     	 ldr r2,[r3,#4]
 784 00b4 CAB1     	 cbz r2,.L58
 785              	 .loc 1 445 0 is_stmt 0 discriminator 1
 786 00b6 9A68     	 ldr r2,[r3,#8]
 787 00b8 BAB1     	 cbz r2,.L58
 446:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2Cx->I2DAT = (txrx_setup->sl_addr7bit << 1);
 788              	 .loc 1 446 0 is_stmt 1
 789 00ba 1B68     	 ldr r3,[r3,#0]
 790 00bc 4FEA4303 	 lsl r3,r3,#1
 791 00c0 A360     	 str r3,[r4,#8]
 447:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 792              	 .loc 1 447 0
 793 00c2 4FF00803 	 mov r3,#8
 794 00c6 A361     	 str r3,[r4,#24]
 448:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			} else {
 449:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				goto next_stage;
 450:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 451:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			break;
 795              	 .loc 1 451 0
 796 00c8 38BD     	 pop {r3,r4,r5,pc}
 797              	.L54:
 452:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 453:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* SLA+W has been transmitted, ACK has been received ----------------------*/
 454:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		case I2C_I2STAT_M_TX_SLAW_ACK:
 455:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Data has been transmitted, ACK has been received */
 456:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		case I2C_I2STAT_M_TX_DAT_ACK:
 457:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			/* Send more data */
 458:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if ((txrx_setup->tx_count < txrx_setup->tx_length) \
 798              	 .loc 1 458 0
 799 00ca DA68     	 ldr r2,[r3,#12]
 800 00cc 9968     	 ldr r1,[r3,#8]
 801 00ce 8A42     	 cmp r2,r1
 802 00d0 0BD2     	 bcs .L58
 459:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					&& (txrx_setup->tx_data != NULL)){
 803              	 .loc 1 459 0
 804 00d2 5968     	 ldr r1,[r3,#4]
 805 00d4 49B1     	 cbz r1,.L58
 460:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2Cx->I2DAT =  *(uint8_t *)(txrx_setup->tx_data + txrx_setup->tx_count);
 806              	 .loc 1 460 0
 807 00d6 8A5C     	 ldrb r2,[r1,r2]
 808 00d8 A260     	 str r2,[r4,#8]
 461:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				txrx_setup->tx_count++;
 809              	 .loc 1 461 0
 810 00da DA68     	 ldr r2,[r3,#12]
 811 00dc 02F10102 	 add r2,r2,#1
 812 00e0 DA60     	 str r2,[r3,#12]
 462:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 813              	 .loc 1 462 0
 814 00e2 4FF00803 	 mov r3,#8
 815 00e6 A361     	 str r3,[r4,#24]
 816 00e8 38BD     	 pop {r3,r4,r5,pc}
 817              	.L58:
 463:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 464:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			// no more data, switch to next stage
 465:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			else {
 466:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** next_stage:
 467:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				// change direction
 468:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				i2cdat[tmp].dir = 1;
 818              	 .loc 1 468 0
 819 00ea 40F20002 	 movw r2,#:lower16:.LANCHOR0
 820 00ee C0F20002 	 movt r2,#:upper16:.LANCHOR0
 821 00f2 02EBC502 	 add r2,r2,r5,lsl#3
 822 00f6 4FF00101 	 mov r1,#1
 823 00fa 5160     	 str r1,[r2,#4]
 469:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				// Check if any data to receive
 470:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				if ((txrx_setup->rx_length != 0) && (txrx_setup->rx_data != NULL)){
 824              	 .loc 1 470 0
 825 00fc 5A69     	 ldr r2,[r3,#20]
 826 00fe 72B1     	 cbz r2,.L59
 827              	 .loc 1 470 0 is_stmt 0 discriminator 1
 828 0100 1A69     	 ldr r2,[r3,#16]
 829 0102 62B1     	 cbz r2,.L59
 471:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						// check whether if we need to issue an repeat start
 472:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						if ((txrx_setup->tx_length != 0) && (txrx_setup->tx_data != NULL)){
 830              	 .loc 1 472 0 is_stmt 1
 831 0104 9A68     	 ldr r2,[r3,#8]
 832 0106 002A     	 cmp r2,#0
 833 0108 31D0     	 beq .L60
 834              	 .loc 1 472 0 is_stmt 0 discriminator 1
 835 010a 5A68     	 ldr r2,[r3,#4]
 836 010c 002A     	 cmp r2,#0
 837 010e 2ED0     	 beq .L60
 473:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							// Send out an repeat start command
 474:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							I2Cx->I2CONSET = I2C_I2CONSET_STA;
 838              	 .loc 1 474 0 is_stmt 1 discriminator 1
 839 0110 4FF02003 	 mov r3,#32
 840 0114 2360     	 str r3,[r4,#0]
 475:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							I2Cx->I2CONCLR = I2C_I2CONCLR_AAC | I2C_I2CONCLR_SIC;
 841              	 .loc 1 475 0 discriminator 1
 842 0116 4FF00C03 	 mov r3,#12
 843 011a A361     	 str r3,[r4,#24]
 472:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						if ((txrx_setup->tx_length != 0) && (txrx_setup->tx_data != NULL)){
 844              	 .loc 1 472 0 discriminator 1
 845 011c 38BD     	 pop {r3,r4,r5,pc}
 846              	.L59:
 476:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						}
 477:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						// Don't need issue an repeat start, just goto send SLA+R
 478:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						else {
 479:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							goto send_slar;
 480:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						}
 481:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				}
 482:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				// no more data send, the go to end stage now
 483:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				else {
 484:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					// success, goto end stage
 485:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					txrx_setup->status |= I2C_SETUP_STATUS_DONE;
 847              	 .loc 1 485 0
 848 011e 5A6A     	 ldr r2,[r3,#36]
 849 0120 42F48062 	 orr r2,r2,#1024
 850 0124 5A62     	 str r2,[r3,#36]
 486:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					goto end_stage;
 851              	 .loc 1 486 0
 852 0126 83E0     	 b .L61
 853              	.L55:
 487:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				}
 488:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 489:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			break;
 490:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 491:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* SLA+W has been transmitted, NACK has been received ----------------------*/
 492:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		case I2C_I2STAT_M_TX_SLAW_NACK:
 493:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Data has been transmitted, NACK has been received -----------------------*/
 494:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		case I2C_I2STAT_M_TX_DAT_NACK:
 495:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			// update status
 496:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			txrx_setup->status |= I2C_SETUP_STATUS_NOACKF;
 854              	 .loc 1 496 0
 855 0128 42F40072 	 orr r2,r2,#512
 856 012c 5A62     	 str r2,[r3,#36]
 497:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			goto retry;
 857              	 .loc 1 497 0
 858 012e 6DE0     	 b .L52
 859              	.L56:
 498:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Arbitration lost in SLA+R/W or Data bytes -------------------------------*/
 499:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		case I2C_I2STAT_M_TX_ARB_LOST:
 500:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			// update status
 501:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			txrx_setup->status |= I2C_SETUP_STATUS_ARBF;
 860              	 .loc 1 501 0
 861 0130 42F48072 	 orr r2,r2,#256
 862 0134 5A62     	 str r2,[r3,#36]
 863 0136 69E0     	 b .L52
 864              	.L51:
 502:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		default:
 503:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			goto retry;
 504:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
 505:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 506:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 507:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* ----------------------------- RECEIVE PHASE --------------------------*/
 508:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else if (i2cdat[tmp].dir == 1){
 865              	 .loc 1 508 0
 866 0138 0129     	 cmp r1,#1
 867 013a 40F08980 	 bne .L48
 509:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		switch (returnCode){
 868              	 .loc 1 509 0
 869 013e 402A     	 cmp r2,#64
 870 0140 24D0     	 beq .L64
 871 0142 06D8     	 bhi .L68
 872 0144 102A     	 cmp r2,#16
 873 0146 0BD0     	 beq .L62
 874 0148 382A     	 cmp r2,#56
 875 014a 5CD0     	 beq .L63
 876 014c 082A     	 cmp r2,#8
 877 014e 5DD1     	 bne .L52
 878 0150 06E0     	 b .L62
 879              	.L68:
 880 0152 502A     	 cmp r2,#80
 881 0154 28D0     	 beq .L66
 882 0156 582A     	 cmp r2,#88
 883 0158 40D0     	 beq .L67
 884 015a 482A     	 cmp r2,#72
 885 015c 56D1     	 bne .L52
 886 015e 4EE0     	 b .L76
 887              	.L62:
 510:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			/* A start/repeat start condition has been transmitted ---------------------*/
 511:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		case I2C_I2STAT_M_RX_START:
 512:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		case I2C_I2STAT_M_RX_RESTART:
 513:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			I2Cx->I2CONCLR = I2C_I2CONCLR_STAC;
 888              	 .loc 1 513 0
 889 0160 4FF02002 	 mov r2,#32
 890 0164 A261     	 str r2,[r4,#24]
 514:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			/*
 515:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			 * If there's any receive data, then start to
 516:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			 * send SLA+R right now, otherwise check whether if there's
 517:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			 * any receive data for end of state.
 518:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			 */
 519:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if ((txrx_setup->rx_data != NULL) && (txrx_setup->rx_length != 0)){
 891              	 .loc 1 519 0
 892 0166 1A69     	 ldr r2,[r3,#16]
 893 0168 5AB1     	 cbz r2,.L69
 894              	 .loc 1 519 0 is_stmt 0 discriminator 1
 895 016a 5A69     	 ldr r2,[r3,#20]
 896 016c 4AB1     	 cbz r2,.L69
 897              	.L60:
 520:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** send_slar:
 521:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2Cx->I2DAT = (txrx_setup->sl_addr7bit << 1) | 0x01;
 898              	 .loc 1 521 0 is_stmt 1
 899 016e 1B68     	 ldr r3,[r3,#0]
 900 0170 4FEA4303 	 lsl r3,r3,#1
 901 0174 43F00103 	 orr r3,r3,#1
 902 0178 A360     	 str r3,[r4,#8]
 522:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 903              	 .loc 1 522 0
 904 017a 4FF00803 	 mov r3,#8
 905 017e A361     	 str r3,[r4,#24]
 523:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			} else {
 524:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				// Success, goto end stage
 525:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				txrx_setup->status |= I2C_SETUP_STATUS_DONE;
 526:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				goto end_stage;
 527:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 528:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			break;
 906              	 .loc 1 528 0
 907 0180 38BD     	 pop {r3,r4,r5,pc}
 908              	.L69:
 525:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				txrx_setup->status |= I2C_SETUP_STATUS_DONE;
 909              	 .loc 1 525 0
 910 0182 5A6A     	 ldr r2,[r3,#36]
 911 0184 42F48062 	 orr r2,r2,#1024
 912 0188 5A62     	 str r2,[r3,#36]
 526:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				goto end_stage;
 913              	 .loc 1 526 0
 914 018a 51E0     	 b .L61
 915              	.L64:
 529:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 530:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* SLA+R has been transmitted, ACK has been received -----------------*/
 531:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		case I2C_I2STAT_M_RX_SLAR_ACK:
 532:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if (txrx_setup->rx_count < (txrx_setup->rx_length - 1)) {
 916              	 .loc 1 532 0
 917 018c 5A69     	 ldr r2,[r3,#20]
 918 018e 02F1FF32 	 add r2,r2,#-1
 919 0192 9B69     	 ldr r3,[r3,#24]
 920 0194 9342     	 cmp r3,r2
 533:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/*Data will be received,  ACK will be return*/
 534:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2Cx->I2CONSET = I2C_I2CONSET_AA;
 921              	 .loc 1 534 0
 922 0196 4FF00403 	 mov r3,#4
 923 019a 34BF     	 ite cc
 924 019c 2360     	 strcc r3,[r4,#0]
 535:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 536:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			else {
 537:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/*Last data will be received,  NACK will be return*/
 538:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2Cx->I2CONCLR = I2C_I2CONSET_AA;
 925              	 .loc 1 538 0
 926 019e A361     	 strcs r3,[r4,#24]
 539:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 540:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 927              	 .loc 1 540 0
 928 01a0 4FF00803 	 mov r3,#8
 929 01a4 A361     	 str r3,[r4,#24]
 541:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			break;
 930              	 .loc 1 541 0
 931 01a6 38BD     	 pop {r3,r4,r5,pc}
 932              	.L66:
 542:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 543:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Data has been received, ACK has been returned ----------------------*/
 544:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		case I2C_I2STAT_M_RX_DAT_ACK:
 545:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			// Note save data and increase counter first, then check later
 546:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			/* Save data  */
 547:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if ((txrx_setup->rx_data != NULL) && (txrx_setup->rx_count < txrx_setup->rx_length)){
 933              	 .loc 1 547 0
 934 01a8 1A69     	 ldr r2,[r3,#16]
 935 01aa 4AB1     	 cbz r2,.L72
 936              	 .loc 1 547 0 is_stmt 0 discriminator 1
 937 01ac 9969     	 ldr r1,[r3,#24]
 938 01ae 5869     	 ldr r0,[r3,#20]
 939 01b0 8142     	 cmp r1,r0
 548:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				*(uint8_t *)(txrx_setup->rx_data + txrx_setup->rx_count) = (I2Cx->I2DAT & I2C_I2DAT_BITMASK);
 940              	 .loc 1 548 0 is_stmt 1 discriminator 1
 941 01b2 3FBF     	 itttt cc
 942 01b4 A068     	 ldrcc r0,[r4,#8]
 943 01b6 5054     	 strbcc r0,[r2,r1]
 549:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				txrx_setup->rx_count++;
 944              	 .loc 1 549 0 discriminator 1
 945 01b8 9A69     	 ldrcc r2,[r3,#24]
 946 01ba 0132     	 addcc r2,r2,#1
 947 01bc 38BF     	 it cc
 948 01be 9A61     	 strcc r2,[r3,#24]
 949              	.L72:
 550:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 551:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if (txrx_setup->rx_count < (txrx_setup->rx_length - 1)) {
 950              	 .loc 1 551 0
 951 01c0 5A69     	 ldr r2,[r3,#20]
 952 01c2 02F1FF32 	 add r2,r2,#-1
 953 01c6 9B69     	 ldr r3,[r3,#24]
 954 01c8 9342     	 cmp r3,r2
 552:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/*Data will be received,  ACK will be return*/
 553:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2Cx->I2CONSET = I2C_I2CONSET_AA;
 955              	 .loc 1 553 0
 956 01ca 4FF00403 	 mov r3,#4
 957 01ce 34BF     	 ite cc
 958 01d0 2360     	 strcc r3,[r4,#0]
 554:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 555:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			else {
 556:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/*Last data will be received,  NACK will be return*/
 557:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2Cx->I2CONCLR = I2C_I2CONSET_AA;
 959              	 .loc 1 557 0
 960 01d2 A361     	 strcs r3,[r4,#24]
 558:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 559:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 560:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 961              	 .loc 1 560 0
 962 01d4 4FF00803 	 mov r3,#8
 963 01d8 A361     	 str r3,[r4,#24]
 561:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			break;
 964              	 .loc 1 561 0
 965 01da 38BD     	 pop {r3,r4,r5,pc}
 966              	.L67:
 562:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 563:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Data has been received, NACK has been return -------------------------*/
 564:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		case I2C_I2STAT_M_RX_DAT_NACK:
 565:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			/* Save the last data */
 566:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if ((txrx_setup->rx_data != NULL) && (txrx_setup->rx_count < txrx_setup->rx_length)){
 967              	 .loc 1 566 0
 968 01dc 1A69     	 ldr r2,[r3,#16]
 969 01de 4AB1     	 cbz r2,.L75
 970              	 .loc 1 566 0 is_stmt 0 discriminator 1
 971 01e0 9969     	 ldr r1,[r3,#24]
 972 01e2 5869     	 ldr r0,[r3,#20]
 973 01e4 8142     	 cmp r1,r0
 567:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				*(uint8_t *)(txrx_setup->rx_data + txrx_setup->rx_count) = (I2Cx->I2DAT & I2C_I2DAT_BITMASK);
 974              	 .loc 1 567 0 is_stmt 1 discriminator 1
 975 01e6 3FBF     	 itttt cc
 976 01e8 A068     	 ldrcc r0,[r4,#8]
 977 01ea 5054     	 strbcc r0,[r2,r1]
 568:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				txrx_setup->rx_count++;
 978              	 .loc 1 568 0 discriminator 1
 979 01ec 9A69     	 ldrcc r2,[r3,#24]
 980 01ee 0132     	 addcc r2,r2,#1
 981 01f0 38BF     	 it cc
 982 01f2 9A61     	 strcc r2,[r3,#24]
 983              	.L75:
 569:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 570:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			// success, go to end stage
 571:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			txrx_setup->status |= I2C_SETUP_STATUS_DONE;
 984              	 .loc 1 571 0
 985 01f4 5A6A     	 ldr r2,[r3,#36]
 986 01f6 42F48062 	 orr r2,r2,#1024
 987 01fa 5A62     	 str r2,[r3,#36]
 572:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			goto end_stage;
 988              	 .loc 1 572 0
 989 01fc 18E0     	 b .L61
 990              	.L76:
 573:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 574:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* SLA+R has been transmitted, NACK has been received ------------------*/
 575:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		case I2C_I2STAT_M_RX_SLAR_NACK:
 576:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			// update status
 577:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			txrx_setup->status |= I2C_SETUP_STATUS_NOACKF;
 991              	 .loc 1 577 0
 992 01fe 42F40072 	 orr r2,r2,#512
 993 0202 5A62     	 str r2,[r3,#36]
 578:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			goto retry;
 994              	 .loc 1 578 0
 995 0204 02E0     	 b .L52
 996              	.L63:
 579:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 580:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Arbitration lost ----------------------------------------------------*/
 581:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		case I2C_I2STAT_M_RX_ARB_LOST:
 582:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			// update status
 583:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			txrx_setup->status |= I2C_SETUP_STATUS_ARBF;
 997              	 .loc 1 583 0
 998 0206 42F48072 	 orr r2,r2,#256
 999 020a 5A62     	 str r2,[r3,#36]
 1000              	.L52:
 584:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		default:
 585:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** retry:
 586:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			// check if retransmission is available
 587:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if (txrx_setup->retransmissions_count < txrx_setup->retransmissions_max){
 1001              	 .loc 1 587 0
 1002 020c 196A     	 ldr r1,[r3,#32]
 1003 020e DA69     	 ldr r2,[r3,#28]
 1004 0210 9142     	 cmp r1,r2
 1005 0212 0DD2     	 bcs .L61
 588:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				// Clear tx count
 589:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				txrx_setup->tx_count = 0;
 1006              	 .loc 1 589 0
 1007 0214 4FF00002 	 mov r2,#0
 1008 0218 DA60     	 str r2,[r3,#12]
 590:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2Cx->I2CONSET = I2C_I2CONSET_STA;
 1009              	 .loc 1 590 0
 1010 021a 4FF02002 	 mov r2,#32
 1011 021e 2260     	 str r2,[r4,#0]
 591:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2Cx->I2CONCLR = I2C_I2CONCLR_AAC | I2C_I2CONCLR_SIC;
 1012              	 .loc 1 591 0
 1013 0220 4FF00C02 	 mov r2,#12
 1014 0224 A261     	 str r2,[r4,#24]
 592:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				txrx_setup->retransmissions_count++;
 1015              	 .loc 1 592 0
 1016 0226 1A6A     	 ldr r2,[r3,#32]
 1017 0228 02F10102 	 add r2,r2,#1
 1018 022c 1A62     	 str r2,[r3,#32]
 1019 022e 38BD     	 pop {r3,r4,r5,pc}
 1020              	.L61:
 593:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 594:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			// End of stage
 595:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			else {
 596:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** end_stage:
 597:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				// Disable interrupt
 598:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2C_IntCmd(I2Cx, 0);
 1021              	 .loc 1 598 0
 1022 0230 2046     	 mov r0,r4
 1023 0232 4FF00001 	 mov r1,#0
 1024 0236 FFF7FEFF 	 bl I2C_IntCmd
 1025              	.LVL49:
 599:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				// Send stop
 600:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2C_Stop(I2Cx);
 1026              	 .loc 1 600 0
 1027 023a 2046     	 mov r0,r4
 1028 023c FFF7FEFF 	 bl I2C_Stop
 601:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 602:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2C_MasterComplete[tmp] = TRUE;
 1029              	 .loc 1 602 0
 1030 0240 40F20003 	 movw r3,#:lower16:.LANCHOR1
 1031 0244 C0F20003 	 movt r3,#:upper16:.LANCHOR1
 1032 0248 4FF00102 	 mov r2,#1
 1033 024c 43F82520 	 str r2,[r3,r5,lsl#2]
 1034              	.L48:
 1035 0250 38BD     	 pop {r3,r4,r5,pc}
 1036              	 .cfi_endproc
 1037              	.LFE65:
 1039 0252 00BF     	 .section .text.I2C_SlaveHandler,"ax",%progbits
 1040              	 .align 2
 1041              	 .global I2C_SlaveHandler
 1042              	 .thumb
 1043              	 .thumb_func
 1045              	I2C_SlaveHandler:
 1046              	.LFB66:
 603:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 604:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			break;
 605:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
 606:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 607:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 608:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 609:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 610:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*********************************************************************//**
 611:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief 		General Slave Interrupt handler for I2C peripheral
 612:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx	I2C peripheral selected, should be:
 613:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *  			- LPC_I2C0
 614:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *  			- LPC_I2C1
 615:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *  			- LPC_I2C2
 616:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		None
 617:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  **********************************************************************/
 618:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** void I2C_SlaveHandler (LPC_I2C_TypeDef  *I2Cx)
 619:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 1047              	 .loc 1 619 0
 1048              	 .cfi_startproc
 1049              	 
 1050              	 
 1051              	.LVL50:
 1052 0000 70B5     	 push {r4,r5,r6,lr}
 1053              	.LCFI4:
 1054              	 .cfi_def_cfa_offset 16
 1055              	 .cfi_offset 14,-4
 1056              	 .cfi_offset 6,-8
 1057              	 .cfi_offset 5,-12
 1058              	 .cfi_offset 4,-16
 1059 0002 0446     	 mov r4,r0
 620:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	int32_t tmp;
 621:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	uint8_t returnCode;
 622:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2C_S_SETUP_Type *txrx_setup;
 623:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	uint32_t timeout;
 624:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 625:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	tmp = I2C_getNum(I2Cx);
 1060              	 .loc 1 625 0
 1061 0004 FFF7FEFF 	 bl I2C_getNum
 1062              	.LVL51:
 1063 0008 0646     	 mov r6,r0
 1064              	.LVL52:
 626:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	txrx_setup = (I2C_S_SETUP_Type *) i2cdat[tmp].txrx_setup;
 1065              	 .loc 1 626 0
 1066 000a 40F20003 	 movw r3,#:lower16:.LANCHOR0
 1067 000e C0F20003 	 movt r3,#:upper16:.LANCHOR0
 1068 0012 53F83050 	 ldr r5,[r3,r0,lsl#3]
 1069              	.LVL53:
 627:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 628:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	returnCode = (I2Cx->I2STAT & I2C_STAT_CODE_BITMASK);
 1070              	 .loc 1 628 0
 1071 0016 6368     	 ldr r3,[r4,#4]
 1072              	.LVL54:
 1073 0018 03F0F803 	 and r3,r3,#248
 1074              	.LVL55:
 629:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	// Save current status
 630:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	txrx_setup->status = returnCode;
 1075              	 .loc 1 630 0
 1076 001c AB61     	 str r3,[r5,#24]
 631:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	// there's no relevant information
 632:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (returnCode == I2C_I2STAT_NO_INF){
 1077              	 .loc 1 632 0
 1078 001e F82B     	 cmp r3,#248
 1079 0020 03D1     	 bne .L78
 633:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1080              	 .loc 1 633 0
 1081 0022 4FF00803 	 mov r3,#8
 1082              	.LVL56:
 1083 0026 A361     	 str r3,[r4,#24]
 634:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return;
 1084              	 .loc 1 634 0
 1085 0028 70BD     	 pop {r4,r5,r6,pc}
 1086              	.L78:
 635:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 636:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 637:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 638:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	switch (returnCode)
 1087              	 .loc 1 638 0
 1088 002a 982B     	 cmp r3,#152
 1089 002c 3AD0     	 beq .L83
 1090 002e 0CD8     	 bhi .L88
 1091 0030 802B     	 cmp r3,#128
 1092 0032 24D0     	 beq .L82
 1093 0034 04D8     	 bhi .L89
 1094 0036 602B     	 cmp r3,#96
 1095 0038 1AD0     	 beq .L81
 1096 003a 702B     	 cmp r3,#112
 1097 003c 6ED1     	 bne .L80
 1098 003e 17E0     	 b .L81
 1099              	.L89:
 1100 0040 882B     	 cmp r3,#136
 1101 0042 2FD0     	 beq .L83
 1102 0044 902B     	 cmp r3,#144
 1103 0046 69D1     	 bne .L80
 1104 0048 19E0     	 b .L82
 1105              	.L88:
 1106 004a B82B     	 cmp r3,#184
 1107 004c 49D0     	 beq .L85
 1108 004e 04D8     	 bhi .L90
 1109 0050 A02B     	 cmp r3,#160
 1110 0052 2BD0     	 beq .L84
 1111 0054 A82B     	 cmp r3,#168
 1112 0056 61D1     	 bne .L80
 1113 0058 43E0     	 b .L85
 1114              	.L90:
 1115 005a C02B     	 cmp r3,#192
 1116 005c 54D0     	 beq .L86
 1117 005e F82B     	 cmp r3,#248
 1118 0060 5CD1     	 bne .L80
 639:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
 640:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 641:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* No status information */
 642:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	case I2C_I2STAT_NO_INF:
 643:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONSET = I2C_I2CONSET_AA;
 1119              	 .loc 1 643 0
 1120 0062 4FF00403 	 mov r3,#4
 1121 0066 2360     	 str r3,[r4,#0]
 644:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1122              	 .loc 1 644 0
 1123 0068 4FF00803 	 mov r3,#8
 1124 006c A361     	 str r3,[r4,#24]
 645:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		break;
 1125              	 .loc 1 645 0
 1126 006e 70BD     	 pop {r4,r5,r6,pc}
 1127              	.L81:
 646:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 647:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* Reading phase -------------------------------------------------------- */
 648:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* Own SLA+R has been received, ACK has been returned */
 649:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	case I2C_I2STAT_S_RX_SLAW_ACK:
 650:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* General call address has been received, ACK has been returned */
 651:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	case I2C_I2STAT_S_RX_GENCALL_ACK:
 652:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONSET = I2C_I2CONSET_AA;
 1128              	 .loc 1 652 0
 1129 0070 4FF00403 	 mov r3,#4
 1130 0074 2360     	 str r3,[r4,#0]
 653:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1131              	 .loc 1 653 0
 1132 0076 4FF00803 	 mov r3,#8
 1133 007a A361     	 str r3,[r4,#24]
 654:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		break;
 1134              	 .loc 1 654 0
 1135 007c 70BD     	 pop {r4,r5,r6,pc}
 1136              	.L82:
 655:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 656:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* Previously addressed with own SLA;
 657:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	 * DATA byte has been received;
 658:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	 * ACK has been returned */
 659:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	case I2C_I2STAT_S_RX_PRE_SLA_DAT_ACK:
 660:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* DATA has been received, ACK hasn been return */
 661:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	case I2C_I2STAT_S_RX_PRE_GENCALL_DAT_ACK:
 662:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/*
 663:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		 * All data bytes that over-flow the specified receive
 664:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		 * data length, just ignore them.
 665:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		 */
 666:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		if ((txrx_setup->rx_count < txrx_setup->rx_length) \
 1137              	 .loc 1 666 0
 1138 007e 6B69     	 ldr r3,[r5,#20]
 1139 0080 2A69     	 ldr r2,[r5,#16]
 1140 0082 9342     	 cmp r3,r2
 1141 0084 07D2     	 bcs .L91
 667:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				&& (txrx_setup->rx_data != NULL)){
 1142              	 .loc 1 667 0
 1143 0086 EA68     	 ldr r2,[r5,#12]
 1144 0088 2AB1     	 cbz r2,.L91
 668:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			*(uint8_t *)(txrx_setup->rx_data + txrx_setup->rx_count) = (uint8_t)I2Cx->I2DAT;
 1145              	 .loc 1 668 0
 1146 008a A168     	 ldr r1,[r4,#8]
 1147 008c D154     	 strb r1,[r2,r3]
 669:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			txrx_setup->rx_count++;
 1148              	 .loc 1 669 0
 1149 008e 6B69     	 ldr r3,[r5,#20]
 1150 0090 03F10103 	 add r3,r3,#1
 1151 0094 6B61     	 str r3,[r5,#20]
 1152              	.L91:
 670:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
 671:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONSET = I2C_I2CONSET_AA;
 1153              	 .loc 1 671 0
 1154 0096 4FF00403 	 mov r3,#4
 1155 009a 2360     	 str r3,[r4,#0]
 672:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1156              	 .loc 1 672 0
 1157 009c 4FF00803 	 mov r3,#8
 1158 00a0 A361     	 str r3,[r4,#24]
 673:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		break;
 1159              	 .loc 1 673 0
 1160 00a2 70BD     	 pop {r4,r5,r6,pc}
 1161              	.L83:
 674:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 675:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* Previously addressed with own SLA;
 676:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	 * DATA byte has been received;
 677:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	 * NOT ACK has been returned */
 678:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	case I2C_I2STAT_S_RX_PRE_SLA_DAT_NACK:
 679:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* DATA has been received, NOT ACK has been returned */
 680:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	case I2C_I2STAT_S_RX_PRE_GENCALL_DAT_NACK:
 681:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1162              	 .loc 1 681 0
 1163 00a4 4FF00803 	 mov r3,#8
 1164 00a8 A361     	 str r3,[r4,#24]
 682:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		break;
 1165              	 .loc 1 682 0
 1166 00aa 70BD     	 pop {r4,r5,r6,pc}
 1167              	.L84:
 683:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 684:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/*
 685:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	 * Note that: Return code only let us know a stop condition mixed
 686:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	 * with a repeat start condition in the same code value.
 687:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	 * So we should provide a time-out. In case this is really a stop
 688:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	 * condition, this will return back after time out condition. Otherwise,
 689:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	 * next session that is slave receive data will be completed.
 690:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	 */
 691:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 692:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* A Stop or a repeat start condition */
 693:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	case I2C_I2STAT_S_RX_STA_STO_SLVREC_SLVTRX:
 694:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// Temporally lock the interrupt for timeout condition
 695:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2C_IntCmd(I2Cx, 0);
 1168              	 .loc 1 695 0
 1169 00ac 2046     	 mov r0,r4
 1170              	.LVL57:
 1171 00ae 4FF00001 	 mov r1,#0
 1172 00b2 FFF7FEFF 	 bl I2C_IntCmd
 1173              	.LVL58:
 696:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1174              	 .loc 1 696 0
 1175 00b6 4FF00803 	 mov r3,#8
 1176 00ba A361     	 str r3,[r4,#24]
 1177              	.LVL59:
 1178 00bc 4FF48033 	 mov r3,#65536
 1179              	.LVL60:
 1180              	.L93:
 697:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// enable time out
 698:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		timeout = I2C_SLAVE_TIME_OUT;
 699:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		while(1){
 700:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if (I2Cx->I2CONSET & I2C_I2CONSET_SI){
 1181              	 .loc 1 700 0
 1182 00c0 2268     	 ldr r2,[r4,#0]
 1183 00c2 12F0080F 	 tst r2,#8
 1184 00c6 05D0     	 beq .L92
 701:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				// re-Enable interrupt
 702:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				I2C_IntCmd(I2Cx, 1);
 1185              	 .loc 1 702 0
 1186 00c8 2046     	 mov r0,r4
 1187 00ca 4FF00101 	 mov r1,#1
 1188 00ce FFF7FEFF 	 bl I2C_IntCmd
 703:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				break;
 704:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			} else {
 705:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				timeout--;
 706:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				if (timeout == 0){
 707:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					// timeout occur, it's really a stop condition
 708:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					txrx_setup->status |= I2C_SETUP_STATUS_DONE;
 709:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					goto s_int_end;
 710:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				}
 711:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 712:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
 713:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		break;
 1189              	 .loc 1 713 0
 1190 00d2 70BD     	 pop {r4,r5,r6,pc}
 1191              	.L92:
 706:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				if (timeout == 0){
 1192              	 .loc 1 706 0
 1193 00d4 013B     	 subs r3,r3,#1
 1194 00d6 F3D1     	 bne .L93
 708:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					txrx_setup->status |= I2C_SETUP_STATUS_DONE;
 1195              	 .loc 1 708 0
 1196 00d8 AB69     	 ldr r3,[r5,#24]
 1197 00da 43F48063 	 orr r3,r3,#1024
 1198 00de AB61     	 str r3,[r5,#24]
 709:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					goto s_int_end;
 1199              	 .loc 1 709 0
 1200 00e0 1CE0     	 b .L80
 1201              	.LVL61:
 1202              	.L85:
 714:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 715:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* Writing phase -------------------------------------------------------- */
 716:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* Own SLA+R has been received, ACK has been returned */
 717:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	case I2C_I2STAT_S_TX_SLAR_ACK:
 718:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* Data has been transmitted, ACK has been received */
 719:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	case I2C_I2STAT_S_TX_DAT_ACK:
 720:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/*
 721:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		 * All data bytes that over-flow the specified receive
 722:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		 * data length, just ignore them.
 723:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		 */
 724:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		if ((txrx_setup->tx_count < txrx_setup->tx_length) \
 1203              	 .loc 1 724 0
 1204 00e2 AB68     	 ldr r3,[r5,#8]
 1205              	.LVL62:
 1206 00e4 6A68     	 ldr r2,[r5,#4]
 1207 00e6 9342     	 cmp r3,r2
 1208 00e8 07D2     	 bcs .L94
 725:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				&& (txrx_setup->tx_data != NULL)){
 1209              	 .loc 1 725 0
 1210 00ea 2A68     	 ldr r2,[r5,#0]
 1211 00ec 2AB1     	 cbz r2,.L94
 726:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			I2Cx->I2DAT = *(uint8_t *) (txrx_setup->tx_data + txrx_setup->tx_count);
 1212              	 .loc 1 726 0
 1213 00ee D35C     	 ldrb r3,[r2,r3]
 1214 00f0 A360     	 str r3,[r4,#8]
 727:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			txrx_setup->tx_count++;
 1215              	 .loc 1 727 0
 1216 00f2 AB68     	 ldr r3,[r5,#8]
 1217 00f4 03F10103 	 add r3,r3,#1
 1218 00f8 AB60     	 str r3,[r5,#8]
 1219              	.L94:
 728:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
 729:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONSET = I2C_I2CONSET_AA;
 1220              	 .loc 1 729 0
 1221 00fa 4FF00403 	 mov r3,#4
 1222 00fe 2360     	 str r3,[r4,#0]
 730:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1223              	 .loc 1 730 0
 1224 0100 4FF00803 	 mov r3,#8
 1225 0104 A361     	 str r3,[r4,#24]
 731:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		break;
 1226              	 .loc 1 731 0
 1227 0106 70BD     	 pop {r4,r5,r6,pc}
 1228              	.L86:
 732:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 733:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/* Data has been transmitted, NACK has been received,
 734:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	 * that means there's no more data to send, exit now */
 735:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	/*
 736:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	 * Note: Don't wait for stop event since in slave transmit mode,
 737:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	 * since there no proof lets us know when a stop signal has been received
 738:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	 * on slave side.
 739:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	 */
 740:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	case I2C_I2STAT_S_TX_DAT_NACK:
 741:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONSET = I2C_I2CONSET_AA;
 1229              	 .loc 1 741 0
 1230 0108 4FF00403 	 mov r3,#4
 1231 010c 2360     	 str r3,[r4,#0]
 742:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1232              	 .loc 1 742 0
 1233 010e 4FF00803 	 mov r3,#8
 1234 0112 A361     	 str r3,[r4,#24]
 743:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		txrx_setup->status |= I2C_SETUP_STATUS_DONE;
 1235              	 .loc 1 743 0
 1236 0114 AB69     	 ldr r3,[r5,#24]
 1237 0116 43F48063 	 orr r3,r3,#1024
 1238 011a AB61     	 str r3,[r5,#24]
 1239              	.LVL63:
 1240              	.L80:
 744:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		goto s_int_end;
 745:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 746:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	// Other status must be captured
 747:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	default:
 748:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** s_int_end:
 749:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// Disable interrupt
 750:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2C_IntCmd(I2Cx, 0);
 1241              	 .loc 1 750 0
 1242 011c 2046     	 mov r0,r4
 1243 011e 4FF00001 	 mov r1,#0
 1244 0122 FFF7FEFF 	 bl I2C_IntCmd
 751:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_AAC | I2C_I2CONCLR_SIC | I2C_I2CONCLR_STAC;
 1245              	 .loc 1 751 0
 1246 0126 4FF02C03 	 mov r3,#44
 1247 012a A361     	 str r3,[r4,#24]
 752:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2C_SlaveComplete[tmp] = TRUE;
 1248              	 .loc 1 752 0
 1249 012c 40F20003 	 movw r3,#:lower16:.LANCHOR2
 1250 0130 C0F20003 	 movt r3,#:upper16:.LANCHOR2
 1251 0134 4FF00102 	 mov r2,#1
 1252 0138 43F82620 	 str r2,[r3,r6,lsl#2]
 1253 013c 70BD     	 pop {r4,r5,r6,pc}
 1254              	 .cfi_endproc
 1255              	.LFE66:
 1257 013e 00BF     	 .section .text.I2C_MasterTransferData,"ax",%progbits
 1258              	 .align 2
 1259              	 .global I2C_MasterTransferData
 1260              	 .thumb
 1261              	 .thumb_func
 1263              	I2C_MasterTransferData:
 1264              	.LFB67:
 753:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		break;
 754:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 755:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 756:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 757:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*********************************************************************//**
 758:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief 		Transmit and Receive data in master mode
 759:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx			I2C peripheral selected, should be:
 760:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *  			- LPC_I2C0
 761:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
 762:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
 763:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	TransferCfg		Pointer to a I2C_M_SETUP_Type structure that
 764:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 								contains specified information about the
 765:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 								configuration for master transfer.
 766:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	Opt				a I2C_TRANSFER_OPT_Type type that selected for
 767:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 								interrupt or polling mode.
 768:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		SUCCESS or ERROR
 769:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *
 770:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * Note:
 771:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * - In case of using I2C to transmit data only, either transmit length set to 0
 772:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * or transmit data pointer set to NULL.
 773:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * - In case of using I2C to receive data only, either receive length set to 0
 774:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * or receive data pointer set to NULL.
 775:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * - In case of using I2C to transmit followed by receive data, transmit length,
 776:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * transmit data pointer, receive length and receive data pointer should be set
 777:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * corresponding.
 778:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  **********************************************************************/
 779:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** Status I2C_MasterTransferData(LPC_I2C_TypeDef *I2Cx, I2C_M_SETUP_Type *TransferCfg, \
 780:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 								I2C_TRANSFER_OPT_Type Opt)
 781:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 1265              	 .loc 1 781 0
 1266              	 .cfi_startproc
 1267              	 
 1268              	 
 1269              	.LVL64:
 1270 0000 2DE9F041 	 push {r4,r5,r6,r7,r8,lr}
 1271              	.LCFI5:
 1272              	 .cfi_def_cfa_offset 24
 1273              	 .cfi_offset 14,-4
 1274              	 .cfi_offset 8,-8
 1275              	 .cfi_offset 7,-12
 1276              	 .cfi_offset 6,-16
 1277              	 .cfi_offset 5,-20
 1278              	 .cfi_offset 4,-24
 1279 0004 82B0     	 sub sp,sp,#8
 1280              	.LCFI6:
 1281              	 .cfi_def_cfa_offset 32
 1282 0006 0546     	 mov r5,r0
 1283 0008 0C46     	 mov r4,r1
 1284              	.LVL65:
 782:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	uint8_t *txdat;
 783:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	uint8_t *rxdat;
 784:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	uint32_t CodeStatus;
 785:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	uint8_t tmp;
 786:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 787:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	// reset all default state
 788:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	txdat = (uint8_t *) TransferCfg->tx_data;
 789:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	rxdat = (uint8_t *) TransferCfg->rx_data;
 790:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	// Reset I2C setup value to default state
 791:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	TransferCfg->tx_count = 0;
 1285              	 .loc 1 791 0
 1286 000a 4FF00003 	 mov r3,#0
 1287 000e CB60     	 str r3,[r1,#12]
 792:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	TransferCfg->rx_count = 0;
 1288              	 .loc 1 792 0
 1289 0010 8B61     	 str r3,[r1,#24]
 793:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	TransferCfg->status = 0;
 1290              	 .loc 1 793 0
 1291 0012 4B62     	 str r3,[r1,#36]
 794:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 795:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (Opt == I2C_TRANSFER_POLLING){
 1292              	 .loc 1 795 0
 1293 0014 002A     	 cmp r2,#0
 1294 0016 40F0DB80 	 bne .L97
 1295              	.LVL66:
 796:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 797:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* First Start condition -------------------------------------------------------------- */
 798:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		TransferCfg->retransmissions_count = 0;
 1296              	 .loc 1 798 0
 1297 001a 4FF00003 	 mov r3,#0
 1298 001e 0B62     	 str r3,[r1,#32]
 799:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** retry:
 800:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// reset all default state
 801:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		txdat = (uint8_t *) TransferCfg->tx_data;
 802:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		rxdat = (uint8_t *) TransferCfg->rx_data;
 803:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// Reset I2C setup value to default state
 804:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		TransferCfg->tx_count = 0;
 1299              	 .loc 1 804 0
 1300 0020 1F46     	 mov r7,r3
 1301              	.LVL67:
 1302              	.L120:
 801:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		txdat = (uint8_t *) TransferCfg->tx_data;
 1303              	 .loc 1 801 0
 1304 0022 D4F80480 	 ldr r8,[r4,#4]
 1305              	.LVL68:
 802:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		rxdat = (uint8_t *) TransferCfg->rx_data;
 1306              	 .loc 1 802 0
 1307 0026 2669     	 ldr r6,[r4,#16]
 1308              	.LVL69:
 1309              	 .loc 1 804 0
 1310 0028 E760     	 str r7,[r4,#12]
 805:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		TransferCfg->rx_count = 0;
 1311              	 .loc 1 805 0
 1312 002a A761     	 str r7,[r4,#24]
 1313              	.LVL70:
 806:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		CodeStatus = 0;
 807:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 808:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// Start command
 809:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		CodeStatus = I2C_Start(I2Cx);
 1314              	 .loc 1 809 0
 1315 002c 2846     	 mov r0,r5
 1316 002e FFF7FEFF 	 bl I2C_Start
 1317              	.LVL71:
 810:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		if ((CodeStatus != I2C_I2STAT_M_TX_START) \
 811:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				&& (CodeStatus != I2C_I2STAT_M_TX_RESTART)){
 1318              	 .loc 1 811 0
 1319 0032 B0F11003 	 subs r3,r0,#16
 1320 0036 18BF     	 it ne
 1321 0038 0123     	 movne r3,#1
 810:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		if ((CodeStatus != I2C_I2STAT_M_TX_START) \
 1322              	 .loc 1 810 0
 1323 003a 0828     	 cmp r0,#8
 1324 003c 0CBF     	 ite eq
 1325 003e 0023     	 moveq r3,#0
 1326 0040 03F00103 	 andne r3,r3,#1
 1327 0044 43B1     	 cbz r3,.L99
 812:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			TransferCfg->retransmissions_count++;
 1328              	 .loc 1 812 0
 1329 0046 236A     	 ldr r3,[r4,#32]
 1330 0048 03F10103 	 add r3,r3,#1
 1331 004c 2362     	 str r3,[r4,#32]
 813:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if (TransferCfg->retransmissions_count > TransferCfg->retransmissions_max){
 1332              	 .loc 1 813 0
 1333 004e E269     	 ldr r2,[r4,#28]
 1334 0050 9342     	 cmp r3,r2
 1335 0052 E6D9     	 bls .L120
 814:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				// save status
 815:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				TransferCfg->status = CodeStatus;
 1336              	 .loc 1 815 0
 1337 0054 6062     	 str r0,[r4,#36]
 816:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				goto error;
 1338              	 .loc 1 816 0
 1339 0056 B5E0     	 b .L101
 1340              	.L99:
 817:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			} else {
 818:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				goto retry;
 819:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 820:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
 821:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 822:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* In case of sending data first --------------------------------------------------- */
 823:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		if ((TransferCfg->tx_length != 0) && (TransferCfg->tx_data != NULL)){
 1341              	 .loc 1 823 0
 1342 0058 A368     	 ldr r3,[r4,#8]
 1343 005a 002B     	 cmp r3,#0
 1344 005c 55D0     	 beq .L102
 1345              	 .loc 1 823 0 is_stmt 0 discriminator 1
 1346 005e 6368     	 ldr r3,[r4,#4]
 1347 0060 002B     	 cmp r3,#0
 1348 0062 52D0     	 beq .L102
 824:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 825:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			/* Send slave address + WR direction bit = 0 ----------------------------------- */
 826:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			CodeStatus = I2C_SendByte(I2Cx, (TransferCfg->sl_addr7bit << 1));
 1349              	 .loc 1 826 0 is_stmt 1
 1350 0064 2168     	 ldr r1,[r4,#0]
 1351 0066 4FEA4101 	 lsl r1,r1,#1
 1352 006a 2846     	 mov r0,r5
 1353              	.LVL72:
 1354 006c 01F0FE01 	 and r1,r1,#254
 1355 0070 FFF7FEFF 	 bl I2C_SendByte
 1356              	.LVL73:
 827:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if (CodeStatus != I2C_I2STAT_M_TX_SLAW_ACK){
 1357              	 .loc 1 827 0
 1358 0074 1828     	 cmp r0,#24
 1359 0076 04D1     	 bne .L103
 828:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				TransferCfg->retransmissions_count++;
 829:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				if (TransferCfg->retransmissions_count > TransferCfg->retransmissions_max){
 830:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					// save status
 831:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					TransferCfg->status = CodeStatus | I2C_SETUP_STATUS_NOACKF;
 832:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					goto error;
 833:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				} else {
 834:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					goto retry;
 835:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				}
 836:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 837:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 838:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			/* Send a number of data bytes ---------------------------------------- */
 839:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			while (TransferCfg->tx_count < TransferCfg->tx_length)
 1360              	 .loc 1 839 0 discriminator 1
 1361 0078 A268     	 ldr r2,[r4,#8]
 1362 007a E368     	 ldr r3,[r4,#12]
 1363 007c 9A42     	 cmp r2,r3
 1364 007e 0BD8     	 bhi .L107
 1365 0080 23E0     	 b .L105
 1366              	.L103:
 828:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				TransferCfg->retransmissions_count++;
 1367              	 .loc 1 828 0
 1368 0082 236A     	 ldr r3,[r4,#32]
 1369 0084 03F10103 	 add r3,r3,#1
 1370 0088 2362     	 str r3,[r4,#32]
 829:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				if (TransferCfg->retransmissions_count > TransferCfg->retransmissions_max){
 1371              	 .loc 1 829 0
 1372 008a E269     	 ldr r2,[r4,#28]
 1373 008c 9342     	 cmp r3,r2
 1374 008e C8D9     	 bls .L120
 831:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					TransferCfg->status = CodeStatus | I2C_SETUP_STATUS_NOACKF;
 1375              	 .loc 1 831 0
 1376 0090 40F40070 	 orr r0,r0,#512
 1377              	.LVL74:
 1378 0094 6062     	 str r0,[r4,#36]
 832:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					goto error;
 1379              	 .loc 1 832 0
 1380 0096 95E0     	 b .L101
 1381              	.LVL75:
 1382              	.L107:
 840:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			{
 841:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				CodeStatus = I2C_SendByte(I2Cx, *txdat);
 1383              	 .loc 1 841 0
 1384 0098 2846     	 mov r0,r5
 1385              	.LVL76:
 1386 009a 18F8011B 	 ldrb r1,[r8],#1
 1387 009e FFF7FEFF 	 bl I2C_SendByte
 1388              	.LVL77:
 842:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				if (CodeStatus != I2C_I2STAT_M_TX_DAT_ACK){
 1389              	 .loc 1 842 0
 1390 00a2 2828     	 cmp r0,#40
 1391 00a4 0AD0     	 beq .L106
 843:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					TransferCfg->retransmissions_count++;
 1392              	 .loc 1 843 0
 1393 00a6 236A     	 ldr r3,[r4,#32]
 1394 00a8 03F10103 	 add r3,r3,#1
 1395 00ac 2362     	 str r3,[r4,#32]
 844:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					if (TransferCfg->retransmissions_count > TransferCfg->retransmissions_max){
 1396              	 .loc 1 844 0
 1397 00ae E269     	 ldr r2,[r4,#28]
 1398 00b0 9342     	 cmp r3,r2
 1399 00b2 B6D9     	 bls .L120
 845:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						// save status
 846:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						TransferCfg->status = CodeStatus | I2C_SETUP_STATUS_NOACKF;
 1400              	 .loc 1 846 0
 1401 00b4 40F40070 	 orr r0,r0,#512
 1402              	.LVL78:
 1403 00b8 6062     	 str r0,[r4,#36]
 847:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						goto error;
 1404              	 .loc 1 847 0
 1405 00ba 83E0     	 b .L101
 1406              	.LVL79:
 1407              	.L106:
 848:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					} else {
 849:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						goto retry;
 850:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					}
 851:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				}
 852:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 853:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				txdat++;
 854:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				TransferCfg->tx_count++;
 1408              	 .loc 1 854 0
 1409 00bc E368     	 ldr r3,[r4,#12]
 1410 00be 03F10103 	 add r3,r3,#1
 1411 00c2 E360     	 str r3,[r4,#12]
 839:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			while (TransferCfg->tx_count < TransferCfg->tx_length)
 1412              	 .loc 1 839 0
 1413 00c4 A268     	 ldr r2,[r4,#8]
 1414 00c6 9A42     	 cmp r2,r3
 1415 00c8 E6D8     	 bhi .L107
 1416              	.L105:
 855:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 856:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
 857:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 858:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Second Start condition (Repeat Start) ------------------------------------------- */
 859:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		if ((TransferCfg->tx_length != 0) && (TransferCfg->tx_data != NULL) \
 1417              	 .loc 1 859 0
 1418 00ca A368     	 ldr r3,[r4,#8]
 1419 00cc EBB1     	 cbz r3,.L102
 1420              	 .loc 1 859 0 is_stmt 0 discriminator 1
 1421 00ce 6368     	 ldr r3,[r4,#4]
 1422 00d0 DBB1     	 cbz r3,.L102
 860:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				&& (TransferCfg->rx_length != 0) && (TransferCfg->rx_data != NULL)){
 1423              	 .loc 1 860 0 is_stmt 1
 1424 00d2 6369     	 ldr r3,[r4,#20]
 1425 00d4 002B     	 cmp r3,#0
 1426 00d6 6FD0     	 beq .L108
 1427              	 .loc 1 860 0 is_stmt 0 discriminator 1
 1428 00d8 2369     	 ldr r3,[r4,#16]
 1429 00da 002B     	 cmp r3,#0
 1430 00dc 6CD0     	 beq .L108
 861:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 862:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			CodeStatus = I2C_Start(I2Cx);
 1431              	 .loc 1 862 0 is_stmt 1
 1432 00de 2846     	 mov r0,r5
 1433              	.LVL80:
 1434 00e0 FFF7FEFF 	 bl I2C_Start
 1435              	.LVL81:
 863:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if ((CodeStatus != I2C_I2STAT_M_RX_START) \
 864:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					&& (CodeStatus != I2C_I2STAT_M_RX_RESTART)){
 1436              	 .loc 1 864 0
 1437 00e4 B0F11003 	 subs r3,r0,#16
 1438 00e8 18BF     	 it ne
 1439 00ea 0123     	 movne r3,#1
 863:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if ((CodeStatus != I2C_I2STAT_M_RX_START) \
 1440              	 .loc 1 863 0
 1441 00ec 0828     	 cmp r0,#8
 1442 00ee 0CBF     	 ite eq
 1443 00f0 0023     	 moveq r3,#0
 1444 00f2 03F00103 	 andne r3,r3,#1
 1445 00f6 43B1     	 cbz r3,.L102
 865:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				TransferCfg->retransmissions_count++;
 1446              	 .loc 1 865 0
 1447 00f8 236A     	 ldr r3,[r4,#32]
 1448 00fa 03F10103 	 add r3,r3,#1
 1449 00fe 2362     	 str r3,[r4,#32]
 866:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				if (TransferCfg->retransmissions_count > TransferCfg->retransmissions_max){
 1450              	 .loc 1 866 0
 1451 0100 E269     	 ldr r2,[r4,#28]
 1452 0102 9342     	 cmp r3,r2
 1453 0104 8DD9     	 bls .L120
 867:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					// Update status
 868:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					TransferCfg->status = CodeStatus;
 1454              	 .loc 1 868 0
 1455 0106 6062     	 str r0,[r4,#36]
 869:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					goto error;
 1456              	 .loc 1 869 0
 1457 0108 5CE0     	 b .L101
 1458              	.L102:
 870:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				} else {
 871:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					goto retry;
 872:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				}
 873:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 874:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
 875:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 876:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Then, start reading after sending data -------------------------------------- */
 877:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		if ((TransferCfg->rx_length != 0) && (TransferCfg->rx_data != NULL)){
 1459              	 .loc 1 877 0
 1460 010a 6369     	 ldr r3,[r4,#20]
 1461 010c 002B     	 cmp r3,#0
 1462 010e 53D0     	 beq .L108
 1463              	 .loc 1 877 0 is_stmt 0 discriminator 1
 1464 0110 2369     	 ldr r3,[r4,#16]
 1465 0112 002B     	 cmp r3,#0
 1466 0114 50D0     	 beq .L108
 878:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			/* Send slave address + RD direction bit = 1 ----------------------------------- */
 879:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 880:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			CodeStatus = I2C_SendByte(I2Cx, ((TransferCfg->sl_addr7bit << 1) | 0x01));
 1467              	 .loc 1 880 0 is_stmt 1
 1468 0116 2168     	 ldr r1,[r4,#0]
 1469 0118 4FEA4101 	 lsl r1,r1,#1
 1470 011c 41F00101 	 orr r1,r1,#1
 1471 0120 2846     	 mov r0,r5
 1472              	.LVL82:
 1473 0122 C9B2     	 uxtb r1,r1
 1474 0124 FFF7FEFF 	 bl I2C_SendByte
 1475              	.LVL83:
 881:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if (CodeStatus != I2C_I2STAT_M_RX_SLAR_ACK){
 1476              	 .loc 1 881 0
 1477 0128 4028     	 cmp r0,#64
 1478 012a 04D1     	 bne .L109
 882:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				TransferCfg->retransmissions_count++;
 883:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				if (TransferCfg->retransmissions_count > TransferCfg->retransmissions_max){
 884:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					// update status
 885:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					TransferCfg->status = CodeStatus | I2C_SETUP_STATUS_NOACKF;
 886:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					goto error;
 887:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				} else {
 888:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					goto retry;
 889:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				}
 890:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 891:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 892:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			/* Receive a number of data bytes ------------------------------------------------- */
 893:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			while (TransferCfg->rx_count < TransferCfg->rx_length){
 1479              	 .loc 1 893 0 discriminator 1
 1480 012c A369     	 ldr r3,[r4,#24]
 1481 012e 6269     	 ldr r2,[r4,#20]
 1482 0130 9A42     	 cmp r2,r3
 1483 0132 0CD8     	 bhi .L110
 1484 0134 40E0     	 b .L108
 1485              	.L109:
 882:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				TransferCfg->retransmissions_count++;
 1486              	 .loc 1 882 0
 1487 0136 236A     	 ldr r3,[r4,#32]
 1488 0138 03F10103 	 add r3,r3,#1
 1489 013c 2362     	 str r3,[r4,#32]
 883:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				if (TransferCfg->retransmissions_count > TransferCfg->retransmissions_max){
 1490              	 .loc 1 883 0
 1491 013e E269     	 ldr r2,[r4,#28]
 1492 0140 9342     	 cmp r3,r2
 1493 0142 7FF66EAF 	 bls .L120
 885:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					TransferCfg->status = CodeStatus | I2C_SETUP_STATUS_NOACKF;
 1494              	 .loc 1 885 0
 1495 0146 40F40070 	 orr r0,r0,#512
 1496              	.LVL84:
 1497 014a 6062     	 str r0,[r4,#36]
 886:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					goto error;
 1498              	 .loc 1 886 0
 1499 014c 3AE0     	 b .L101
 1500              	.LVL85:
 1501              	.L110:
 894:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 895:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/*
 896:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * Note that: if data length is only one, the master should not
 897:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * issue an ACK signal on bus after reading to avoid of next data frame
 898:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * on slave side
 899:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 */
 900:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				if (TransferCfg->rx_count < (TransferCfg->rx_length - 1)){
 901:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					// Issue an ACK signal for next data frame
 902:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					CodeStatus = I2C_GetByte(I2Cx, &tmp, 1);
 1502              	 .loc 1 902 0
 1503 014e 4FF00108 	 mov r8,#1
 1504              	.L116:
 900:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				if (TransferCfg->rx_count < (TransferCfg->rx_length - 1)){
 1505              	 .loc 1 900 0
 1506 0152 02F1FF32 	 add r2,r2,#-1
 1507 0156 9342     	 cmp r3,r2
 1508 0158 11D2     	 bcs .L111
 1509              	 .loc 1 902 0
 1510 015a 2846     	 mov r0,r5
 1511              	.LVL86:
 1512 015c 0DF10701 	 add r1,sp,#7
 1513 0160 4246     	 mov r2,r8
 1514 0162 FFF7FEFF 	 bl I2C_GetByte
 1515              	.LVL87:
 903:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					if (CodeStatus != I2C_I2STAT_M_RX_DAT_ACK){
 1516              	 .loc 1 903 0
 1517 0166 5028     	 cmp r0,#80
 1518 0168 1BD0     	 beq .L112
 904:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						TransferCfg->retransmissions_count++;
 1519              	 .loc 1 904 0
 1520 016a 236A     	 ldr r3,[r4,#32]
 1521 016c 03F10103 	 add r3,r3,#1
 1522 0170 2362     	 str r3,[r4,#32]
 905:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						if (TransferCfg->retransmissions_count > TransferCfg->retransmissions_max){
 1523              	 .loc 1 905 0
 1524 0172 E269     	 ldr r2,[r4,#28]
 1525 0174 9342     	 cmp r3,r2
 1526 0176 7FF654AF 	 bls .L120
 906:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							// update status
 907:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							TransferCfg->status = CodeStatus;
 1527              	 .loc 1 907 0
 1528 017a 6062     	 str r0,[r4,#36]
 908:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							goto error;
 1529              	 .loc 1 908 0
 1530 017c 22E0     	 b .L101
 1531              	.L111:
 909:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						} else {
 910:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							goto retry;
 911:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						}
 912:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					}
 913:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				} else {
 914:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					// Do not issue an ACK signal
 915:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					CodeStatus = I2C_GetByte(I2Cx, &tmp, 0);
 1532              	 .loc 1 915 0
 1533 017e 2846     	 mov r0,r5
 1534              	.LVL88:
 1535 0180 0DF10701 	 add r1,sp,#7
 1536 0184 3A46     	 mov r2,r7
 1537 0186 FFF7FEFF 	 bl I2C_GetByte
 1538              	.LVL89:
 916:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					if (CodeStatus != I2C_I2STAT_M_RX_DAT_NACK){
 1539              	 .loc 1 916 0
 1540 018a 5828     	 cmp r0,#88
 1541 018c 09D0     	 beq .L112
 917:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						TransferCfg->retransmissions_count++;
 1542              	 .loc 1 917 0
 1543 018e 236A     	 ldr r3,[r4,#32]
 1544 0190 03F10103 	 add r3,r3,#1
 1545 0194 2362     	 str r3,[r4,#32]
 918:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						if (TransferCfg->retransmissions_count > TransferCfg->retransmissions_max){
 1546              	 .loc 1 918 0
 1547 0196 E269     	 ldr r2,[r4,#28]
 1548 0198 9342     	 cmp r3,r2
 1549 019a 7FF642AF 	 bls .L120
 919:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							// update status
 920:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							TransferCfg->status = CodeStatus;
 1550              	 .loc 1 920 0
 1551 019e 6062     	 str r0,[r4,#36]
 921:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							goto error;
 1552              	 .loc 1 921 0
 1553 01a0 10E0     	 b .L101
 1554              	.L112:
 922:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						} else {
 923:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							goto retry;
 924:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						}
 925:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					}
 926:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				}
 927:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				*rxdat++ = tmp;
 1555              	 .loc 1 927 0
 1556 01a2 9DF80730 	 ldrb r3,[sp,#7]
 1557 01a6 06F8013B 	 strb r3,[r6],#1
 1558              	.LVL90:
 928:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				TransferCfg->rx_count++;
 1559              	 .loc 1 928 0
 1560 01aa A369     	 ldr r3,[r4,#24]
 1561 01ac 03F10103 	 add r3,r3,#1
 1562 01b0 A361     	 str r3,[r4,#24]
 893:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			while (TransferCfg->rx_count < TransferCfg->rx_length){
 1563              	 .loc 1 893 0
 1564 01b2 6269     	 ldr r2,[r4,#20]
 1565 01b4 9A42     	 cmp r2,r3
 1566 01b6 CCD8     	 bhi .L116
 1567              	.L108:
 929:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
 930:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
 931:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 932:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Send STOP condition ------------------------------------------------- */
 933:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2C_Stop(I2Cx);
 1568              	 .loc 1 933 0
 1569 01b8 2846     	 mov r0,r5
 1570              	.LVL91:
 1571 01ba FFF7FEFF 	 bl I2C_Stop
 934:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return SUCCESS;
 1572              	 .loc 1 934 0
 1573 01be 4FF00100 	 mov r0,#1
 1574 01c2 26E0     	 b .L113
 1575              	.L101:
 935:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 936:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** error:
 937:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// Send stop condition
 938:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2C_Stop(I2Cx);
 1576              	 .loc 1 938 0
 1577 01c4 2846     	 mov r0,r5
 1578 01c6 FFF7FEFF 	 bl I2C_Stop
 939:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return ERROR;
 1579              	 .loc 1 939 0
 1580 01ca 4FF00000 	 mov r0,#0
 1581 01ce 20E0     	 b .L113
 1582              	.LVL92:
 1583              	.L97:
 940:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 941:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 942:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else if (Opt == I2C_TRANSFER_INTERRUPT){
 1584              	 .loc 1 942 0
 1585 01d0 012A     	 cmp r2,#1
 943:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// Setup tx_rx data, callback and interrupt handler
 944:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		tmp = I2C_getNum(I2Cx);
 945:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		i2cdat[tmp].txrx_setup = (uint32_t) TransferCfg;
 946:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// Set direction phase, write first
 947:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		i2cdat[tmp].dir = 0;
 948:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 949:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* First Start condition -------------------------------------------------------------- */
 950:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 951:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONSET = I2C_I2CONSET_STA;
 952:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2C_IntCmd(I2Cx, 1);
 953:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 954:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return (SUCCESS);
 955:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
 956:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 957:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	return ERROR;
 1586              	 .loc 1 957 0
 1587 01d2 18BF     	 it ne
 1588 01d4 0020     	 movne r0,#0
 942:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else if (Opt == I2C_TRANSFER_INTERRUPT){
 1589              	 .loc 1 942 0
 1590 01d6 1CD1     	 bne .L113
 944:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		tmp = I2C_getNum(I2Cx);
 1591              	 .loc 1 944 0
 1592 01d8 FFF7FEFF 	 bl I2C_getNum
 1593              	.LVL93:
 1594 01dc C0B2     	 uxtb r0,r0
 1595              	.LVL94:
 1596 01de 8DF80700 	 strb r0,[sp,#7]
 945:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		i2cdat[tmp].txrx_setup = (uint32_t) TransferCfg;
 1597              	 .loc 1 945 0
 1598 01e2 40F20003 	 movw r3,#:lower16:.LANCHOR0
 1599 01e6 C0F20003 	 movt r3,#:upper16:.LANCHOR0
 1600 01ea 43F83040 	 str r4,[r3,r0,lsl#3]
 947:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		i2cdat[tmp].dir = 0;
 1601              	 .loc 1 947 0
 1602 01ee 03EBC003 	 add r3,r3,r0,lsl#3
 1603 01f2 4FF00002 	 mov r2,#0
 1604 01f6 5A60     	 str r2,[r3,#4]
 950:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1605              	 .loc 1 950 0
 1606 01f8 4FF00803 	 mov r3,#8
 1607 01fc AB61     	 str r3,[r5,#24]
 951:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONSET = I2C_I2CONSET_STA;
 1608              	 .loc 1 951 0
 1609 01fe 4FF02003 	 mov r3,#32
 1610 0202 2B60     	 str r3,[r5,#0]
 952:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2C_IntCmd(I2Cx, 1);
 1611              	 .loc 1 952 0
 1612 0204 2846     	 mov r0,r5
 1613              	.LVL95:
 1614 0206 4FF00101 	 mov r1,#1
 1615 020a FFF7FEFF 	 bl I2C_IntCmd
 954:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return (SUCCESS);
 1616              	 .loc 1 954 0
 1617 020e 4FF00100 	 mov r0,#1
 1618              	.L113:
 958:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 1619              	 .loc 1 958 0
 1620 0212 02B0     	 add sp,sp,#8
 1621 0214 BDE8F081 	 pop {r4,r5,r6,r7,r8,pc}
 1622              	 .cfi_endproc
 1623              	.LFE67:
 1625              	 .section .text.I2C_SlaveTransferData,"ax",%progbits
 1626              	 .align 2
 1627              	 .global I2C_SlaveTransferData
 1628              	 .thumb
 1629              	 .thumb_func
 1631              	I2C_SlaveTransferData:
 1632              	.LFB68:
 959:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
 960:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*********************************************************************//**
 961:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief 		Receive and Transmit data in slave mode
 962:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx			I2C peripheral selected, should be
 963:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *    			- LPC_I2C0
 964:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
 965:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
 966:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	TransferCfg		Pointer to a I2C_S_SETUP_Type structure that
 967:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 								contains specified information about the
 968:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 								configuration for master transfer.
 969:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	Opt				I2C_TRANSFER_OPT_Type type that selected for
 970:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 								interrupt or polling mode.
 971:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		SUCCESS or ERROR
 972:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *
 973:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * Note:
 974:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * The mode of slave's operation depends on the command sent from master on
 975:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * the I2C bus. If the master send a SLA+W command, this sub-routine will
 976:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * use receive data length and receive data pointer. If the master send a SLA+R
 977:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * command, this sub-routine will use transmit data length and transmit data
 978:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * pointer.
 979:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * If the master issue an repeat start command or a stop command, the slave will
 980:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * enable an time out condition, during time out condition, if there's no activity
 981:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * on I2C bus, the slave will exit, otherwise (i.e. the master send a SLA+R/W),
 982:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * the slave then switch to relevant operation mode. The time out should be used
 983:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * because the return status code can not show difference from stop and repeat
 984:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * start command in slave operation.
 985:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * In case of the expected data length from master is greater than data length
 986:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * that slave can support:
 987:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * - In case of reading operation (from master): slave will return I2C_I2DAT_IDLE_CHAR
 988:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * value.
 989:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * - In case of writing operation (from master): slave will ignore remain data from master.
 990:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  **********************************************************************/
 991:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** Status I2C_SlaveTransferData(LPC_I2C_TypeDef *I2Cx, I2C_S_SETUP_Type *TransferCfg, \
 992:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 								I2C_TRANSFER_OPT_Type Opt)
 993:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 1633              	 .loc 1 993 0
 1634              	 .cfi_startproc
 1635              	 
 1636              	 
 1637              	.LVL96:
 1638 0000 2DE9F047 	 push {r4,r5,r6,r7,r8,r9,sl,lr}
 1639              	.LCFI7:
 1640              	 .cfi_def_cfa_offset 32
 1641              	 .cfi_offset 14,-4
 1642              	 .cfi_offset 10,-8
 1643              	 .cfi_offset 9,-12
 1644              	 .cfi_offset 8,-16
 1645              	 .cfi_offset 7,-20
 1646              	 .cfi_offset 6,-24
 1647              	 .cfi_offset 5,-28
 1648              	 .cfi_offset 4,-32
 1649 0004 0446     	 mov r4,r0
 1650 0006 0D46     	 mov r5,r1
 994:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	uint8_t *txdat;
 995:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	uint8_t *rxdat;
 996:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	uint32_t CodeStatus;
 997:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	uint32_t timeout;
 998:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	int32_t time_en;
 999:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	int32_t tmp;
1000:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1001:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	// reset all default state
1002:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	txdat = (uint8_t *) TransferCfg->tx_data;
 1651              	 .loc 1 1002 0
 1652 0008 0868     	 ldr r0,[r1,#0]
 1653              	.LVL97:
1003:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	rxdat = (uint8_t *) TransferCfg->rx_data;
 1654              	 .loc 1 1003 0
 1655 000a CE68     	 ldr r6,[r1,#12]
 1656              	.LVL98:
1004:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	// Reset I2C setup value to default state
1005:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	TransferCfg->tx_count = 0;
 1657              	 .loc 1 1005 0
 1658 000c 4FF00001 	 mov r1,#0
 1659              	.LVL99:
 1660 0010 A960     	 str r1,[r5,#8]
1006:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	TransferCfg->rx_count = 0;
 1661              	 .loc 1 1006 0
 1662 0012 6961     	 str r1,[r5,#20]
1007:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	TransferCfg->status = 0;
 1663              	 .loc 1 1007 0
 1664 0014 A961     	 str r1,[r5,#24]
1008:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1009:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1010:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	// Polling option
1011:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (Opt == I2C_TRANSFER_POLLING){
 1665              	 .loc 1 1011 0
 1666 0016 002A     	 cmp r2,#0
 1667 0018 40F09280 	 bne .L122
1012:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1013:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Set AA bit to ACK command on I2C bus */
1014:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONSET = I2C_I2CONSET_AA;
 1668              	 .loc 1 1014 0
 1669 001c 4FF00402 	 mov r2,#4
 1670              	.LVL100:
 1671 0020 2260     	 str r2,[r4,#0]
1015:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Clear SI bit to be ready ... */
1016:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = (I2C_I2CONCLR_SIC | I2C_I2CONCLR_STAC);
 1672              	 .loc 1 1016 0
 1673 0022 4FF02802 	 mov r2,#40
 1674 0026 A261     	 str r2,[r4,#24]
 1675              	.LVL101:
1017:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1018:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		time_en = 0;
 1676              	 .loc 1 1018 0
 1677 0028 4FF00001 	 mov r1,#0
1019:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		timeout = 0;
 1678              	 .loc 1 1019 0
 1679 002c 0F46     	 mov r7,r1
1020:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1021:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		while (1)
1022:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		{
1023:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			/* Check SI flag ready */
1024:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if (I2Cx->I2CONSET & I2C_I2CONSET_SI)
1025:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			{
1026:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				time_en = 0;
1027:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1028:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				switch (CodeStatus = (I2Cx->I2STAT & I2C_STAT_CODE_BITMASK))
1029:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				{
1030:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1031:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/* No status information */
1032:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				case I2C_I2STAT_NO_INF:
1033:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONSET = I2C_I2CONSET_AA;
1034:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
1035:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					break;
1036:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1037:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/* Reading phase -------------------------------------------------------- */
1038:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/* Own SLA+R has been received, ACK has been returned */
1039:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				case I2C_I2STAT_S_RX_SLAW_ACK:
1040:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/* General call address has been received, ACK has been returned */
1041:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				case I2C_I2STAT_S_RX_GENCALL_ACK:
1042:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONSET = I2C_I2CONSET_AA;
1043:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
1044:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					break;
1045:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1046:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/* Previously addressed with own SLA;
1047:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * DATA byte has been received;
1048:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * ACK has been returned */
1049:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				case I2C_I2STAT_S_RX_PRE_SLA_DAT_ACK:
1050:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/* DATA has been received, ACK hasn been return */
1051:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				case I2C_I2STAT_S_RX_PRE_GENCALL_DAT_ACK:
1052:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					/*
1053:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					 * All data bytes that over-flow the specified receive
1054:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					 * data length, just ignore them.
1055:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					 */
1056:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					if ((TransferCfg->rx_count < TransferCfg->rx_length) \
1057:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							&& (TransferCfg->rx_data != NULL)){
1058:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						*rxdat++ = (uint8_t)I2Cx->I2DAT;
1059:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						TransferCfg->rx_count++;
1060:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					}
1061:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONSET = I2C_I2CONSET_AA;
1062:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
1063:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					break;
1064:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1065:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/* Previously addressed with own SLA;
1066:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * DATA byte has been received;
1067:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * NOT ACK has been returned */
1068:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				case I2C_I2STAT_S_RX_PRE_SLA_DAT_NACK:
1069:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/* DATA has been received, NOT ACK has been returned */
1070:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				case I2C_I2STAT_S_RX_PRE_GENCALL_DAT_NACK:
1071:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1680              	 .loc 1 1071 0
 1681 002e 4FF00808 	 mov r8,#8
1026:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				time_en = 0;
 1682              	 .loc 1 1026 0
 1683 0032 8C46     	 mov ip,r1
1072:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					break;
1073:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1074:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/*
1075:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * Note that: Return code only let us know a stop condition mixed
1076:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * with a repeat start condition in the same code value.
1077:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * So we should provide a time-out. In case this is really a stop
1078:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * condition, this will return back after time out condition. Otherwise,
1079:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * next session that is slave receive data will be completed.
1080:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 */
1081:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1082:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/* A Stop or a repeat start condition */
1083:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				case I2C_I2STAT_S_RX_STA_STO_SLVREC_SLVTRX:
1084:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
1085:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					// enable time out
1086:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					time_en = 1;
1087:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					timeout = 0;
1088:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					break;
1089:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1090:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/* Writing phase -------------------------------------------------------- */
1091:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/* Own SLA+R has been received, ACK has been returned */
1092:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				case I2C_I2STAT_S_TX_SLAR_ACK:
1093:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/* Data has been transmitted, ACK has been received */
1094:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				case I2C_I2STAT_S_TX_DAT_ACK:
1095:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					/*
1096:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					 * All data bytes that over-flow the specified receive
1097:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					 * data length, just ignore them.
1098:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					 */
1099:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					if ((TransferCfg->tx_count < TransferCfg->tx_length) \
1100:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							&& (TransferCfg->tx_data != NULL)){
1101:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						I2Cx->I2DAT = *txdat++;
1102:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						TransferCfg->tx_count++;
1103:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					}
1104:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONSET = I2C_I2CONSET_AA;
 1684              	 .loc 1 1104 0
 1685 0034 4FF00409 	 mov r9,#4
1105:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
1106:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					break;
1107:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1108:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/* Data has been transmitted, NACK has been received,
1109:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * that means there's no more data to send, exit now */
1110:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				/*
1111:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * Note: Don't wait for stop event since in slave transmit mode,
1112:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * since there no proof lets us know when a stop signal has been received
1113:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 * on slave side.
1114:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				 */
1115:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				case I2C_I2STAT_S_TX_DAT_NACK:
1116:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONSET = I2C_I2CONSET_AA;
1117:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
1118:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					// enable time out
1119:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					time_en = 1;
 1686              	 .loc 1 1119 0
 1687 0038 4FF0010A 	 mov sl,#1
 1688              	.LVL102:
 1689              	.L145:
1024:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			if (I2Cx->I2CONSET & I2C_I2CONSET_SI)
 1690              	 .loc 1 1024 0
 1691 003c 2268     	 ldr r2,[r4,#0]
 1692 003e 12F0080F 	 tst r2,#8
 1693 0042 6BD0     	 beq .L124
 1694              	.LVL103:
1028:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				switch (CodeStatus = (I2Cx->I2STAT & I2C_STAT_CODE_BITMASK))
 1695              	 .loc 1 1028 0
 1696 0044 6368     	 ldr r3,[r4,#4]
 1697              	.LVL104:
 1698 0046 03F0F803 	 and r3,r3,#248
 1699              	.LVL105:
 1700 004a 982B     	 cmp r3,#152
 1701 004c 38D0     	 beq .L128
 1702 004e 0CD8     	 bhi .L133
 1703 0050 802B     	 cmp r3,#128
 1704 0052 22D0     	 beq .L127
 1705 0054 04D8     	 bhi .L134
 1706 0056 602B     	 cmp r3,#96
 1707 0058 19D0     	 beq .L126
 1708 005a 702B     	 cmp r3,#112
 1709 005c 53D1     	 bne .L125
 1710 005e 16E0     	 b .L126
 1711              	.L134:
 1712 0060 882B     	 cmp r3,#136
 1713 0062 2DD0     	 beq .L128
 1714 0064 902B     	 cmp r3,#144
 1715 0066 4ED1     	 bne .L125
 1716 0068 17E0     	 b .L127
 1717              	.L133:
 1718 006a B82B     	 cmp r3,#184
 1719 006c 31D0     	 beq .L130
 1720 006e 04D8     	 bhi .L135
 1721 0070 A02B     	 cmp r3,#160
 1722 0072 29D0     	 beq .L129
 1723 0074 A82B     	 cmp r3,#168
 1724 0076 46D1     	 bne .L125
 1725 0078 2BE0     	 b .L130
 1726              	.L135:
 1727 007a C02B     	 cmp r3,#192
 1728 007c 3CD0     	 beq .L131
 1729 007e F82B     	 cmp r3,#248
 1730 0080 41D1     	 bne .L125
1033:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONSET = I2C_I2CONSET_AA;
 1731              	 .loc 1 1033 0
 1732 0082 C4F80090 	 str r9,[r4,#0]
1034:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1733              	 .loc 1 1034 0
 1734 0086 C4F81880 	 str r8,[r4,#24]
1026:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				time_en = 0;
 1735              	 .loc 1 1026 0
 1736 008a 6146     	 mov r1,ip
1035:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					break;
 1737              	 .loc 1 1035 0
 1738 008c D6E7     	 b .L145
 1739              	.L126:
1042:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONSET = I2C_I2CONSET_AA;
 1740              	 .loc 1 1042 0
 1741 008e C4F80090 	 str r9,[r4,#0]
1043:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1742              	 .loc 1 1043 0
 1743 0092 C4F81880 	 str r8,[r4,#24]
1026:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				time_en = 0;
 1744              	 .loc 1 1026 0
 1745 0096 6146     	 mov r1,ip
1044:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					break;
 1746              	 .loc 1 1044 0
 1747 0098 D0E7     	 b .L145
 1748              	.L127:
1056:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					if ((TransferCfg->rx_count < TransferCfg->rx_length) \
 1749              	 .loc 1 1056 0
 1750 009a 6969     	 ldr r1,[r5,#20]
 1751 009c 2A69     	 ldr r2,[r5,#16]
 1752 009e 9142     	 cmp r1,r2
 1753 00a0 08D2     	 bcs .L137
1057:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							&& (TransferCfg->rx_data != NULL)){
 1754              	 .loc 1 1057 0
 1755 00a2 EA68     	 ldr r2,[r5,#12]
 1756 00a4 32B1     	 cbz r2,.L137
1058:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						*rxdat++ = (uint8_t)I2Cx->I2DAT;
 1757              	 .loc 1 1058 0
 1758 00a6 A268     	 ldr r2,[r4,#8]
 1759 00a8 06F8012B 	 strb r2,[r6],#1
 1760              	.LVL106:
1059:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						TransferCfg->rx_count++;
 1761              	 .loc 1 1059 0
 1762 00ac 6A69     	 ldr r2,[r5,#20]
 1763 00ae 02F10102 	 add r2,r2,#1
 1764 00b2 6A61     	 str r2,[r5,#20]
 1765              	.L137:
1061:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONSET = I2C_I2CONSET_AA;
 1766              	 .loc 1 1061 0
 1767 00b4 C4F80090 	 str r9,[r4,#0]
1062:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1768              	 .loc 1 1062 0
 1769 00b8 C4F81880 	 str r8,[r4,#24]
1026:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				time_en = 0;
 1770              	 .loc 1 1026 0
 1771 00bc 6146     	 mov r1,ip
1063:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					break;
 1772              	 .loc 1 1063 0
 1773 00be BDE7     	 b .L145
 1774              	.L128:
1071:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1775              	 .loc 1 1071 0
 1776 00c0 C4F81880 	 str r8,[r4,#24]
1026:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				time_en = 0;
 1777              	 .loc 1 1026 0
 1778 00c4 6146     	 mov r1,ip
1072:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					break;
 1779              	 .loc 1 1072 0
 1780 00c6 B9E7     	 b .L145
 1781              	.L129:
1084:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1782              	 .loc 1 1084 0
 1783 00c8 C4F81880 	 str r8,[r4,#24]
 1784              	.LVL107:
1086:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					time_en = 1;
 1785              	 .loc 1 1086 0
 1786 00cc 5146     	 mov r1,sl
1087:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					timeout = 0;
 1787              	 .loc 1 1087 0
 1788 00ce 6746     	 mov r7,ip
1088:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					break;
 1789              	 .loc 1 1088 0
 1790 00d0 B4E7     	 b .L145
 1791              	.LVL108:
 1792              	.L130:
1099:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					if ((TransferCfg->tx_count < TransferCfg->tx_length) \
 1793              	 .loc 1 1099 0
 1794 00d2 A968     	 ldr r1,[r5,#8]
 1795 00d4 6A68     	 ldr r2,[r5,#4]
 1796 00d6 9142     	 cmp r1,r2
 1797 00d8 08D2     	 bcs .L138
1100:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 							&& (TransferCfg->tx_data != NULL)){
 1798              	 .loc 1 1100 0
 1799 00da 2A68     	 ldr r2,[r5,#0]
 1800 00dc 32B1     	 cbz r2,.L138
1101:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						I2Cx->I2DAT = *txdat++;
 1801              	 .loc 1 1101 0
 1802 00de 10F8012B 	 ldrb r2,[r0],#1
 1803              	.LVL109:
 1804 00e2 A260     	 str r2,[r4,#8]
 1805              	.LVL110:
1102:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 						TransferCfg->tx_count++;
 1806              	 .loc 1 1102 0
 1807 00e4 AA68     	 ldr r2,[r5,#8]
 1808 00e6 02F10102 	 add r2,r2,#1
 1809 00ea AA60     	 str r2,[r5,#8]
 1810              	.L138:
1104:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONSET = I2C_I2CONSET_AA;
 1811              	 .loc 1 1104 0
 1812 00ec C4F80090 	 str r9,[r4,#0]
1105:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1813              	 .loc 1 1105 0
 1814 00f0 C4F81880 	 str r8,[r4,#24]
1026:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				time_en = 0;
 1815              	 .loc 1 1026 0
 1816 00f4 6146     	 mov r1,ip
1106:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					break;
 1817              	 .loc 1 1106 0
 1818 00f6 A1E7     	 b .L145
 1819              	.L131:
1116:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONSET = I2C_I2CONSET_AA;
 1820              	 .loc 1 1116 0
 1821 00f8 C4F80090 	 str r9,[r4,#0]
1117:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1822              	 .loc 1 1117 0
 1823 00fc C4F81880 	 str r8,[r4,#24]
 1824              	.LVL111:
 1825              	 .loc 1 1119 0
 1826 0100 5146     	 mov r1,sl
1120:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					timeout = 0;
 1827              	 .loc 1 1120 0
 1828 0102 6746     	 mov r7,ip
1121:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					break;
 1829              	 .loc 1 1121 0
 1830 0104 9AE7     	 b .L145
 1831              	.LVL112:
 1832              	.L125:
1122:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1123:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				// Other status must be captured
1124:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				default:
1125:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 1833              	 .loc 1 1125 0
 1834 0106 4FF00802 	 mov r2,#8
 1835 010a A261     	 str r2,[r4,#24]
 1836              	.L139:
1126:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					goto s_error;
1127:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				}
1128:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			} else if (time_en){
1129:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				if (timeout++ > I2C_SLAVE_TIME_OUT){
1130:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					// it's really a stop condition, goto end stage
1131:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 					goto s_end_stage;
1132:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				}
1133:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			}
1134:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		}
1135:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1136:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** s_end_stage:
1137:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Clear AA bit to disable ACK on I2C bus */
1138:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_AAC;
1139:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// Check if there's no error during operation
1140:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// Update status
1141:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		TransferCfg->status = CodeStatus | I2C_SETUP_STATUS_DONE;
1142:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return SUCCESS;
1143:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1144:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** s_error:
1145:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		/* Clear AA bit to disable ACK on I2C bus */
1146:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_AAC;
 1837              	 .loc 1 1146 0
 1838 010c 4FF00402 	 mov r2,#4
 1839 0110 A261     	 str r2,[r4,#24]
1147:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// Update status
1148:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		TransferCfg->status = CodeStatus;
 1840              	 .loc 1 1148 0
 1841 0112 AB61     	 str r3,[r5,#24]
1149:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return ERROR;
 1842              	 .loc 1 1149 0
 1843 0114 4FF00000 	 mov r0,#0
 1844              	.LVL113:
 1845 0118 BDE8F087 	 pop {r4,r5,r6,r7,r8,r9,sl,pc}
 1846              	.LVL114:
 1847              	.L124:
1128:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			} else if (time_en){
 1848              	 .loc 1 1128 0
 1849 011c 0029     	 cmp r1,#0
 1850 011e 8DD0     	 beq .L145
 1851              	.LVL115:
1129:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				if (timeout++ > I2C_SLAVE_TIME_OUT){
 1852              	 .loc 1 1129 0
 1853 0120 B7F5803F 	 cmp r7,#65536
 1854 0124 02D8     	 bhi .L140
 1855 0126 07F10107 	 add r7,r7,#1
 1856              	.LVL116:
 1857 012a 87E7     	 b .L145
 1858              	.LVL117:
 1859              	.L140:
1138:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_AAC;
 1860              	 .loc 1 1138 0
 1861 012c 4FF00402 	 mov r2,#4
 1862 0130 A261     	 str r2,[r4,#24]
1141:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		TransferCfg->status = CodeStatus | I2C_SETUP_STATUS_DONE;
 1863              	 .loc 1 1141 0
 1864 0132 43F48063 	 orr r3,r3,#1024
 1865              	.LVL118:
 1866 0136 AB61     	 str r3,[r5,#24]
1142:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return SUCCESS;
 1867              	 .loc 1 1142 0
 1868 0138 4FF00100 	 mov r0,#1
 1869              	.LVL119:
 1870 013c BDE8F087 	 pop {r4,r5,r6,r7,r8,r9,sl,pc}
 1871              	.LVL120:
 1872              	.L122:
1150:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
1151:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1152:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else if (Opt == I2C_TRANSFER_INTERRUPT){
 1873              	 .loc 1 1152 0
 1874 0140 012A     	 cmp r2,#1
 1875 0142 1AD1     	 bne .L142
1153:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// Setup tx_rx data, callback and interrupt handler
1154:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		tmp = I2C_getNum(I2Cx);
 1876              	 .loc 1 1154 0
 1877 0144 2046     	 mov r0,r4
 1878 0146 FFF7FEFF 	 bl I2C_getNum
 1879              	.LVL121:
1155:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		i2cdat[tmp].txrx_setup = (uint32_t) TransferCfg;
 1880              	 .loc 1 1155 0
 1881 014a 40F20003 	 movw r3,#:lower16:.LANCHOR0
 1882 014e C0F20003 	 movt r3,#:upper16:.LANCHOR0
 1883 0152 43F83050 	 str r5,[r3,r0,lsl#3]
1156:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// Set direction phase, read first
1157:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		i2cdat[tmp].dir = 1;
 1884              	 .loc 1 1157 0
 1885 0156 03EBC003 	 add r3,r3,r0,lsl#3
 1886 015a 4FF00105 	 mov r5,#1
 1887              	.LVL122:
 1888 015e 5D60     	 str r5,[r3,#4]
1158:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1159:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		// Enable AA
1160:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONSET = I2C_I2CONSET_AA;
 1889              	 .loc 1 1160 0
 1890 0160 4FF00403 	 mov r3,#4
 1891 0164 2360     	 str r3,[r4,#0]
1161:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_SIC | I2C_I2CONCLR_STAC;
 1892              	 .loc 1 1161 0
 1893 0166 4FF02803 	 mov r3,#40
 1894 016a A361     	 str r3,[r4,#24]
1162:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2C_IntCmd(I2Cx, 1);
 1895              	 .loc 1 1162 0
 1896 016c 2046     	 mov r0,r4
 1897              	.LVL123:
 1898 016e 2946     	 mov r1,r5
 1899 0170 FFF7FEFF 	 bl I2C_IntCmd
1163:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1164:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		return (SUCCESS);
 1900              	 .loc 1 1164 0
 1901 0174 2846     	 mov r0,r5
 1902 0176 BDE8F087 	 pop {r4,r5,r6,r7,r8,r9,sl,pc}
 1903              	.LVL124:
 1904              	.L142:
1165:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
1166:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1167:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	return ERROR;
 1905              	 .loc 1 1167 0
 1906 017a 4FF00000 	 mov r0,#0
 1907              	.LVL125:
1168:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 1908              	 .loc 1 1168 0
 1909 017e BDE8F087 	 pop {r4,r5,r6,r7,r8,r9,sl,pc}
 1910              	 .cfi_endproc
 1911              	.LFE68:
 1913 0182 00BF     	 .section .text.I2C_SetOwnSlaveAddr,"ax",%progbits
 1914              	 .align 2
 1915              	 .global I2C_SetOwnSlaveAddr
 1916              	 .thumb
 1917              	 .thumb_func
 1919              	I2C_SetOwnSlaveAddr:
 1920              	.LFB69:
1169:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1170:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*********************************************************************//**
1171:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief		Set Own slave address in I2C peripheral corresponding to
1172:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				parameter specified in OwnSlaveAddrConfigStruct.
1173:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx	I2C peripheral selected, should be
1174:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *    			- LPC_I2C0
1175:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
1176:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
1177:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	OwnSlaveAddrConfigStruct	Pointer to a I2C_OWNSLAVEADDR_CFG_Type
1178:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				structure that contains the configuration information for the
1179:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** *               specified I2C slave address.
1180:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		None
1181:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  **********************************************************************/
1182:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** void I2C_SetOwnSlaveAddr(LPC_I2C_TypeDef *I2Cx, I2C_OWNSLAVEADDR_CFG_Type *OwnSlaveAddrConfigStruct
1183:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 1921              	 .loc 1 1183 0
 1922              	 .cfi_startproc
 1923              	 
 1924              	 
 1925              	.LVL126:
 1926 0000 38B5     	 push {r3,r4,r5,lr}
 1927              	.LCFI8:
 1928              	 .cfi_def_cfa_offset 16
 1929              	 .cfi_offset 14,-4
 1930              	 .cfi_offset 5,-8
 1931              	 .cfi_offset 4,-12
 1932              	 .cfi_offset 3,-16
 1933 0002 0546     	 mov r5,r0
 1934 0004 0C46     	 mov r4,r1
1184:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	uint32_t tmp;
1185:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	CHECK_PARAM(PARAM_I2Cx(I2Cx));
 1935              	 .loc 1 1185 0
 1936 0006 4FF44043 	 mov r3,#49152
 1937 000a C4F20103 	 movt r3,16385
 1938 000e 4FF44042 	 mov r2,#49152
 1939 0012 C4F20502 	 movt r2,16389
 1940 0016 821A     	 subs r2,r0,r2
 1941 0018 18BF     	 it ne
 1942 001a 0122     	 movne r2,#1
 1943 001c 9842     	 cmp r0,r3
 1944 001e 0CBF     	 ite eq
 1945 0020 0023     	 moveq r3,#0
 1946 0022 02F00103 	 andne r3,r2,#1
 1947 0026 6BB1     	 cbz r3,.L147
 1948              	 .loc 1 1185 0 is_stmt 0 discriminator 1
 1949 0028 4FF00003 	 mov r3,#0
 1950 002c C4F20A03 	 movt r3,16394
 1951 0030 9842     	 cmp r0,r3
 1952 0032 07D0     	 beq .L147
 1953              	 .loc 1 1185 0 discriminator 2
 1954 0034 40F20000 	 movw r0,#:lower16:.LC0
 1955              	.LVL127:
 1956 0038 C0F20000 	 movt r0,#:upper16:.LC0
 1957 003c 40F2A141 	 movw r1,#1185
 1958              	.LVL128:
 1959 0040 FFF7FEFF 	 bl check_failed
 1960              	.L147:
1186:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	CHECK_PARAM(PARAM_I2C_SLAVEADDR_CH(OwnSlaveAddrConfigStruct->SlaveAddrChannel));
 1961              	 .loc 1 1186 0 is_stmt 1
 1962 0044 2378     	 ldrb r3,[r4,#0]
 1963 0046 032B     	 cmp r3,#3
 1964 0048 07D9     	 bls .L148
 1965              	 .loc 1 1186 0 is_stmt 0 discriminator 1
 1966 004a 40F20000 	 movw r0,#:lower16:.LC0
 1967 004e C0F20000 	 movt r0,#:upper16:.LC0
 1968 0052 40F2A241 	 movw r1,#1186
 1969 0056 FFF7FEFF 	 bl check_failed
 1970              	.L148:
1187:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(OwnSlaveAddrConfigStruct->GeneralCallState));
 1971              	 .loc 1 1187 0 is_stmt 1
 1972 005a A378     	 ldrb r3,[r4,#2]
 1973 005c 012B     	 cmp r3,#1
 1974 005e 07D9     	 bls .L149
 1975              	 .loc 1 1187 0 is_stmt 0 discriminator 1
 1976 0060 40F20000 	 movw r0,#:lower16:.LC0
 1977 0064 C0F20000 	 movt r0,#:upper16:.LC0
 1978 0068 40F2A341 	 movw r1,#1187
 1979 006c FFF7FEFF 	 bl check_failed
 1980              	.L149:
1188:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1189:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	tmp = (((uint32_t)(OwnSlaveAddrConfigStruct->SlaveAddr_7bit << 1)) \
 1981              	 .loc 1 1189 0 is_stmt 1
 1982 0070 6278     	 ldrb r2,[r4,#1]
1190:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 			| ((OwnSlaveAddrConfigStruct->GeneralCallState == ENABLE) ? 0x01 : 0x00))& I2C_I2ADR_BITMASK;
 1983              	 .loc 1 1190 0
 1984 0072 A378     	 ldrb r3,[r4,#2]
 1985 0074 012B     	 cmp r3,#1
 1986 0076 14BF     	 ite ne
 1987 0078 0023     	 movne r3,#0
 1988 007a 0123     	 moveq r3,#1
 1989 007c 43EA4203 	 orr r3,r3,r2,lsl#1
1189:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	tmp = (((uint32_t)(OwnSlaveAddrConfigStruct->SlaveAddr_7bit << 1)) \
 1990              	 .loc 1 1189 0
 1991 0080 DAB2     	 uxtb r2,r3
 1992              	.LVL129:
1191:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	switch (OwnSlaveAddrConfigStruct->SlaveAddrChannel)
 1993              	 .loc 1 1191 0
 1994 0082 2378     	 ldrb r3,[r4,#0]
 1995 0084 032B     	 cmp r3,#3
 1996 0086 1AD8     	 bhi .L146
 1997 0088 DFE803F0 	 tbb [pc,r3]
 1998              	.L155:
 1999 008c 02       	 .byte (.L151-.L155)/2
 2000 008d 08       	 .byte (.L152-.L155)/2
 2001 008e 0E       	 .byte (.L153-.L155)/2
 2002 008f 14       	 .byte (.L154-.L155)/2
 2003              	 .align 1
 2004              	.L151:
1192:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
1193:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	case 0:
1194:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2ADR0 = tmp;
 2005              	 .loc 1 1194 0
 2006 0090 EA60     	 str r2,[r5,#12]
1195:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2MASK0 = I2C_I2MASK_MASK((uint32_t) \
 2007              	 .loc 1 1195 0
 2008 0092 E378     	 ldrb r3,[r4,#3]
 2009 0094 03F0FE03 	 and r3,r3,#254
 2010 0098 2B63     	 str r3,[r5,#48]
1196:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				(OwnSlaveAddrConfigStruct->SlaveAddrMaskValue));
1197:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		break;
 2011              	 .loc 1 1197 0
 2012 009a 38BD     	 pop {r3,r4,r5,pc}
 2013              	.L152:
1198:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	case 1:
1199:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2ADR1 = tmp;
 2014              	 .loc 1 1199 0
 2015 009c 2A62     	 str r2,[r5,#32]
1200:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2MASK1 = I2C_I2MASK_MASK((uint32_t) \
 2016              	 .loc 1 1200 0
 2017 009e E378     	 ldrb r3,[r4,#3]
 2018 00a0 03F0FE03 	 and r3,r3,#254
 2019 00a4 6B63     	 str r3,[r5,#52]
1201:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				(OwnSlaveAddrConfigStruct->SlaveAddrMaskValue));
1202:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		break;
 2020              	 .loc 1 1202 0
 2021 00a6 38BD     	 pop {r3,r4,r5,pc}
 2022              	.L153:
1203:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	case 2:
1204:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2ADR2 = tmp;
 2023              	 .loc 1 1204 0
 2024 00a8 6A62     	 str r2,[r5,#36]
1205:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2MASK2 = I2C_I2MASK_MASK((uint32_t) \
 2025              	 .loc 1 1205 0
 2026 00aa E378     	 ldrb r3,[r4,#3]
 2027 00ac 03F0FE03 	 and r3,r3,#254
 2028 00b0 AB63     	 str r3,[r5,#56]
1206:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				(OwnSlaveAddrConfigStruct->SlaveAddrMaskValue));
1207:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		break;
 2029              	 .loc 1 1207 0
 2030 00b2 38BD     	 pop {r3,r4,r5,pc}
 2031              	.L154:
1208:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	case 3:
1209:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2ADR3 = tmp;
 2032              	 .loc 1 1209 0
 2033 00b4 AA62     	 str r2,[r5,#40]
1210:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2MASK3 = I2C_I2MASK_MASK((uint32_t) \
 2034              	 .loc 1 1210 0
 2035 00b6 E378     	 ldrb r3,[r4,#3]
 2036 00b8 03F0FE03 	 and r3,r3,#254
 2037 00bc EB63     	 str r3,[r5,#60]
 2038              	.L146:
 2039 00be 38BD     	 pop {r3,r4,r5,pc}
 2040              	 .cfi_endproc
 2041              	.LFE69:
 2043              	 .section .text.I2C_MonitorModeConfig,"ax",%progbits
 2044              	 .align 2
 2045              	 .global I2C_MonitorModeConfig
 2046              	 .thumb
 2047              	 .thumb_func
 2049              	I2C_MonitorModeConfig:
 2050              	.LFB70:
1211:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 				(OwnSlaveAddrConfigStruct->SlaveAddrMaskValue));
1212:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		break;
1213:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
1214:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
1215:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1216:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1217:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*********************************************************************//**
1218:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief		Configures functionality in I2C monitor mode
1219:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx	I2C peripheral selected, should be
1220:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *   			- LPC_I2C0
1221:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
1222:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
1223:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	MonitorCfgType Monitor Configuration type, should be:
1224:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- I2C_MONITOR_CFG_SCL_OUTPUT: I2C module can 'stretch'
1225:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				the clock line (hold it low) until it has had time to
1226:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				respond to an I2C interrupt.
1227:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- I2C_MONITOR_CFG_MATCHALL: When this bit is set to '1'
1228:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				and the I2C is in monitor mode, an interrupt will be
1229:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				generated on ANY address received.
1230:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	NewState New State of this function, should be:
1231:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- ENABLE: Enable this function.
1232:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- DISABLE: Disable this function.
1233:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return		None
1234:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  **********************************************************************/
1235:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** void I2C_MonitorModeConfig(LPC_I2C_TypeDef *I2Cx, uint32_t MonitorCfgType, FunctionalState NewState
1236:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 2051              	 .loc 1 1236 0
 2052              	 .cfi_startproc
 2053              	 
 2054              	 
 2055              	.LVL130:
 2056 0000 70B5     	 push {r4,r5,r6,lr}
 2057              	.LCFI9:
 2058              	 .cfi_def_cfa_offset 16
 2059              	 .cfi_offset 14,-4
 2060              	 .cfi_offset 6,-8
 2061              	 .cfi_offset 5,-12
 2062              	 .cfi_offset 4,-16
 2063 0002 0446     	 mov r4,r0
 2064 0004 0E46     	 mov r6,r1
 2065 0006 1546     	 mov r5,r2
1237:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	CHECK_PARAM(PARAM_I2Cx(I2Cx));
 2066              	 .loc 1 1237 0
 2067 0008 4FF44043 	 mov r3,#49152
 2068 000c C4F20103 	 movt r3,16385
 2069 0010 4FF44042 	 mov r2,#49152
 2070              	.LVL131:
 2071 0014 C4F20502 	 movt r2,16389
 2072 0018 821A     	 subs r2,r0,r2
 2073 001a 18BF     	 it ne
 2074 001c 0122     	 movne r2,#1
 2075 001e 9842     	 cmp r0,r3
 2076 0020 0CBF     	 ite eq
 2077 0022 0023     	 moveq r3,#0
 2078 0024 02F00103 	 andne r3,r2,#1
 2079 0028 6BB1     	 cbz r3,.L157
 2080              	 .loc 1 1237 0 is_stmt 0 discriminator 1
 2081 002a 4FF00003 	 mov r3,#0
 2082 002e C4F20A03 	 movt r3,16394
 2083 0032 9842     	 cmp r0,r3
 2084 0034 07D0     	 beq .L157
 2085              	 .loc 1 1237 0 discriminator 2
 2086 0036 40F20000 	 movw r0,#:lower16:.LC0
 2087              	.LVL132:
 2088 003a C0F20000 	 movt r0,#:upper16:.LC0
 2089 003e 40F2D541 	 movw r1,#1237
 2090              	.LVL133:
 2091 0042 FFF7FEFF 	 bl check_failed
 2092              	.L157:
1238:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	CHECK_PARAM(PARAM_I2C_MONITOR_CFG(MonitorCfgType));
1239:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 2093              	 .loc 1 1239 0 is_stmt 1
 2094 0046 012D     	 cmp r5,#1
 2095 0048 07D9     	 bls .L158
 2096              	 .loc 1 1239 0 is_stmt 0 discriminator 1
 2097 004a 40F20000 	 movw r0,#:lower16:.LC0
 2098 004e C0F20000 	 movt r0,#:upper16:.LC0
 2099 0052 40F2D741 	 movw r1,#1239
 2100 0056 FFF7FEFF 	 bl check_failed
 2101              	.L158:
1240:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1241:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (NewState == ENABLE)
 2102              	 .loc 1 1241 0 is_stmt 1
 2103 005a 012D     	 cmp r5,#1
1242:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
1243:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->MMCTRL |= MonitorCfgType;
 2104              	 .loc 1 1243 0
 2105 005c E369     	 ldr r3,[r4,#28]
 2106 005e 0EBF     	 itee eq
 2107 0060 1E43     	 orreq r6,r6,r3
 2108              	.LVL134:
1244:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
1245:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else
1246:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
1247:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->MMCTRL &= (~MonitorCfgType) & I2C_I2MMCTRL_BITMASK;
 2109              	 .loc 1 1247 0
 2110 0062 03F00703 	 andne r3,r3,#7
 2111 0066 23EA0606 	 bicne r6,r3,r6
 2112 006a E661     	 str r6,[r4,#28]
 2113 006c 70BD     	 pop {r4,r5,r6,pc}
 2114              	 .cfi_endproc
 2115              	.LFE70:
 2117 006e 00BF     	 .section .text.I2C_MonitorModeCmd,"ax",%progbits
 2118              	 .align 2
 2119              	 .global I2C_MonitorModeCmd
 2120              	 .thumb
 2121              	 .thumb_func
 2123              	I2C_MonitorModeCmd:
 2124              	.LFB71:
1248:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
1249:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
1250:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1251:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1252:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*********************************************************************//**
1253:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief		Enable/Disable I2C monitor mode
1254:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx	I2C peripheral selected, should be
1255:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *    			- LPC_I2C0
1256:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
1257:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
1258:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	NewState New State of this function, should be:
1259:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- ENABLE: Enable monitor mode.
1260:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- DISABLE: Disable monitor mode.
1261:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return		None
1262:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  **********************************************************************/
1263:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** void I2C_MonitorModeCmd(LPC_I2C_TypeDef *I2Cx, FunctionalState NewState)
1264:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 2125              	 .loc 1 1264 0
 2126              	 .cfi_startproc
 2127              	 
 2128              	 
 2129              	.LVL135:
 2130 0000 38B5     	 push {r3,r4,r5,lr}
 2131              	.LCFI10:
 2132              	 .cfi_def_cfa_offset 16
 2133              	 .cfi_offset 14,-4
 2134              	 .cfi_offset 5,-8
 2135              	 .cfi_offset 4,-12
 2136              	 .cfi_offset 3,-16
 2137 0002 0446     	 mov r4,r0
 2138 0004 0D46     	 mov r5,r1
1265:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	CHECK_PARAM(PARAM_I2Cx(I2Cx));
 2139              	 .loc 1 1265 0
 2140 0006 4FF44043 	 mov r3,#49152
 2141 000a C4F20103 	 movt r3,16385
 2142 000e 4FF44042 	 mov r2,#49152
 2143 0012 C4F20502 	 movt r2,16389
 2144 0016 821A     	 subs r2,r0,r2
 2145 0018 18BF     	 it ne
 2146 001a 0122     	 movne r2,#1
 2147 001c 9842     	 cmp r0,r3
 2148 001e 0CBF     	 ite eq
 2149 0020 0023     	 moveq r3,#0
 2150 0022 02F00103 	 andne r3,r2,#1
 2151 0026 6BB1     	 cbz r3,.L162
 2152              	 .loc 1 1265 0 is_stmt 0 discriminator 1
 2153 0028 4FF00003 	 mov r3,#0
 2154 002c C4F20A03 	 movt r3,16394
 2155 0030 9842     	 cmp r0,r3
 2156 0032 07D0     	 beq .L162
 2157              	 .loc 1 1265 0 discriminator 2
 2158 0034 40F20000 	 movw r0,#:lower16:.LC0
 2159              	.LVL136:
 2160 0038 C0F20000 	 movt r0,#:upper16:.LC0
 2161 003c 40F2F141 	 movw r1,#1265
 2162              	.LVL137:
 2163 0040 FFF7FEFF 	 bl check_failed
 2164              	.L162:
1266:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	CHECK_PARAM(PARAM_FUNCTIONALSTATE(NewState));
 2165              	 .loc 1 1266 0 is_stmt 1
 2166 0044 012D     	 cmp r5,#1
 2167 0046 07D9     	 bls .L163
 2168              	 .loc 1 1266 0 is_stmt 0 discriminator 1
 2169 0048 40F20000 	 movw r0,#:lower16:.LC0
 2170 004c C0F20000 	 movt r0,#:upper16:.LC0
 2171 0050 40F2F241 	 movw r1,#1266
 2172 0054 FFF7FEFF 	 bl check_failed
 2173              	.L163:
1267:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1268:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if (NewState == ENABLE)
 2174              	 .loc 1 1268 0 is_stmt 1
 2175 0058 012D     	 cmp r5,#1
1269:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
1270:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->MMCTRL |= I2C_I2MMCTRL_MM_ENA;
 2176              	 .loc 1 1270 0
 2177 005a E369     	 ldr r3,[r4,#28]
 2178 005c 01BF     	 itttt eq
 2179 005e 43F00103 	 orreq r3,r3,#1
 2180 0062 E361     	 streq r3,[r4,#28]
1271:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONSET = I2C_I2CONSET_AA;
 2181              	 .loc 1 1271 0
 2182 0064 0423     	 moveq r3,#4
 2183 0066 2360     	 streq r3,[r4,#0]
1272:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_SIC | I2C_I2CONCLR_STAC;
 2184              	 .loc 1 1272 0
 2185 0068 0FBF     	 iteee eq
 2186 006a 2823     	 moveq r3,#40
1273:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
1274:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	else
1275:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
1276:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->MMCTRL &= (~I2C_I2MMCTRL_MM_ENA) & I2C_I2MMCTRL_BITMASK;
 2187              	 .loc 1 1276 0
 2188 006c 03F00603 	 andne r3,r3,#6
 2189 0070 E361     	 strne r3,[r4,#28]
1277:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		I2Cx->I2CONCLR = I2C_I2CONCLR_SIC | I2C_I2CONCLR_STAC | I2C_I2CONCLR_AAC;
 2190              	 .loc 1 1277 0
 2191 0072 2C23     	 movne r3,#44
 2192 0074 A361     	 str r3,[r4,#24]
1278:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
1279:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2C_MonitorBufferIndex = 0;
 2193              	 .loc 1 1279 0
 2194 0076 40F20003 	 movw r3,#:lower16:.LANCHOR3
 2195 007a C0F20003 	 movt r3,#:upper16:.LANCHOR3
 2196 007e 4FF00002 	 mov r2,#0
 2197 0082 1A60     	 str r2,[r3,#0]
1280:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 2198              	 .loc 1 1280 0
 2199 0084 38BD     	 pop {r3,r4,r5,pc}
 2200              	 .cfi_endproc
 2201              	.LFE71:
 2203 0086 00BF     	 .section .text.I2C_MonitorGetDatabuffer,"ax",%progbits
 2204              	 .align 2
 2205              	 .global I2C_MonitorGetDatabuffer
 2206              	 .thumb
 2207              	 .thumb_func
 2209              	I2C_MonitorGetDatabuffer:
 2210              	.LFB72:
1281:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1282:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1283:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*********************************************************************//**
1284:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief		Get data from I2C data buffer in monitor mode.
1285:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx	I2C peripheral selected, should be
1286:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *    			- LPC_I2C0
1287:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
1288:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
1289:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return		None
1290:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * Note:	In monitor mode, the I2C module may lose the ability to stretch
1291:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * the clock (stall the bus) if the ENA_SCL bit is not set. This means that
1292:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * the processor will have a limited amount of time to read the contents of
1293:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * the data received on the bus. If the processor reads the I2DAT shift
1294:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * register, as it ordinarily would, it could have only one bit-time to
1295:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * respond to the interrupt before the received data is overwritten by
1296:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * new data.
1297:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  **********************************************************************/
1298:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** uint8_t I2C_MonitorGetDatabuffer(LPC_I2C_TypeDef *I2Cx)
1299:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 2211              	 .loc 1 1299 0
 2212              	 .cfi_startproc
 2213              	 
 2214              	 
 2215              	.LVL138:
 2216 0000 10B5     	 push {r4,lr}
 2217              	.LCFI11:
 2218              	 .cfi_def_cfa_offset 8
 2219              	 .cfi_offset 14,-4
 2220              	 .cfi_offset 4,-8
 2221 0002 0446     	 mov r4,r0
1300:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	CHECK_PARAM(PARAM_I2Cx(I2Cx));
 2222              	 .loc 1 1300 0
 2223 0004 4FF44043 	 mov r3,#49152
 2224 0008 C4F20103 	 movt r3,16385
 2225 000c 4FF44042 	 mov r2,#49152
 2226 0010 C4F20502 	 movt r2,16389
 2227 0014 821A     	 subs r2,r0,r2
 2228 0016 18BF     	 it ne
 2229 0018 0122     	 movne r2,#1
 2230 001a 9842     	 cmp r0,r3
 2231 001c 0CBF     	 ite eq
 2232 001e 0023     	 moveq r3,#0
 2233 0020 02F00103 	 andne r3,r2,#1
 2234 0024 6BB1     	 cbz r3,.L167
 2235              	 .loc 1 1300 0 is_stmt 0 discriminator 1
 2236 0026 4FF00003 	 mov r3,#0
 2237 002a C4F20A03 	 movt r3,16394
 2238 002e 9842     	 cmp r0,r3
 2239 0030 07D0     	 beq .L167
 2240              	 .loc 1 1300 0 discriminator 2
 2241 0032 40F20000 	 movw r0,#:lower16:.LC0
 2242              	.LVL139:
 2243 0036 C0F20000 	 movt r0,#:upper16:.LC0
 2244 003a 40F21451 	 movw r1,#1300
 2245 003e FFF7FEFF 	 bl check_failed
 2246              	.L167:
1301:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	return ((uint8_t)(I2Cx->I2DATA_BUFFER));
 2247              	 .loc 1 1301 0 is_stmt 1
 2248 0042 E06A     	 ldr r0,[r4,#44]
1302:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 2249              	 .loc 1 1302 0
 2250 0044 C0B2     	 uxtb r0,r0
 2251 0046 10BD     	 pop {r4,pc}
 2252              	 .cfi_endproc
 2253              	.LFE72:
 2255              	 .section .text.I2C_MonitorHandler,"ax",%progbits
 2256              	 .align 2
 2257              	 .global I2C_MonitorHandler
 2258              	 .thumb
 2259              	 .thumb_func
 2261              	I2C_MonitorHandler:
 2262              	.LFB73:
1303:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1304:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*********************************************************************//**
1305:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief		Get data from I2C data buffer in monitor mode.
1306:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx	I2C peripheral selected, should be
1307:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *    			- LPC_I2C0
1308:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
1309:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
1310:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return		None
1311:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * Note:	In monitor mode, the I2C module may lose the ability to stretch
1312:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * the clock (stall the bus) if the ENA_SCL bit is not set. This means that
1313:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * the processor will have a limited amount of time to read the contents of
1314:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * the data received on the bus. If the processor reads the I2DAT shift
1315:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * register, as it ordinarily would, it could have only one bit-time to
1316:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * respond to the interrupt before the received data is overwritten by
1317:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * new data.
1318:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  **********************************************************************/
1319:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** BOOL_8 I2C_MonitorHandler(LPC_I2C_TypeDef *I2Cx, uint8_t *buffer, uint32_t size)
1320:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 2263              	 .loc 1 1320 0
 2264              	 .cfi_startproc
 2265              	 
 2266              	 
 2267              	 
 2268              	.LVL140:
 2269 0000 10B4     	 push {r4}
 2270              	.LCFI12:
 2271              	 .cfi_def_cfa_offset 4
 2272              	 .cfi_offset 4,-4
 2273              	.LVL141:
1321:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	BOOL_8 ret=FALSE;
1322:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1323:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2Cx->I2CONCLR = I2C_I2CONCLR_SIC;
 2274              	 .loc 1 1323 0
 2275 0002 4FF00803 	 mov r3,#8
 2276 0006 8361     	 str r3,[r0,#24]
1324:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1325:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	buffer[I2C_MonitorBufferIndex] = (uint8_t)(I2Cx->I2DATA_BUFFER);
 2277              	 .loc 1 1325 0
 2278 0008 40F20003 	 movw r3,#:lower16:.LANCHOR3
 2279 000c C0F20003 	 movt r3,#:upper16:.LANCHOR3
 2280 0010 1C68     	 ldr r4,[r3,#0]
 2281 0012 C06A     	 ldr r0,[r0,#44]
 2282              	.LVL142:
 2283 0014 0855     	 strb r0,[r1,r4]
1326:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2C_MonitorBufferIndex++;
 2284              	 .loc 1 1326 0
 2285 0016 04F10100 	 add r0,r4,#1
 2286 001a 1860     	 str r0,[r3,#0]
 2287              	.LVL143:
1327:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	if(I2C_MonitorBufferIndex >= size)
1328:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	{
1329:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 		ret = TRUE;
1330:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	}
1331:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	return ret;
1332:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 2288              	 .loc 1 1332 0
 2289 001c 9042     	 cmp r0,r2
 2290 001e 34BF     	 ite cc
 2291 0020 0020     	 movcc r0,#0
 2292              	.LVL144:
 2293 0022 0120     	 movcs r0,#1
 2294 0024 10BC     	 pop {r4}
 2295 0026 7047     	 bx lr
 2296              	 .cfi_endproc
 2297              	.LFE73:
 2299              	 .section .text.I2C_MasterTransferComplete,"ax",%progbits
 2300              	 .align 2
 2301              	 .global I2C_MasterTransferComplete
 2302              	 .thumb
 2303              	 .thumb_func
 2305              	I2C_MasterTransferComplete:
 2306              	.LFB74:
1333:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*********************************************************************//**
1334:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief 		Get status of Master Transfer
1335:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx	I2C peripheral selected, should be:
1336:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  *  			- LPC_I2C0
1337:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
1338:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
1339:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		Master transfer status, could be:
1340:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- TRUE	master transfer completed
1341:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- FALSE master transfer have not completed yet
1342:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  **********************************************************************/
1343:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** uint32_t I2C_MasterTransferComplete(LPC_I2C_TypeDef *I2Cx)
1344:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 2307              	 .loc 1 1344 0
 2308              	 .cfi_startproc
 2309              	 
 2310              	 
 2311              	.LVL145:
 2312 0000 08B5     	 push {r3,lr}
 2313              	.LCFI13:
 2314              	 .cfi_def_cfa_offset 8
 2315              	 .cfi_offset 14,-4
 2316              	 .cfi_offset 3,-8
1345:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	uint32_t retval, tmp;
1346:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	tmp = I2C_getNum(I2Cx);
 2317              	 .loc 1 1346 0
 2318 0002 FFF7FEFF 	 bl I2C_getNum
 2319              	.LVL146:
 2320 0006 0246     	 mov r2,r0
 2321              	.LVL147:
1347:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	retval = I2C_MasterComplete[tmp];
 2322              	 .loc 1 1347 0
 2323 0008 40F20003 	 movw r3,#:lower16:.LANCHOR1
 2324 000c C0F20003 	 movt r3,#:upper16:.LANCHOR1
 2325 0010 53F82000 	 ldr r0,[r3,r0,lsl#2]
 2326              	.LVL148:
1348:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2C_MasterComplete[tmp] = FALSE;
 2327              	 .loc 1 1348 0
 2328 0014 4FF00001 	 mov r1,#0
 2329 0018 43F82210 	 str r1,[r3,r2,lsl#2]
1349:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	return retval;
1350:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 2330              	 .loc 1 1350 0
 2331 001c 08BD     	 pop {r3,pc}
 2332              	 .cfi_endproc
 2333              	.LFE74:
 2335 001e 00BF     	 .section .text.I2C_SlaveTransferComplete,"ax",%progbits
 2336              	 .align 2
 2337              	 .global I2C_SlaveTransferComplete
 2338              	 .thumb
 2339              	 .thumb_func
 2341              	I2C_SlaveTransferComplete:
 2342              	.LFB75:
1351:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 
1352:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** /*********************************************************************//**
1353:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @brief 		Get status of Slave Transfer
1354:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @param[in]	I2Cx	I2C peripheral selected, should be:
1355:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C0
1356:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C1
1357:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * 				- LPC_I2C2
1358:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  * @return 		Complete status, could be: TRUE/FALSE
1359:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c ****  **********************************************************************/
1360:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** uint32_t I2C_SlaveTransferComplete(LPC_I2C_TypeDef *I2Cx)
1361:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** {
 2343              	 .loc 1 1361 0
 2344              	 .cfi_startproc
 2345              	 
 2346              	 
 2347              	.LVL149:
 2348 0000 08B5     	 push {r3,lr}
 2349              	.LCFI14:
 2350              	 .cfi_def_cfa_offset 8
 2351              	 .cfi_offset 14,-4
 2352              	 .cfi_offset 3,-8
1362:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	uint32_t retval, tmp;
1363:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	tmp = I2C_getNum(I2Cx);
 2353              	 .loc 1 1363 0
 2354 0002 FFF7FEFF 	 bl I2C_getNum
 2355              	.LVL150:
 2356 0006 0246     	 mov r2,r0
 2357              	.LVL151:
1364:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	retval = I2C_SlaveComplete[tmp];
 2358              	 .loc 1 1364 0
 2359 0008 40F20003 	 movw r3,#:lower16:.LANCHOR2
 2360 000c C0F20003 	 movt r3,#:upper16:.LANCHOR2
 2361 0010 53F82000 	 ldr r0,[r3,r0,lsl#2]
 2362              	.LVL152:
1365:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	I2C_SlaveComplete[tmp] = FALSE;
 2363              	 .loc 1 1365 0
 2364 0014 4FF00001 	 mov r1,#0
 2365 0018 43F82210 	 str r1,[r3,r2,lsl#2]
1366:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** 	return retval;
1367:src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c.c **** }
 2366              	 .loc 1 1367 0
 2367 001c 08BD     	 pop {r3,pc}
 2368              	 .cfi_endproc
 2369              	.LFE75:
 2371 001e 00BF     	 .section .bss.I2C_SlaveComplete,"aw",%nobits
 2372              	 .align 2
 2373              	 .set .LANCHOR2,.+0
 2376              	I2C_SlaveComplete:
 2377 0000 00000000 	 .space 12
 2377      00000000 
 2377      00000000 
 2378              	 .section .bss.I2C_MasterComplete,"aw",%nobits
 2379              	 .align 2
 2380              	 .set .LANCHOR1,.+0
 2383              	I2C_MasterComplete:
 2384 0000 00000000 	 .space 12
 2384      00000000 
 2384      00000000 
 2385              	 .section .rodata.str1.4,"aMS",%progbits,1
 2386              	 .align 2
 2387              	.LC0:
 2388 0000 7372632F 	 .ascii "src/MightyBoard/Motherboard/lib/source/lpc17xx_i2c."
 2388      4D696768 
 2388      7479426F 
 2388      6172642F 
 2388      4D6F7468 
 2389 0033 6300     	 .ascii "c\000"
 2390 0035 000000   	 .section .bss.i2cdat,"aw",%nobits
 2391              	 .align 2
 2392              	 .set .LANCHOR0,.+0
 2395              	i2cdat:
 2396 0000 00000000 	 .space 24
 2396      00000000 
 2396      00000000 
 2396      00000000 
 2396      00000000 
 2397              	 .section .bss.I2C_MonitorBufferIndex,"aw",%nobits
 2398              	 .align 2
 2399              	 .set .LANCHOR3,.+0
 2402              	I2C_MonitorBufferIndex:
 2403 0000 00000000 	 .space 4
 2404              	 .text
 2405              	.Letext0:
 2406              	 .file 3 "src/MightyBoard/Motherboard/system/LPC17xx.h"
 2407              	 .file 4 "c:\\program files\\codesourcery\\sourcery_codebench_lite_for_arm_eabi\\bin\\../lib/gcc/arm-none-eabi/4.6.3/../../../../arm-none-eabi/include/stdint.h"
 2408              	 .file 5 "src/MightyBoard/Motherboard/lib/include/lpc_types.h"
 2409              	 .file 6 "src/MightyBoard/Motherboard/lib/include/lpc17xx_i2c.h"
DEFINED SYMBOLS
                            *ABS*:00000000 lpc17xx_i2c.c
    {standard input}:19     .text.I2C_getNum:00000000 $t
    {standard input}:23     .text.I2C_getNum:00000000 I2C_getNum
    {standard input}:69     .text.I2C_Start:00000000 $t
    {standard input}:73     .text.I2C_Start:00000000 I2C_Start
    {standard input}:105    .text.I2C_Stop:00000000 $t
    {standard input}:109    .text.I2C_Stop:00000000 I2C_Stop
    {standard input}:136    .text.I2C_SendByte:00000000 $t
    {standard input}:140    .text.I2C_SendByte:00000000 I2C_SendByte
    {standard input}:175    .text.I2C_GetByte:00000000 $t
    {standard input}:179    .text.I2C_GetByte:00000000 I2C_GetByte
    {standard input}:216    .text.I2C_Init:00000000 $t
    {standard input}:221    .text.I2C_Init:00000000 I2C_Init
    {standard input}:2387   .rodata.str1.4:00000000 .LC0
    {standard input}:380    .text.I2C_DeInit:00000000 $t
    {standard input}:385    .text.I2C_DeInit:00000000 I2C_DeInit
    {standard input}:471    .text.I2C_Cmd:00000000 $t
    {standard input}:476    .text.I2C_Cmd:00000000 I2C_Cmd
    {standard input}:540    .text.I2C_IntCmd:00000000 $t
    {standard input}:545    .text.I2C_IntCmd:00000000 I2C_IntCmd
    {standard input}:669    .text.I2C_MasterHandler:00000000 $t
    {standard input}:674    .text.I2C_MasterHandler:00000000 I2C_MasterHandler
    {standard input}:2392   .bss.i2cdat:00000000 .LANCHOR0
    {standard input}:728    .text.I2C_MasterHandler:0000004a $d
    {standard input}:779    .text.I2C_MasterHandler:000000ac $t
    {standard input}:2380   .bss.I2C_MasterComplete:00000000 .LANCHOR1
    {standard input}:1040   .text.I2C_SlaveHandler:00000000 $t
    {standard input}:1045   .text.I2C_SlaveHandler:00000000 I2C_SlaveHandler
    {standard input}:2373   .bss.I2C_SlaveComplete:00000000 .LANCHOR2
    {standard input}:1258   .text.I2C_MasterTransferData:00000000 $t
    {standard input}:1263   .text.I2C_MasterTransferData:00000000 I2C_MasterTransferData
    {standard input}:1626   .text.I2C_SlaveTransferData:00000000 $t
    {standard input}:1631   .text.I2C_SlaveTransferData:00000000 I2C_SlaveTransferData
    {standard input}:1914   .text.I2C_SetOwnSlaveAddr:00000000 $t
    {standard input}:1919   .text.I2C_SetOwnSlaveAddr:00000000 I2C_SetOwnSlaveAddr
    {standard input}:1999   .text.I2C_SetOwnSlaveAddr:0000008c $d
    {standard input}:2003   .text.I2C_SetOwnSlaveAddr:00000090 $t
    {standard input}:2044   .text.I2C_MonitorModeConfig:00000000 $t
    {standard input}:2049   .text.I2C_MonitorModeConfig:00000000 I2C_MonitorModeConfig
    {standard input}:2118   .text.I2C_MonitorModeCmd:00000000 $t
    {standard input}:2123   .text.I2C_MonitorModeCmd:00000000 I2C_MonitorModeCmd
    {standard input}:2399   .bss.I2C_MonitorBufferIndex:00000000 .LANCHOR3
    {standard input}:2204   .text.I2C_MonitorGetDatabuffer:00000000 $t
    {standard input}:2209   .text.I2C_MonitorGetDatabuffer:00000000 I2C_MonitorGetDatabuffer
    {standard input}:2256   .text.I2C_MonitorHandler:00000000 $t
    {standard input}:2261   .text.I2C_MonitorHandler:00000000 I2C_MonitorHandler
    {standard input}:2300   .text.I2C_MasterTransferComplete:00000000 $t
    {standard input}:2305   .text.I2C_MasterTransferComplete:00000000 I2C_MasterTransferComplete
    {standard input}:2336   .text.I2C_SlaveTransferComplete:00000000 $t
    {standard input}:2341   .text.I2C_SlaveTransferComplete:00000000 I2C_SlaveTransferComplete
    {standard input}:2372   .bss.I2C_SlaveComplete:00000000 $d
    {standard input}:2376   .bss.I2C_SlaveComplete:00000000 I2C_SlaveComplete
    {standard input}:2379   .bss.I2C_MasterComplete:00000000 $d
    {standard input}:2383   .bss.I2C_MasterComplete:00000000 I2C_MasterComplete
    {standard input}:2386   .rodata.str1.4:00000000 $d
    {standard input}:2391   .bss.i2cdat:00000000 $d
    {standard input}:2395   .bss.i2cdat:00000000 i2cdat
    {standard input}:2398   .bss.I2C_MonitorBufferIndex:00000000 $d
    {standard input}:2402   .bss.I2C_MonitorBufferIndex:00000000 I2C_MonitorBufferIndex
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
check_failed
CLKPWR_ConfigPPWR
CLKPWR_SetPCLKDiv
CLKPWR_GetPCLK
