# MOKA RV32


It is a 5-stage pipelined implementation of RISC-v core. It is written in verilog and supports RV32I instructions.



<br />
<br />


<figure>
  <img src="https://github.com/hosein-mokarian/moka_rv32/blob/main/img/moka_pipelined.jpg" alt="moka_pipelined">
  <figcaption>Fig. 1</figcaption>
</figure>


<br />
<br />
