#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Mar  4 12:50:22 2022
# Process ID: 6600
# Current directory: C:/Users/jblan/Documents/GitHub/ECELab2/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19760 C:\Users\jblan\Documents\GitHub\ECELab2\project_2\project_2.xpr
# Log file: C:/Users/jblan/Documents/GitHub/ECELab2/project_2/vivado.log
# Journal file: C:/Users/jblan/Documents/GitHub/ECELab2/project_2\vivado.jou
#-----------------------------------------------------------
start_guioopen_project C:/Users/jblan/Documents/GitHub/ECELab2/project_2/project_2.xprupdate_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/ALU}} 
restart
run 20 us
run 20 us
restart
run 5 us
restart
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
run 5 ns
restart
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/RegReadData1}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/RegReadData2}} 
restart
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/read_data_1}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/read_data_2}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
run 5 ns
restart
run 5 ns
run 5 ns
run 5 ns
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/MEMWB_MemtoReg}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/RegWriteData}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/MEMWB_Read_Data}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/read_data}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/write_addr}} 
restart
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IFID_Instruction}} 
restart
run 5 ns
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/mem_addr}} 
restart
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/read_data}} 
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/EXMEM_ALU_Result}} 
restart
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/ALU/a}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/ALU/b}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/ALU/ALUControl}} 
restart
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/RegReadData2}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/RegIn2}} 
restart
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IFID_Instruction[28]}} 
restart
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_Reg_Read_Data_2}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_Reg_Read_Data_1}} 
restart
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_Instruction_Sign_Ex}} 
restart
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_ALUSrc}} 
restart
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
restart
run 5 ns
run 5 ns
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
restart
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/RegWriteNum}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/RegWriteData}} 
restart
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/MEMWB_MemtoReg}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/MEMWB_ALU_Result}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/MEMWB_Write_Reg}} 
restart
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IFID_Instruction}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_Reg_Read_Data_1}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_Reg_Read_Data_2}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/ALU_Result}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/MEMWB_Read_Data}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/MEMWB_ALU_Result}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/MEMWB_Write_Reg}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/MEMWB_MemtoReg}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/clk}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/registers[1]}} 
restart
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/MEMORY[3]}} 
restart
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/MEMORY[2]}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/MEMORY[1]}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/MEMORY[0]}} 
restart
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/mem_write}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/EXMEM_MemWrite}} 
restart
run 5 ns
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
restart
run 5 ns
run 5 ns
run 5 ns
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/MEMORY}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
run all
restart
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/mem_write}} 
restart
run 5 ns
run 5 ns
run 5 ns
run 5 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/PC}} 
restart
run 5 ns
run 5 ns
run 5 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
restart
run 5 ns
run 5 ns
run 5 ns
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/MEMORY}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/mem_addr}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/MEMORY[1]}} 
run 2 ns
run 2 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/MEMORY[11]}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/INSTRUCTION[11]}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/EXMEM_Reg_Read_Data_2}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_Reg_Read_Data_2}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/MEMORY[0]}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/clk}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/instr_data}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/RegIn2}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/RegReadData2}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IFID_Instruction}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_Reg_Read_Data_1}} {{/TB_CPU/TBCPU/IDEX_Reg_Read_Data_2}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/ALU_Result}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/EXMEM_Reg_Read_Data_2}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/MEMWB_Read_Data}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/MEMWB_ALU_Result}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/MEMWB_MemtoReg}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/EXMEM_MemWrite}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/EXMEM_MemRead}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_ALUSrc}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/registers[1]}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/ALU/a}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/ALU/b}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/IDEX_ALUSrc}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/MEMORY[0]}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/registers[5]}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/registers[8]}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/MEMWB_Write_Reg}} 
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/MEMWB_RegWrite}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/MEMORY[7]}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/registers[7]}} 
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/Registers/registers[6]}} 
restart
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg
source TB_CPU.tcl
restart
current_wave_config {TB_CPU_behav.wcfg}
add_wave {{/TB_CPU/TBCPU/PC}} 
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
run 2 ns
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_design
save_wave_config {C:/Users/jblan/Documents/GitHub/ECELab2/project_2/TB_CPU_behav.wcfg}
close_sim
