

================================================================
== Vitis HLS Report for 'sha_stream'
================================================================
* Date:           Thu May 29 17:32:47 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SHA
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.179 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   130093|   131509|  1.041 ms|  1.052 ms|  130094|  131510|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                   |                                                        |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395  |sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1  |    16386|    16386|   0.131 ms|   0.131 ms|  16386|  16386|       no|
        |grp_sha_transform_fu_403                                           |sha_transform                                           |      395|      395|   3.160 us|   3.160 us|    395|    395|       no|
        |grp_sha_stream_Pipeline_local_memset_label12_fu_411                |sha_stream_Pipeline_local_memset_label12                |        2|       16|  16.000 ns|   0.128 us|      2|     16|       no|
        |grp_sha_stream_Pipeline_local_memset_label1_fu_419                 |sha_stream_Pipeline_local_memset_label1                 |        2|       16|  16.000 ns|   0.128 us|      2|     16|       no|
        |grp_sha_stream_Pipeline_local_memset_label11_fu_427                |sha_stream_Pipeline_local_memset_label11                |       16|       16|   0.128 us|   0.128 us|     16|     16|       no|
        |grp_sha_stream_Pipeline_sha_stream_label2_fu_433                   |sha_stream_Pipeline_sha_stream_label2                   |        7|        7|  56.000 ns|  56.000 ns|      7|      7|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +--------------------------+---------+---------+---------------+-----------+-----------+-----------+----------+
        |                          |  Latency (cycles) |   Iteration   |  Initiation Interval  |    Trip   |          |
        |         Loop Name        |   min   |   max   |    Latency    |  achieved |   target  |   Count   | Pipelined|
        +--------------------------+---------+---------+---------------+-----------+-----------+-----------+----------+
        |- sha_stream_label0       |   113292|   114280|  56646 ~ 57140|          -|          -|          2|        no|
        | + sha_update_label4      |    56642|    57088|            446|          -|          -|  127 ~ 128|        no|
        |  ++ local_memcpy_label3  |       48|       48|              3|          -|          -|         16|        no|
        | + local_memcpy_label3    |        0|       48|              3|          -|          -|     0 ~ 16|        no|
        +--------------------------+---------+---------+---------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     990|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        0|     -|     1232|    2378|    0|
|Memory               |        8|     -|       64|      66|    0|
|Multiplexer          |        -|     -|        -|     617|    -|
|Register             |        -|     -|      544|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        8|     0|     1840|    4051|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |grp_sha_stream_Pipeline_local_memset_label1_fu_419                 |sha_stream_Pipeline_local_memset_label1                 |        0|   0|     6|    63|    0|
    |grp_sha_stream_Pipeline_local_memset_label11_fu_427                |sha_stream_Pipeline_local_memset_label11                |        0|   0|     6|    51|    0|
    |grp_sha_stream_Pipeline_local_memset_label12_fu_411                |sha_stream_Pipeline_local_memset_label12                |        0|   0|     8|    66|    0|
    |grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395  |sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1  |        0|   0|    48|   208|    0|
    |grp_sha_stream_Pipeline_sha_stream_label2_fu_433                   |sha_stream_Pipeline_sha_stream_label2                   |        0|   0|     9|    58|    0|
    |grp_sha_transform_fu_403                                           |sha_transform                                           |        0|   0|  1155|  1932|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                              |                                                        |        0|   0|  1232|  2378|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |       Memory      |             Module            | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |local_indata_U     |local_indata_RAM_AUTO_1R1W     |        8|   0|   0|    0|  16384|    8|     1|       131072|
    |sha_info_data_U    |sha_info_data_RAM_AUTO_1R1W    |        0|  32|  33|    0|     16|   32|     1|          512|
    |sha_info_digest_U  |sha_info_digest_RAM_AUTO_1R1W  |        0|  32|  33|    0|      5|   32|     1|          160|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total              |                               |        8|  64|  66|    0|  16405|   72|     3|       131744|
    +-------------------+-------------------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln155_fu_558_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln156_fu_570_p2               |         +|   0|  0|  39|          32|           1|
    |add_ln159_fu_606_p2               |         +|   0|  0|  39|          32|          32|
    |add_ln162_fu_806_p2               |         +|   0|  0|  39|          32|           7|
    |add_ln167_fu_800_p2               |         +|   0|  0|  39|          32|           8|
    |add_ln216_fu_487_p2               |         +|   0|  0|   9|           2|           1|
    |add_ln61_fu_539_p2                |         +|   0|  0|  12|           4|           1|
    |add_ln73_1_fu_879_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln73_2_fu_768_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln73_3_fu_884_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln73_fu_763_p2                |         +|   0|  0|  21|          14|          14|
    |add_ln79_1_fu_753_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln79_2_fu_910_p2              |         +|   0|  0|  39|          32|           3|
    |add_ln79_3_fu_869_p2              |         +|   0|  0|  12|           5|           1|
    |add_ln79_fu_794_p2                |         +|   0|  0|  14|           7|           3|
    |add_ln82_1_fu_900_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln82_fu_784_p2                |         +|   0|  0|  21|          14|          14|
    |add_ln83_1_fu_925_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln83_fu_817_p2                |         +|   0|  0|  21|          14|          14|
    |add_ln84_1_fu_940_p2              |         +|   0|  0|  21|          14|          14|
    |add_ln84_fu_832_p2                |         +|   0|  0|  21|          14|          14|
    |count_1_fu_512_p2                 |         +|   0|  0|  14|           7|           1|
    |sub_ln58_1_fu_981_p2              |         -|   0|  0|  14|           1|           7|
    |sub_ln58_2_fu_1005_p2             |         -|   0|  0|  14|           1|           7|
    |sub_ln58_fu_968_p2                |         -|   0|  0|  14|           6|           7|
    |sub_ln76_1_fu_719_p2              |         -|   0|  0|  38|           1|          31|
    |sub_ln76_fu_699_p2                |         -|   0|  0|  39|           1|          32|
    |ap_block_state21_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln155_fu_564_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln162_1_fu_644_p2            |      icmp|   0|  0|  33|          26|           1|
    |icmp_ln162_fu_628_p2              |      icmp|   0|  0|  33|          26|           1|
    |icmp_ln181_fu_533_p2              |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln216_fu_481_p2              |      icmp|   0|  0|  10|           2|           3|
    |icmp_ln79_1_fu_864_p2             |      icmp|   0|  0|  38|          31|          31|
    |icmp_ln79_fu_747_p2               |      icmp|   0|  0|  13|           5|           6|
    |or_ln82_1_fu_894_p2               |        or|   0|  0|  14|           1|          14|
    |or_ln82_fu_778_p2                 |        or|   0|  0|  14|           1|          14|
    |or_ln83_1_fu_920_p2               |        or|   0|  0|  14|           2|          14|
    |or_ln83_fu_812_p2                 |        or|   0|  0|  14|           2|          14|
    |or_ln84_1_fu_935_p2               |        or|   0|  0|  14|           2|          14|
    |or_ln84_fu_827_p2                 |        or|   0|  0|  14|           2|          14|
    |m_1_fu_739_p3                     |    select|   0|  0|  31|           1|          31|
    |select_ln58_fu_1029_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln72_1_fu_684_p3           |    select|   0|  0|  14|           1|          14|
    |select_ln72_fu_678_p3             |    select|   0|  0|  32|           1|          32|
    |m_fu_1047_p2                      |       xor|   0|  0|   4|           4|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 990|         520|         566|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  134|         27|    1|         27|
    |ap_sig_allocacmp_sha_info_count_hi_load_1  |    9|          2|   32|         64|
    |count_assign_1_reg_327                     |    9|          2|   32|         64|
    |idx25_reg_349                              |    9|          2|    7|         14|
    |idx27_reg_360                              |    9|          2|    5|         10|
    |idx30_reg_372                              |    9|          2|   32|         64|
    |idx32_reg_383                              |    9|          2|    5|         10|
    |idx_reg_337                                |    9|          2|   32|         64|
    |j_fu_182                                   |    9|          2|    2|          4|
    |local_indata_address0                      |   31|          6|   14|         84|
    |local_indata_address1                      |   26|          5|   14|         70|
    |local_indata_ce0                           |   14|          3|    1|          3|
    |local_indata_we0                           |    9|          2|    1|          2|
    |sha_info_count_hi                          |   14|          3|   32|         96|
    |sha_info_count_lo                          |    9|          2|   32|         64|
    |sha_info_data_address0                     |   49|          9|    4|         36|
    |sha_info_data_ce0                          |   31|          6|    1|          6|
    |sha_info_data_d0                           |   43|          8|   32|        256|
    |sha_info_data_we0                          |   26|          5|    1|          5|
    |sha_info_digest_address0                   |   31|          6|    3|         18|
    |sha_info_digest_address1                   |   20|          4|    3|         12|
    |sha_info_digest_ce0                        |   20|          4|    1|          4|
    |sha_info_digest_ce1                        |   14|          3|    1|          3|
    |sha_info_digest_d0                         |   26|          5|   32|        160|
    |sha_info_digest_d1                         |   20|          4|   32|        128|
    |sha_info_digest_we0                        |   14|          3|    1|          3|
    |sha_info_digest_we1                        |   14|          3|    1|          3|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  617|        124|  354|       1274|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln162_reg_1186                                                              |  32|   0|   32|          0|
    |add_ln167_reg_1181                                                              |  32|   0|   32|          0|
    |add_ln216_reg_1069                                                              |   2|   0|    2|          0|
    |add_ln61_reg_1099                                                               |   4|   0|    4|          0|
    |add_ln73_1_reg_1209                                                             |  14|   0|   14|          0|
    |add_ln73_reg_1160                                                               |  14|   0|   14|          0|
    |add_ln79_1_reg_1155                                                             |   5|   0|    5|          0|
    |add_ln79_2_reg_1225                                                             |  32|   0|   32|          0|
    |add_ln79_3_reg_1204                                                             |   5|   0|    5|          0|
    |add_ln79_reg_1176                                                               |   7|   0|    7|          0|
    |ap_CS_fsm                                                                       |  26|   0|   26|          0|
    |count_assign_1_reg_327                                                          |  32|   0|   32|          0|
    |grp_sha_stream_Pipeline_local_memset_label11_fu_427_ap_start_reg                |   1|   0|    1|          0|
    |grp_sha_stream_Pipeline_local_memset_label12_fu_411_ap_start_reg                |   1|   0|    1|          0|
    |grp_sha_stream_Pipeline_local_memset_label1_fu_419_ap_start_reg                 |   1|   0|    1|          0|
    |grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395_ap_start_reg  |   1|   0|    1|          0|
    |grp_sha_stream_Pipeline_sha_stream_label2_fu_433_ap_start_reg                   |   1|   0|    1|          0|
    |grp_sha_transform_fu_403_ap_start_reg                                           |   1|   0|    1|          0|
    |hi_bit_count_reg_1085                                                           |  32|   0|   32|          0|
    |i_reg_1117                                                                      |  32|   0|   32|          0|
    |icmp_ln162_reg_1128                                                             |   1|   0|    1|          0|
    |icmp_ln181_reg_1095                                                             |   1|   0|    1|          0|
    |idx25_reg_349                                                                   |   7|   0|    7|          0|
    |idx27_reg_360                                                                   |   5|   0|    5|          0|
    |idx30_reg_372                                                                   |  32|   0|   32|          0|
    |idx32_reg_383                                                                   |   5|   0|    5|          0|
    |idx_reg_337                                                                     |  32|   0|   32|          0|
    |j_fu_182                                                                        |   2|   0|    2|          0|
    |lo_bit_count_reg_1079                                                           |  32|   0|   32|          0|
    |m_1_reg_1147                                                                    |  31|   0|   31|          0|
    |m_reg_1245                                                                      |   4|   0|    4|          0|
    |reg_449                                                                         |   8|   0|    8|          0|
    |reg_453                                                                         |   8|   0|    8|          0|
    |select_ln58_reg_1240                                                            |   7|   0|    7|          0|
    |select_ln72_1_reg_1142                                                          |   8|   0|   14|          6|
    |sha_info_count_hi                                                               |  32|   0|   32|          0|
    |sha_info_count_lo                                                               |  32|   0|   32|          0|
    |tmp_9_reg_1105                                                                  |   1|   0|   14|         13|
    |trunc_ln162_reg_1137                                                            |  14|   0|   14|          0|
    |trunc_ln216_reg_1061                                                            |   1|   0|    1|          0|
    |zext_ln174_reg_1090                                                             |   6|   0|    7|          1|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           | 544|   0|  564|         20|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    sha_stream|  return value|
|indata_address0   |  out|   14|   ap_memory|        indata|         array|
|indata_ce0        |  out|    1|   ap_memory|        indata|         array|
|indata_q0         |   in|    8|   ap_memory|        indata|         array|
|in_i_address0     |  out|    1|   ap_memory|          in_i|         array|
|in_i_ce0          |  out|    1|   ap_memory|          in_i|         array|
|in_i_q0           |   in|   32|   ap_memory|          in_i|         array|
|outdata_address0  |  out|    3|   ap_memory|       outdata|         array|
|outdata_ce0       |  out|    1|   ap_memory|       outdata|         array|
|outdata_we0       |  out|    1|   ap_memory|       outdata|         array|
|outdata_d0        |  out|   32|   ap_memory|       outdata|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 14 16 
5 --> 6 
6 --> 7 11 
7 --> 8 10 
8 --> 9 
9 --> 7 
10 --> 6 
11 --> 12 4 
12 --> 13 
13 --> 11 
14 --> 15 
15 --> 21 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/sha/sha.c:201]   --->   Operation 27 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.69ns)   --->   "%store_ln144 = store i32 1732584193, i32 0" [data/benchmarks/sha/sha.c:144->data/benchmarks/sha/sha.c:213]   --->   Operation 28 'store' 'store_ln144' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln149 = store i32 0, i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:149->data/benchmarks/sha/sha.c:213]   --->   Operation 29 'store' 'store_ln149' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.41ns)   --->   "%store_ln150 = store i32 0, i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:150->data/benchmarks/sha/sha.c:213]   --->   Operation 30 'store' 'store_ln150' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln201 = store i2 0, i2 %j" [data/benchmarks/sha/sha.c:201]   --->   Operation 31 'store' 'store_ln201' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1, i8 %indata, i8 %local_indata"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.69ns)   --->   "%store_ln145 = store i32 4023233417, i32 1" [data/benchmarks/sha/sha.c:145->data/benchmarks/sha/sha.c:213]   --->   Operation 33 'store' 'store_ln145' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 34 [1/1] (0.69ns)   --->   "%store_ln146 = store i32 2562383102, i32 2" [data/benchmarks/sha/sha.c:146->data/benchmarks/sha/sha.c:213]   --->   Operation 34 'store' 'store_ln146' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln196 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [data/benchmarks/sha/sha.c:196]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %indata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %indata"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_i, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_i"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outdata, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outdata"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1, i8 %indata, i8 %local_indata"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 43 [1/1] (0.69ns)   --->   "%store_ln147 = store i32 271733878, i32 3" [data/benchmarks/sha/sha.c:147->data/benchmarks/sha/sha.c:213]   --->   Operation 43 'store' 'store_ln147' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 44 [1/1] (0.69ns)   --->   "%store_ln148 = store i32 3285377520, i32 4" [data/benchmarks/sha/sha.c:148->data/benchmarks/sha/sha.c:213]   --->   Operation 44 'store' 'store_ln148' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc21" [data/benchmarks/sha/sha.c:216]   --->   Operation 45 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.41>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%j_1 = load i2 %j" [data/benchmarks/sha/sha.c:216]   --->   Operation 46 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i2 %j_1" [data/benchmarks/sha/sha.c:216]   --->   Operation 47 'trunc' 'trunc_ln216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.43ns)   --->   "%icmp_ln216 = icmp_eq  i2 %j_1, i2 2" [data/benchmarks/sha/sha.c:216]   --->   Operation 48 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.43ns)   --->   "%add_ln216 = add i2 %j_1, i2 1" [data/benchmarks/sha/sha.c:216]   --->   Operation 49 'add' 'add_ln216' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %for.inc21.split, void %for.end23" [data/benchmarks/sha/sha.c:216]   --->   Operation 50 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i2 %j_1" [data/benchmarks/sha/sha.c:216]   --->   Operation 51 'zext' 'zext_ln216' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%in_i_addr = getelementptr i32 %in_i, i64 0, i64 %zext_ln216" [data/benchmarks/sha/sha.c:218]   --->   Operation 52 'getelementptr' 'in_i_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (0.69ns)   --->   "%i = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:218]   --->   Operation 53 'load' 'i' <Predicate = (!icmp_ln216)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%lo_bit_count = load i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:175->data/benchmarks/sha/sha.c:223]   --->   Operation 54 'load' 'lo_bit_count' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%hi_bit_count = load i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:176->data/benchmarks/sha/sha.c:223]   --->   Operation 55 'load' 'hi_bit_count' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%count = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %lo_bit_count, i32 3, i32 8" [data/benchmarks/sha/sha.c:178->data/benchmarks/sha/sha.c:223]   --->   Operation 56 'partselect' 'count' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i6 %count" [data/benchmarks/sha/sha.c:174->data/benchmarks/sha/sha.c:223]   --->   Operation 57 'zext' 'zext_ln174' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.70ns)   --->   "%count_1 = add i7 %zext_ln174, i7 1" [data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:223]   --->   Operation 58 'add' 'count_1' <Predicate = (icmp_ln216)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln179 = zext i6 %count" [data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:223]   --->   Operation 59 'zext' 'zext_ln179' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lo_bit_count, i32 3, i32 6" [data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:223]   --->   Operation 60 'partselect' 'trunc_ln' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sha_info_data_addr = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln179" [data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:223]   --->   Operation 61 'getelementptr' 'sha_info_data_addr' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.69ns)   --->   "%store_ln179 = store i32 128, i4 %sha_info_data_addr" [data/benchmarks/sha/sha.c:179->data/benchmarks/sha/sha.c:223]   --->   Operation 62 'store' 'store_ln179' <Predicate = (icmp_ln216)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 63 [1/1] (0.70ns)   --->   "%icmp_ln181 = icmp_ugt  i7 %count_1, i7 56" [data/benchmarks/sha/sha.c:181->data/benchmarks/sha/sha.c:223]   --->   Operation 63 'icmp' 'icmp_ln181' <Predicate = (icmp_ln216)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.70ns)   --->   "%add_ln61 = add i4 %trunc_ln, i4 1" [data/benchmarks/sha/sha.c:61->data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 64 'add' 'add_ln61' <Predicate = (icmp_ln216)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %if.else.i, void %if.then.i22" [data/benchmarks/sha/sha.c:181->data/benchmarks/sha/sha.c:223]   --->   Operation 65 'br' 'br_ln181' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.17>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i1.i13, i1 %trunc_ln216, i13 0" [data/benchmarks/sha/sha.c:73->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 66 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln217 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [data/benchmarks/sha/sha.c:217]   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln216 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [data/benchmarks/sha/sha.c:216]   --->   Operation 68 'specloopname' 'specloopname_ln216' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (0.69ns)   --->   "%i = load i1 %in_i_addr" [data/benchmarks/sha/sha.c:218]   --->   Operation 69 'load' 'i' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%sha_info_count_lo_load = load i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:155->data/benchmarks/sha/sha.c:220]   --->   Operation 70 'load' 'sha_info_count_lo_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln155)   --->   "%shl_ln155 = shl i32 %i, i32 3" [data/benchmarks/sha/sha.c:155->data/benchmarks/sha/sha.c:220]   --->   Operation 71 'shl' 'shl_ln155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln155 = add i32 %sha_info_count_lo_load, i32 %shl_ln155" [data/benchmarks/sha/sha.c:155->data/benchmarks/sha/sha.c:220]   --->   Operation 72 'add' 'add_ln155' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.88ns)   --->   "%icmp_ln155 = icmp_ult  i32 %add_ln155, i32 %sha_info_count_lo_load" [data/benchmarks/sha/sha.c:155->data/benchmarks/sha/sha.c:220]   --->   Operation 73 'icmp' 'icmp_ln155' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln155 = br i1 %icmp_ln155, void %if.end.i, void %if.then.i" [data/benchmarks/sha/sha.c:155->data/benchmarks/sha/sha.c:220]   --->   Operation 74 'br' 'br_ln155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%sha_info_count_hi_load = load i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:156->data/benchmarks/sha/sha.c:220]   --->   Operation 75 'load' 'sha_info_count_hi_load' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.88ns)   --->   "%add_ln156 = add i32 %sha_info_count_hi_load, i32 1" [data/benchmarks/sha/sha.c:156->data/benchmarks/sha/sha.c:220]   --->   Operation 76 'add' 'add_ln156' <Predicate = (icmp_ln155)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.41ns)   --->   "%store_ln156 = store i32 %add_ln156, i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:156->data/benchmarks/sha/sha.c:220]   --->   Operation 77 'store' 'store_ln156' <Predicate = (icmp_ln155)> <Delay = 0.41>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln157 = br void %if.end.i" [data/benchmarks/sha/sha.c:157->data/benchmarks/sha/sha.c:220]   --->   Operation 78 'br' 'br_ln157' <Predicate = (icmp_ln155)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln158 = store i32 %add_ln155, i32 %sha_info_count_lo" [data/benchmarks/sha/sha.c:158->data/benchmarks/sha/sha.c:220]   --->   Operation 79 'store' 'store_ln158' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %i, i32 29, i32 31" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:220]   --->   Operation 80 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i3 %lshr_ln" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:220]   --->   Operation 81 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%sha_info_count_hi_load_1 = load i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:220]   --->   Operation 82 'load' 'sha_info_count_hi_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.88ns)   --->   "%add_ln159 = add i32 %sha_info_count_hi_load_1, i32 %zext_ln159" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:220]   --->   Operation 83 'add' 'add_ln159' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.41ns)   --->   "%store_ln159 = store i32 %add_ln159, i32 %sha_info_count_hi" [data/benchmarks/sha/sha.c:159->data/benchmarks/sha/sha.c:220]   --->   Operation 84 'store' 'store_ln159' <Predicate = true> <Delay = 0.41>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %i, i32 6, i32 31" [data/benchmarks/sha/sha.c:162->data/benchmarks/sha/sha.c:220]   --->   Operation 85 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.84ns)   --->   "%icmp_ln162 = icmp_sgt  i26 %tmp_3, i26 0" [data/benchmarks/sha/sha.c:162->data/benchmarks/sha/sha.c:220]   --->   Operation 86 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln162 = br void %while.body.i" [data/benchmarks/sha/sha.c:162->data/benchmarks/sha/sha.c:220]   --->   Operation 87 'br' 'br_ln162' <Predicate = true> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.22>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%count_assign_1 = phi i32 %i, void %if.end.i, i32 %add_ln167, void %local_memcpy.exit.i"   --->   Operation 88 'phi' 'count_assign_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%idx = phi i32 0, void %if.end.i, i32 %add_ln162, void %local_memcpy.exit.i" [data/benchmarks/sha/sha.c:162->data/benchmarks/sha/sha.c:220]   --->   Operation 89 'phi' 'idx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %count_assign_1, i32 6, i32 31" [data/benchmarks/sha/sha.c:162->data/benchmarks/sha/sha.c:220]   --->   Operation 90 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.84ns)   --->   "%icmp_ln162_1 = icmp_sgt  i26 %tmp_4, i26 0" [data/benchmarks/sha/sha.c:162->data/benchmarks/sha/sha.c:220]   --->   Operation 91 'icmp' 'icmp_ln162_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162_1, void %while.end.loopexit.i, void %while.body.i.split" [data/benchmarks/sha/sha.c:162->data/benchmarks/sha/sha.c:220]   --->   Operation 92 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln162 = trunc i32 %idx" [data/benchmarks/sha/sha.c:162->data/benchmarks/sha/sha.c:220]   --->   Operation 93 'trunc' 'trunc_ln162' <Predicate = (icmp_ln162_1)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln163 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 127, i64 128, i64 127" [data/benchmarks/sha/sha.c:163->data/benchmarks/sha/sha.c:220]   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln163' <Predicate = (icmp_ln162_1)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [data/benchmarks/sha/sha.c:168->data/benchmarks/sha/sha.c:220]   --->   Operation 95 'specloopname' 'specloopname_ln168' <Predicate = (icmp_ln162_1)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln79 = br void %while.body.i.i" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 96 'br' 'br_ln79' <Predicate = (icmp_ln162_1)> <Delay = 0.38>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln162_1 = trunc i32 %i" [data/benchmarks/sha/sha.c:162->data/benchmarks/sha/sha.c:220]   --->   Operation 97 'trunc' 'trunc_ln162_1' <Predicate = (!icmp_ln162_1 & icmp_ln162)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %i, i32 6, i32 13" [data/benchmarks/sha/sha.c:162->data/benchmarks/sha/sha.c:220]   --->   Operation 98 'partselect' 'tmp_s' <Predicate = (!icmp_ln162_1 & icmp_ln162)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_s, i6 0" [data/benchmarks/sha/sha.c:162->data/benchmarks/sha/sha.c:220]   --->   Operation 99 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln162_1 & icmp_ln162)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i6 %trunc_ln162_1" [data/benchmarks/sha/sha.c:72->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 100 'zext' 'zext_ln72' <Predicate = (!icmp_ln162_1 & icmp_ln162)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.22ns)   --->   "%select_ln72 = select i1 %icmp_ln162, i32 %zext_ln72, i32 %i" [data/benchmarks/sha/sha.c:72->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 101 'select' 'select_ln72' <Predicate = (!icmp_ln162_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.34ns)   --->   "%select_ln72_1 = select i1 %icmp_ln162, i14 %and_ln, i14 0" [data/benchmarks/sha/sha.c:72->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 102 'select' 'select_ln72_1' <Predicate = (!icmp_ln162_1)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %select_ln72, i32 31" [data/benchmarks/sha/sha.c:76->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 103 'bitselect' 'tmp_5' <Predicate = (!icmp_ln162_1)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.88ns)   --->   "%sub_ln76 = sub i32 0, i32 %select_ln72" [data/benchmarks/sha/sha.c:76->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 104 'sub' 'sub_ln76' <Predicate = (!icmp_ln162_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_ln76, i32 2, i32 31" [data/benchmarks/sha/sha.c:76->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 105 'partselect' 'tmp_6' <Predicate = (!icmp_ln162_1)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i30 %tmp_6" [data/benchmarks/sha/sha.c:76->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 106 'zext' 'zext_ln76' <Predicate = (!icmp_ln162_1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.86ns)   --->   "%sub_ln76_1 = sub i31 0, i31 %zext_ln76" [data/benchmarks/sha/sha.c:76->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 107 'sub' 'sub_ln76_1' <Predicate = (!icmp_ln162_1)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %select_ln72, i32 2, i32 31" [data/benchmarks/sha/sha.c:76->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 108 'partselect' 'tmp_7' <Predicate = (!icmp_ln162_1)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln76_1 = zext i30 %tmp_7" [data/benchmarks/sha/sha.c:76->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 109 'zext' 'zext_ln76_1' <Predicate = (!icmp_ln162_1)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.25ns)   --->   "%m_1 = select i1 %tmp_5, i31 %sub_ln76_1, i31 %zext_ln76_1" [data/benchmarks/sha/sha.c:76->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 110 'select' 'm_1' <Predicate = (!icmp_ln162_1)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.38ns)   --->   "%br_ln79 = br void %while.body.i25.i" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 111 'br' 'br_ln79' <Predicate = (!icmp_ln162_1)> <Delay = 0.38>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%idx25 = phi i7 0, void %while.body.i.split, i7 %add_ln79, void %while.body.i.i.split" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 112 'phi' 'idx25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%idx27 = phi i5 0, void %while.body.i.split, i5 %add_ln79_1, void %while.body.i.i.split" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 113 'phi' 'idx27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.70ns)   --->   "%icmp_ln79 = icmp_eq  i5 %idx27, i5 16" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 114 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.70ns)   --->   "%add_ln79_1 = add i5 %idx27, i5 1" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 116 'add' 'add_ln79_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %while.body.i.i.split, void %local_memcpy.exit.i" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 117 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i7 %idx25" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 118 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.76ns)   --->   "%add_ln73 = add i14 %zext_ln79_1, i14 %trunc_ln162" [data/benchmarks/sha/sha.c:73->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 119 'add' 'add_ln73' <Predicate = (!icmp_ln79)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.76ns)   --->   "%add_ln73_2 = add i14 %tmp_9, i14 %add_ln73" [data/benchmarks/sha/sha.c:73->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 120 'add' 'add_ln73_2' <Predicate = (!icmp_ln79)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i14 %add_ln73_2" [data/benchmarks/sha/sha.c:73->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 121 'zext' 'zext_ln73' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%p2 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln73" [data/benchmarks/sha/sha.c:73->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 122 'getelementptr' 'p2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln82)   --->   "%or_ln82 = or i14 %add_ln73, i14 1" [data/benchmarks/sha/sha.c:82->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 123 'or' 'or_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln82 = add i14 %tmp_9, i14 %or_ln82" [data/benchmarks/sha/sha.c:82->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 124 'add' 'add_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i14 %add_ln82" [data/benchmarks/sha/sha.c:82->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 125 'zext' 'zext_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%p2_1 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln82" [data/benchmarks/sha/sha.c:82->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 126 'getelementptr' 'p2_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_7 : Operation 127 [2/2] (1.24ns)   --->   "%p2_load = load i14 %p2" [data/benchmarks/sha/sha.c:82->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 127 'load' 'p2_load' <Predicate = (!icmp_ln79)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_7 : Operation 128 [2/2] (1.24ns)   --->   "%p2_1_load = load i14 %p2_1" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 128 'load' 'p2_1_load' <Predicate = (!icmp_ln79)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_7 : Operation 129 [1/1] (0.70ns)   --->   "%add_ln79 = add i7 %idx25, i7 4" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 129 'add' 'add_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [2/2] (0.00ns)   --->   "%call_ln165 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:165->data/benchmarks/sha/sha.c:220]   --->   Operation 130 'call' 'call_ln165' <Predicate = (icmp_ln79)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 131 [1/1] (0.88ns)   --->   "%add_ln167 = add i32 %count_assign_1, i32 4294967232" [data/benchmarks/sha/sha.c:167->data/benchmarks/sha/sha.c:220]   --->   Operation 131 'add' 'add_ln167' <Predicate = (icmp_ln79)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.88ns)   --->   "%add_ln162 = add i32 %idx, i32 64" [data/benchmarks/sha/sha.c:162->data/benchmarks/sha/sha.c:220]   --->   Operation 132 'add' 'add_ln162' <Predicate = (icmp_ln79)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.01>
ST_8 : Operation 133 [1/2] (1.24ns)   --->   "%p2_load = load i14 %p2" [data/benchmarks/sha/sha.c:82->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 133 'load' 'p2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln83)   --->   "%or_ln83 = or i14 %add_ln73, i14 2" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 134 'or' 'or_ln83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln83 = add i14 %tmp_9, i14 %or_ln83" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 135 'add' 'add_ln83' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i14 %add_ln83" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 136 'zext' 'zext_ln83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%p2_2 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln83" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 137 'getelementptr' 'p2_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/2] (1.24ns)   --->   "%p2_1_load = load i14 %p2_1" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 138 'load' 'p2_1_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln84)   --->   "%or_ln84 = or i14 %add_ln73, i14 3" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 139 'or' 'or_ln84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln84 = add i14 %tmp_9, i14 %or_ln84" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 140 'add' 'add_ln84' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i14 %add_ln84" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 141 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%p2_3 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln84" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 142 'getelementptr' 'p2_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (1.24ns)   --->   "%p2_2_load = load i14 %p2_2" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 143 'load' 'p2_2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_8 : Operation 144 [2/2] (1.24ns)   --->   "%p2_3_load = load i14 %p2_3" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 144 'load' 'p2_3_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 9 <SV = 8> <Delay = 1.94>
ST_9 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %idx27" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 145 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/sha/sha.c:88->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 146 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "%p1 = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln79" [data/benchmarks/sha/sha.c:73->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 147 'getelementptr' 'p1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/2] (1.24ns)   --->   "%p2_2_load = load i14 %p2_2" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 148 'load' 'p2_2_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_9 : Operation 149 [1/2] (1.24ns)   --->   "%p2_3_load = load i14 %p2_3" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 149 'load' 'p2_3_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %p2_3_load, i8 %p2_2_load, i8 %p2_1_load, i8 %p2_load" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 150 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 151 [1/1] (0.69ns)   --->   "%store_ln86 = store i32 %tmp, i4 %p1" [data/benchmarks/sha/sha.c:86->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 151 'store' 'store_ln86' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln79 = br void %while.body.i.i" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:164->data/benchmarks/sha/sha.c:220]   --->   Operation 152 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln165 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:165->data/benchmarks/sha/sha.c:220]   --->   Operation 153 'call' 'call_ln165' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln162 = br void %while.body.i" [data/benchmarks/sha/sha.c:162->data/benchmarks/sha/sha.c:220]   --->   Operation 154 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.77>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%idx30 = phi i32 0, void %while.end.loopexit.i, i32 %add_ln79_2, void %while.body.i25.i.split" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 155 'phi' 'idx30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%idx32 = phi i5 0, void %while.end.loopexit.i, i5 %add_ln79_3, void %while.body.i25.i.split" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 156 'phi' 'idx32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i5 %idx32" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 157 'zext' 'zext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.87ns)   --->   "%icmp_ln79_1 = icmp_slt  i31 %zext_ln79_3, i31 %m_1" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 158 'icmp' 'icmp_ln79_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.70ns)   --->   "%add_ln79_3 = add i5 %idx32, i5 1" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 159 'add' 'add_ln79_3' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79_1, void %sha_update.exit.loopexit, void %while.body.i25.i.split" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 160 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %idx30" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 161 'trunc' 'trunc_ln79' <Predicate = (icmp_ln79_1)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.76ns)   --->   "%add_ln73_1 = add i14 %trunc_ln79, i14 %select_ln72_1" [data/benchmarks/sha/sha.c:73->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 162 'add' 'add_ln73_1' <Predicate = (icmp_ln79_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.76ns)   --->   "%add_ln73_3 = add i14 %tmp_9, i14 %add_ln73_1" [data/benchmarks/sha/sha.c:73->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 163 'add' 'add_ln73_3' <Predicate = (icmp_ln79_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i14 %add_ln73_3" [data/benchmarks/sha/sha.c:73->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 164 'zext' 'zext_ln73_1' <Predicate = (icmp_ln79_1)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%p2_4 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln73_1" [data/benchmarks/sha/sha.c:73->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 165 'getelementptr' 'p2_4' <Predicate = (icmp_ln79_1)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln82_1)   --->   "%or_ln82_1 = or i14 %add_ln73_1, i14 1" [data/benchmarks/sha/sha.c:82->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 166 'or' 'or_ln82_1' <Predicate = (icmp_ln79_1)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln82_1 = add i14 %tmp_9, i14 %or_ln82_1" [data/benchmarks/sha/sha.c:82->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 167 'add' 'add_ln82_1' <Predicate = (icmp_ln79_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i14 %add_ln82_1" [data/benchmarks/sha/sha.c:82->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 168 'zext' 'zext_ln82_1' <Predicate = (icmp_ln79_1)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%p2_5 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln82_1" [data/benchmarks/sha/sha.c:82->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 169 'getelementptr' 'p2_5' <Predicate = (icmp_ln79_1)> <Delay = 0.00>
ST_11 : Operation 170 [2/2] (1.24ns)   --->   "%p2_4_load = load i14 %p2_4" [data/benchmarks/sha/sha.c:82->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 170 'load' 'p2_4_load' <Predicate = (icmp_ln79_1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_11 : Operation 171 [2/2] (1.24ns)   --->   "%p2_5_load = load i14 %p2_5" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 171 'load' 'p2_5_load' <Predicate = (icmp_ln79_1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_11 : Operation 172 [1/1] (0.88ns)   --->   "%add_ln79_2 = add i32 %idx30, i32 4" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 172 'add' 'add_ln79_2' <Predicate = (icmp_ln79_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (0.38ns)   --->   "%store_ln201 = store i2 %add_ln216, i2 %j" [data/benchmarks/sha/sha.c:201]   --->   Operation 173 'store' 'store_ln201' <Predicate = (!icmp_ln79_1)> <Delay = 0.38>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc21" [data/benchmarks/sha/sha.c:216]   --->   Operation 174 'br' 'br_ln216' <Predicate = (!icmp_ln79_1)> <Delay = 0.00>

State 12 <SV = 7> <Delay = 2.01>
ST_12 : Operation 175 [1/2] (1.24ns)   --->   "%p2_4_load = load i14 %p2_4" [data/benchmarks/sha/sha.c:82->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 175 'load' 'p2_4_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_12 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln83_1)   --->   "%or_ln83_1 = or i14 %add_ln73_1, i14 2" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 176 'or' 'or_ln83_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln83_1 = add i14 %tmp_9, i14 %or_ln83_1" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 177 'add' 'add_ln83_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i14 %add_ln83_1" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 178 'zext' 'zext_ln83_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%p2_6 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln83_1" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 179 'getelementptr' 'p2_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/2] (1.24ns)   --->   "%p2_5_load = load i14 %p2_5" [data/benchmarks/sha/sha.c:83->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 180 'load' 'p2_5_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_12 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node add_ln84_1)   --->   "%or_ln84_1 = or i14 %add_ln73_1, i14 3" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 181 'or' 'or_ln84_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln84_1 = add i14 %tmp_9, i14 %or_ln84_1" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 182 'add' 'add_ln84_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i14 %add_ln84_1" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 183 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%p2_7 = getelementptr i8 %local_indata, i64 0, i64 %zext_ln84_1" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 184 'getelementptr' 'p2_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 185 [2/2] (1.24ns)   --->   "%p2_6_load = load i14 %p2_6" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 185 'load' 'p2_6_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_12 : Operation 186 [2/2] (1.24ns)   --->   "%p2_7_load = load i14 %p2_7" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 186 'load' 'p2_7_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 13 <SV = 8> <Delay = 1.94>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i5 %idx32" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 187 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 16, i64 8" [data/benchmarks/sha/sha.c:80->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 188 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [data/benchmarks/sha/sha.c:88->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 189 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%p1_1 = getelementptr i32 %sha_info_data, i64 0, i64 %zext_ln79_2" [data/benchmarks/sha/sha.c:73->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 190 'getelementptr' 'p1_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 191 [1/2] (1.24ns)   --->   "%p2_6_load = load i14 %p2_6" [data/benchmarks/sha/sha.c:84->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 191 'load' 'p2_6_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_13 : Operation 192 [1/2] (1.24ns)   --->   "%p2_7_load = load i14 %p2_7" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 192 'load' 'p2_7_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %p2_7_load, i8 %p2_6_load, i8 %p2_5_load, i8 %p2_4_load" [data/benchmarks/sha/sha.c:85->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 193 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 194 [1/1] (0.69ns)   --->   "%store_ln86 = store i32 %tmp_1, i4 %p1_1" [data/benchmarks/sha/sha.c:86->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 194 'store' 'store_ln86' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln79 = br void %while.body.i25.i" [data/benchmarks/sha/sha.c:79->data/benchmarks/sha/sha.c:169->data/benchmarks/sha/sha.c:220]   --->   Operation 195 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>

State 14 <SV = 4> <Delay = 3.83>
ST_14 : Operation 196 [1/1] (0.70ns)   --->   "%sub_ln58 = sub i7 55, i7 %zext_ln174" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 196 'sub' 'sub_ln58' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %sub_ln58, i32 6" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 197 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.70ns)   --->   "%sub_ln58_1 = sub i7 0, i7 %sub_ln58" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 198 'sub' 'sub_ln58_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln58_2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %sub_ln58_1, i32 2, i32 6" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 199 'partselect' 'trunc_ln58_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i5 %trunc_ln58_2" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 200 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i6 %sext_ln58" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 201 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.70ns)   --->   "%sub_ln58_2 = sub i7 0, i7 %zext_ln58" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 202 'sub' 'sub_ln58_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln58_3 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %sub_ln58, i32 2, i32 6" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 203 'partselect' 'trunc_ln58_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i5 %trunc_ln58_3" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 204 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i6 %sext_ln58_1" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 205 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.30ns)   --->   "%select_ln58 = select i1 %tmp_2, i7 %sub_ln58_2, i7 %zext_ln58_1" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 206 'select' 'select_ln58' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 207 [2/2] (1.40ns)   --->   "%call_ln58 = call void @sha_stream_Pipeline_local_memset_label12, i7 %select_ln58, i4 %add_ln61, i32 %sha_info_data" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 207 'call' 'call_ln58' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 5> <Delay = 0.00>
ST_15 : Operation 208 [1/2] (0.00ns)   --->   "%call_ln58 = call void @sha_stream_Pipeline_local_memset_label12, i7 %select_ln58, i4 %add_ln61, i32 %sha_info_data" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:186->data/benchmarks/sha/sha.c:223]   --->   Operation 208 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sha_final.exit"   --->   Operation 209 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 4> <Delay = 1.63>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %lo_bit_count, i32 5, i32 8" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:182->data/benchmarks/sha/sha.c:223]   --->   Operation 210 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.22ns)   --->   "%m = xor i4 %trunc_ln1, i4 15" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:182->data/benchmarks/sha/sha.c:223]   --->   Operation 211 'xor' 'm' <Predicate = true> <Delay = 0.22> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 212 [2/2] (1.40ns)   --->   "%call_ln58 = call void @sha_stream_Pipeline_local_memset_label1, i4 %m, i4 %add_ln61, i32 %sha_info_data" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:182->data/benchmarks/sha/sha.c:223]   --->   Operation 212 'call' 'call_ln58' <Predicate = true> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 5> <Delay = 0.00>
ST_17 : Operation 213 [1/2] (0.00ns)   --->   "%call_ln58 = call void @sha_stream_Pipeline_local_memset_label1, i4 %m, i4 %add_ln61, i32 %sha_info_data" [data/benchmarks/sha/sha.c:58->data/benchmarks/sha/sha.c:182->data/benchmarks/sha/sha.c:223]   --->   Operation 213 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 6> <Delay = 0.00>
ST_18 : Operation 214 [2/2] (0.00ns)   --->   "%call_ln183 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:223]   --->   Operation 214 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 7> <Delay = 0.00>
ST_19 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln183 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:183->data/benchmarks/sha/sha.c:223]   --->   Operation 215 'call' 'call_ln183' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 8> <Delay = 0.00>
ST_20 : Operation 216 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_local_memset_label11, i32 %sha_info_data"   --->   Operation 216 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 0.00>
ST_21 : Operation 217 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_local_memset_label11, i32 %sha_info_data"   --->   Operation 217 'call' 'call_ln0' <Predicate = (icmp_ln181)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void %sha_final.exit"   --->   Operation 218 'br' 'br_ln0' <Predicate = (icmp_ln181)> <Delay = 0.00>

State 22 <SV = 10> <Delay = 0.69>
ST_22 : Operation 219 [1/1] (0.69ns)   --->   "%store_ln189 = store i32 %hi_bit_count, i32 14" [data/benchmarks/sha/sha.c:189->data/benchmarks/sha/sha.c:223]   --->   Operation 219 'store' 'store_ln189' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 220 [1/1] (0.69ns)   --->   "%store_ln190 = store i32 %lo_bit_count, i32 15" [data/benchmarks/sha/sha.c:190->data/benchmarks/sha/sha.c:223]   --->   Operation 220 'store' 'store_ln190' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 23 <SV = 11> <Delay = 0.00>
ST_23 : Operation 221 [2/2] (0.00ns)   --->   "%call_ln191 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:191->data/benchmarks/sha/sha.c:223]   --->   Operation 221 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 12> <Delay = 0.00>
ST_24 : Operation 222 [1/2] (0.00ns)   --->   "%call_ln191 = call void @sha_transform, i32 %sha_info_data, i32 %sha_info_digest" [data/benchmarks/sha/sha.c:191->data/benchmarks/sha/sha.c:223]   --->   Operation 222 'call' 'call_ln191' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 13> <Delay = 0.00>
ST_25 : Operation 223 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label2, i32 %outdata, i32 %sha_info_digest"   --->   Operation 223 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 14> <Delay = 0.00>
ST_26 : Operation 224 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sha_stream_Pipeline_sha_stream_label2, i32 %outdata, i32 %sha_info_digest"   --->   Operation 224 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 225 [1/1] (0.00ns)   --->   "%ret_ln229 = ret" [data/benchmarks/sha/sha.c:229]   --->   Operation 225 'ret' 'ret_ln229' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outdata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ local_indata]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ sha_info_count_lo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sha_info_count_hi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ sha_info_data]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ sha_info_digest]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                        (alloca           ) [ 011111111111110000000000000]
store_ln144              (store            ) [ 000000000000000000000000000]
store_ln149              (store            ) [ 000000000000000000000000000]
store_ln150              (store            ) [ 000000000000000000000000000]
store_ln201              (store            ) [ 000000000000000000000000000]
store_ln145              (store            ) [ 000000000000000000000000000]
store_ln146              (store            ) [ 000000000000000000000000000]
spectopmodule_ln196      (spectopmodule    ) [ 000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 000000000000000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000000000000000]
specbitsmap_ln0          (specbitsmap      ) [ 000000000000000000000000000]
call_ln0                 (call             ) [ 000000000000000000000000000]
store_ln147              (store            ) [ 000000000000000000000000000]
store_ln148              (store            ) [ 000000000000000000000000000]
br_ln216                 (br               ) [ 000000000000000000000000000]
j_1                      (load             ) [ 000000000000000000000000000]
trunc_ln216              (trunc            ) [ 000001000000000000000000000]
icmp_ln216               (icmp             ) [ 000011111111110000000000000]
add_ln216                (add              ) [ 000001111111110000000000000]
br_ln216                 (br               ) [ 000000000000000000000000000]
zext_ln216               (zext             ) [ 000000000000000000000000000]
in_i_addr                (getelementptr    ) [ 000001000000000000000000000]
lo_bit_count             (load             ) [ 000000000000001111111110000]
hi_bit_count             (load             ) [ 000000000000001111111110000]
count                    (partselect       ) [ 000000000000000000000000000]
zext_ln174               (zext             ) [ 000000000000001000000000000]
count_1                  (add              ) [ 000000000000000000000000000]
zext_ln179               (zext             ) [ 000000000000000000000000000]
trunc_ln                 (partselect       ) [ 000000000000000000000000000]
sha_info_data_addr       (getelementptr    ) [ 000000000000000000000000000]
store_ln179              (store            ) [ 000000000000000000000000000]
icmp_ln181               (icmp             ) [ 000011111111111111111100000]
add_ln61                 (add              ) [ 000000000000001111000000000]
br_ln181                 (br               ) [ 000000000000000000000000000]
tmp_9                    (bitconcatenate   ) [ 000000111111110000000000000]
speclooptripcount_ln217  (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln216       (specloopname     ) [ 000000000000000000000000000]
i                        (load             ) [ 000011111111110000000000000]
sha_info_count_lo_load   (load             ) [ 000000000000000000000000000]
shl_ln155                (shl              ) [ 000000000000000000000000000]
add_ln155                (add              ) [ 000000000000000000000000000]
icmp_ln155               (icmp             ) [ 000011111111110000000000000]
br_ln155                 (br               ) [ 000000000000000000000000000]
sha_info_count_hi_load   (load             ) [ 000000000000000000000000000]
add_ln156                (add              ) [ 000000000000000000000000000]
store_ln156              (store            ) [ 000000000000000000000000000]
br_ln157                 (br               ) [ 000000000000000000000000000]
store_ln158              (store            ) [ 000000000000000000000000000]
lshr_ln                  (partselect       ) [ 000000000000000000000000000]
zext_ln159               (zext             ) [ 000000000000000000000000000]
sha_info_count_hi_load_1 (load             ) [ 000000000000000000000000000]
add_ln159                (add              ) [ 000000000000000000000000000]
store_ln159              (store            ) [ 000000000000000000000000000]
tmp_3                    (partselect       ) [ 000000000000000000000000000]
icmp_ln162               (icmp             ) [ 000000111110000000000000000]
br_ln162                 (br               ) [ 000011111111110000000000000]
count_assign_1           (phi              ) [ 000000111100000000000000000]
idx                      (phi              ) [ 000000111100000000000000000]
tmp_4                    (partselect       ) [ 000000000000000000000000000]
icmp_ln162_1             (icmp             ) [ 000011111111110000000000000]
br_ln162                 (br               ) [ 000000000000000000000000000]
trunc_ln162              (trunc            ) [ 000000011100000000000000000]
speclooptripcount_ln163  (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln168       (specloopname     ) [ 000000000000000000000000000]
br_ln79                  (br               ) [ 000011111111110000000000000]
trunc_ln162_1            (trunc            ) [ 000000000000000000000000000]
tmp_s                    (partselect       ) [ 000000000000000000000000000]
and_ln                   (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln72                (zext             ) [ 000000000000000000000000000]
select_ln72              (select           ) [ 000000000000000000000000000]
select_ln72_1            (select           ) [ 000000000001110000000000000]
tmp_5                    (bitselect        ) [ 000000000000000000000000000]
sub_ln76                 (sub              ) [ 000000000000000000000000000]
tmp_6                    (partselect       ) [ 000000000000000000000000000]
zext_ln76                (zext             ) [ 000000000000000000000000000]
sub_ln76_1               (sub              ) [ 000000000000000000000000000]
tmp_7                    (partselect       ) [ 000000000000000000000000000]
zext_ln76_1              (zext             ) [ 000000000000000000000000000]
m_1                      (select           ) [ 000000000001110000000000000]
br_ln79                  (br               ) [ 000011111111110000000000000]
idx25                    (phi              ) [ 000000010000000000000000000]
idx27                    (phi              ) [ 000000011100000000000000000]
icmp_ln79                (icmp             ) [ 000011111111110000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000000000000000000]
add_ln79_1               (add              ) [ 000011111111110000000000000]
br_ln79                  (br               ) [ 000000000000000000000000000]
zext_ln79_1              (zext             ) [ 000000000000000000000000000]
add_ln73                 (add              ) [ 000000001000000000000000000]
add_ln73_2               (add              ) [ 000000000000000000000000000]
zext_ln73                (zext             ) [ 000000000000000000000000000]
p2                       (getelementptr    ) [ 000000001000000000000000000]
or_ln82                  (or               ) [ 000000000000000000000000000]
add_ln82                 (add              ) [ 000000000000000000000000000]
zext_ln82                (zext             ) [ 000000000000000000000000000]
p2_1                     (getelementptr    ) [ 000000001000000000000000000]
add_ln79                 (add              ) [ 000011111111110000000000000]
add_ln167                (add              ) [ 000011100011110000000000000]
add_ln162                (add              ) [ 000011100011110000000000000]
p2_load                  (load             ) [ 000000000100000000000000000]
or_ln83                  (or               ) [ 000000000000000000000000000]
add_ln83                 (add              ) [ 000000000000000000000000000]
zext_ln83                (zext             ) [ 000000000000000000000000000]
p2_2                     (getelementptr    ) [ 000000000100000000000000000]
p2_1_load                (load             ) [ 000000000100000000000000000]
or_ln84                  (or               ) [ 000000000000000000000000000]
add_ln84                 (add              ) [ 000000000000000000000000000]
zext_ln84                (zext             ) [ 000000000000000000000000000]
p2_3                     (getelementptr    ) [ 000000000100000000000000000]
zext_ln79                (zext             ) [ 000000000000000000000000000]
specloopname_ln88        (specloopname     ) [ 000000000000000000000000000]
p1                       (getelementptr    ) [ 000000000000000000000000000]
p2_2_load                (load             ) [ 000000000000000000000000000]
p2_3_load                (load             ) [ 000000000000000000000000000]
tmp                      (bitconcatenate   ) [ 000000000000000000000000000]
store_ln86               (store            ) [ 000000000000000000000000000]
br_ln79                  (br               ) [ 000011111111110000000000000]
call_ln165               (call             ) [ 000000000000000000000000000]
br_ln162                 (br               ) [ 000011111111110000000000000]
idx30                    (phi              ) [ 000000000001000000000000000]
idx32                    (phi              ) [ 000000000001110000000000000]
zext_ln79_3              (zext             ) [ 000000000000000000000000000]
icmp_ln79_1              (icmp             ) [ 000011111111110000000000000]
add_ln79_3               (add              ) [ 000011111111110000000000000]
br_ln79                  (br               ) [ 000000000000000000000000000]
trunc_ln79               (trunc            ) [ 000000000000000000000000000]
add_ln73_1               (add              ) [ 000000000000100000000000000]
add_ln73_3               (add              ) [ 000000000000000000000000000]
zext_ln73_1              (zext             ) [ 000000000000000000000000000]
p2_4                     (getelementptr    ) [ 000000000000100000000000000]
or_ln82_1                (or               ) [ 000000000000000000000000000]
add_ln82_1               (add              ) [ 000000000000000000000000000]
zext_ln82_1              (zext             ) [ 000000000000000000000000000]
p2_5                     (getelementptr    ) [ 000000000000100000000000000]
add_ln79_2               (add              ) [ 000011111111110000000000000]
store_ln201              (store            ) [ 000000000000000000000000000]
br_ln216                 (br               ) [ 000000000000000000000000000]
p2_4_load                (load             ) [ 000000000000010000000000000]
or_ln83_1                (or               ) [ 000000000000000000000000000]
add_ln83_1               (add              ) [ 000000000000000000000000000]
zext_ln83_1              (zext             ) [ 000000000000000000000000000]
p2_6                     (getelementptr    ) [ 000000000000010000000000000]
p2_5_load                (load             ) [ 000000000000010000000000000]
or_ln84_1                (or               ) [ 000000000000000000000000000]
add_ln84_1               (add              ) [ 000000000000000000000000000]
zext_ln84_1              (zext             ) [ 000000000000000000000000000]
p2_7                     (getelementptr    ) [ 000000000000010000000000000]
zext_ln79_2              (zext             ) [ 000000000000000000000000000]
speclooptripcount_ln80   (speclooptripcount) [ 000000000000000000000000000]
specloopname_ln88        (specloopname     ) [ 000000000000000000000000000]
p1_1                     (getelementptr    ) [ 000000000000000000000000000]
p2_6_load                (load             ) [ 000000000000000000000000000]
p2_7_load                (load             ) [ 000000000000000000000000000]
tmp_1                    (bitconcatenate   ) [ 000000000000000000000000000]
store_ln86               (store            ) [ 000000000000000000000000000]
br_ln79                  (br               ) [ 000011111111110000000000000]
sub_ln58                 (sub              ) [ 000000000000000000000000000]
tmp_2                    (bitselect        ) [ 000000000000000000000000000]
sub_ln58_1               (sub              ) [ 000000000000000000000000000]
trunc_ln58_2             (partselect       ) [ 000000000000000000000000000]
sext_ln58                (sext             ) [ 000000000000000000000000000]
zext_ln58                (zext             ) [ 000000000000000000000000000]
sub_ln58_2               (sub              ) [ 000000000000000000000000000]
trunc_ln58_3             (partselect       ) [ 000000000000000000000000000]
sext_ln58_1              (sext             ) [ 000000000000000000000000000]
zext_ln58_1              (zext             ) [ 000000000000000000000000000]
select_ln58              (select           ) [ 000000000000000100000000000]
call_ln58                (call             ) [ 000000000000000000000000000]
br_ln0                   (br               ) [ 000000000000000000000000000]
trunc_ln1                (partselect       ) [ 000000000000000000000000000]
m                        (xor              ) [ 000000000000000001000000000]
call_ln58                (call             ) [ 000000000000000000000000000]
call_ln183               (call             ) [ 000000000000000000000000000]
call_ln0                 (call             ) [ 000000000000000000000000000]
br_ln0                   (br               ) [ 000000000000000000000000000]
store_ln189              (store            ) [ 000000000000000000000000000]
store_ln190              (store            ) [ 000000000000000000000000000]
call_ln191               (call             ) [ 000000000000000000000000000]
call_ln0                 (call             ) [ 000000000000000000000000000]
ret_ln229                (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outdata">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outdata"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_indata">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_indata"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sha_info_count_lo">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_lo"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sha_info_count_hi">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_count_hi"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sha_info_data">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_data"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sha_info_digest">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_info_digest"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i1.i13"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_transform"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_stream_Pipeline_local_memset_label12"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_stream_Pipeline_local_memset_label1"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_stream_Pipeline_local_memset_label11"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha_stream_Pipeline_sha_stream_label2"/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="j_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="0"/>
<pin id="193" dir="0" index="4" bw="32" slack="0"/>
<pin id="194" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="196" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln144/1 store_ln145/2 store_ln146/2 store_ln147/3 store_ln148/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="in_i_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="2" slack="0"/>
<pin id="209" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_i_addr/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sha_info_data_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sha_info_data_addr/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="0"/>
<pin id="321" dir="0" index="4" bw="32" slack="7"/>
<pin id="322" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="324" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln179/4 store_ln86/9 store_ln86/13 store_ln189/22 store_ln190/22 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p2_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="14" slack="0"/>
<pin id="236" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p2/7 "/>
</bind>
</comp>

<comp id="239" class="1004" name="p2_1_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="14" slack="0"/>
<pin id="243" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p2_1/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="14" slack="0"/>
<pin id="248" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="0"/>
<pin id="251" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="252" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="253" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="8" slack="0"/>
<pin id="254" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p2_load/7 p2_1_load/7 p2_2_load/8 p2_3_load/8 p2_4_load/11 p2_5_load/11 p2_6_load/12 p2_7_load/12 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p2_2_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="14" slack="0"/>
<pin id="261" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p2_2/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p2_3_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="14" slack="0"/>
<pin id="268" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p2_3/8 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p1_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p1/9 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p2_4_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="14" slack="0"/>
<pin id="285" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p2_4/11 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p2_5_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="14" slack="0"/>
<pin id="292" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p2_5/11 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p2_6_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="14" slack="0"/>
<pin id="301" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p2_6/12 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p2_7_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="14" slack="0"/>
<pin id="308" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p2_7/12 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p1_1_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p1_1/13 "/>
</bind>
</comp>

<comp id="327" class="1005" name="count_assign_1_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="1"/>
<pin id="329" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_assign_1 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="count_assign_1_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="32" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_assign_1/6 "/>
</bind>
</comp>

<comp id="337" class="1005" name="idx_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idx (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="idx_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="32" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx/6 "/>
</bind>
</comp>

<comp id="349" class="1005" name="idx25_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="1"/>
<pin id="351" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="idx25 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="idx25_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="7" slack="0"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx25/7 "/>
</bind>
</comp>

<comp id="360" class="1005" name="idx27_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="1"/>
<pin id="362" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="idx27 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="idx27_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="5" slack="0"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx27/7 "/>
</bind>
</comp>

<comp id="372" class="1005" name="idx30_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="idx30 (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="idx30_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="32" slack="0"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx30/11 "/>
</bind>
</comp>

<comp id="383" class="1005" name="idx32_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="1"/>
<pin id="385" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="idx32 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="idx32_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="5" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="idx32/11 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="0" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_sha_transform_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="0" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="32" slack="0"/>
<pin id="407" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln165/7 call_ln183/18 call_ln191/23 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_sha_stream_Pipeline_local_memset_label12_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="0" slack="0"/>
<pin id="413" dir="0" index="1" bw="7" slack="0"/>
<pin id="414" dir="0" index="2" bw="4" slack="1"/>
<pin id="415" dir="0" index="3" bw="32" slack="0"/>
<pin id="416" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/14 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_sha_stream_Pipeline_local_memset_label1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="0" slack="0"/>
<pin id="421" dir="0" index="1" bw="4" slack="0"/>
<pin id="422" dir="0" index="2" bw="4" slack="1"/>
<pin id="423" dir="0" index="3" bw="32" slack="0"/>
<pin id="424" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/16 "/>
</bind>
</comp>

<comp id="427" class="1004" name="grp_sha_stream_Pipeline_local_memset_label11_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="0" slack="0"/>
<pin id="429" dir="0" index="1" bw="32" slack="0"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/20 "/>
</bind>
</comp>

<comp id="433" class="1004" name="grp_sha_stream_Pipeline_sha_stream_label2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="0" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="0" index="2" bw="32" slack="0"/>
<pin id="437" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/25 "/>
</bind>
</comp>

<comp id="441" class="1004" name="grp_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lo_bit_count/4 sha_info_count_lo_load/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="hi_bit_count/4 sha_info_count_hi_load/5 "/>
</bind>
</comp>

<comp id="449" class="1005" name="reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="1"/>
<pin id="451" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p2_load p2_4_load "/>
</bind>
</comp>

<comp id="453" class="1005" name="reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="1"/>
<pin id="455" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p2_1_load p2_5_load "/>
</bind>
</comp>

<comp id="457" class="1004" name="store_ln149_store_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="0"/>
<pin id="460" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln149/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln150_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="store_ln201_store_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="2" slack="0"/>
<pin id="472" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="j_1_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="2" slack="3"/>
<pin id="476" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="trunc_ln216_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="0"/>
<pin id="479" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln216/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp_ln216_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="2" slack="0"/>
<pin id="483" dir="0" index="1" bw="2" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln216_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln216/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln216_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="2" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln216/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="count_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="0" index="2" bw="3" slack="0"/>
<pin id="502" dir="0" index="3" bw="5" slack="0"/>
<pin id="503" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="count/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln174_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="6" slack="0"/>
<pin id="510" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="count_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="0"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln179_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="6" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln179/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="trunc_ln_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="0"/>
<pin id="526" dir="0" index="2" bw="3" slack="0"/>
<pin id="527" dir="0" index="3" bw="4" slack="0"/>
<pin id="528" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="icmp_ln181_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="0"/>
<pin id="535" dir="0" index="1" bw="7" slack="0"/>
<pin id="536" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="add_ln61_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="4" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_9_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="14" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="1"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="shl_ln155_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="3" slack="0"/>
<pin id="555" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln155/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln155_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/5 "/>
</bind>
</comp>

<comp id="564" class="1004" name="icmp_ln155_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln155/5 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln156_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln156_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="0" index="1" bw="32" slack="0"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/5 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln158_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="lshr_ln_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="3" slack="0"/>
<pin id="590" dir="0" index="1" bw="32" slack="0"/>
<pin id="591" dir="0" index="2" bw="6" slack="0"/>
<pin id="592" dir="0" index="3" bw="6" slack="0"/>
<pin id="593" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln159_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="3" slack="0"/>
<pin id="600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln159/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sha_info_count_hi_load_1_load_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sha_info_count_hi_load_1/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln159_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="3" slack="0"/>
<pin id="609" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln159_store_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/5 "/>
</bind>
</comp>

<comp id="618" class="1004" name="tmp_3_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="26" slack="0"/>
<pin id="620" dir="0" index="1" bw="32" slack="0"/>
<pin id="621" dir="0" index="2" bw="4" slack="0"/>
<pin id="622" dir="0" index="3" bw="6" slack="0"/>
<pin id="623" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="icmp_ln162_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="26" slack="0"/>
<pin id="630" dir="0" index="1" bw="26" slack="0"/>
<pin id="631" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln162/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_4_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="26" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="0" index="2" bw="4" slack="0"/>
<pin id="638" dir="0" index="3" bw="6" slack="0"/>
<pin id="639" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln162_1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="26" slack="0"/>
<pin id="646" dir="0" index="1" bw="26" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln162_1/6 "/>
</bind>
</comp>

<comp id="650" class="1004" name="trunc_ln162_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln162/6 "/>
</bind>
</comp>

<comp id="654" class="1004" name="trunc_ln162_1_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln162_1/6 "/>
</bind>
</comp>

<comp id="657" class="1004" name="tmp_s_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="1"/>
<pin id="660" dir="0" index="2" bw="4" slack="0"/>
<pin id="661" dir="0" index="3" bw="5" slack="0"/>
<pin id="662" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="666" class="1004" name="and_ln_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="14" slack="0"/>
<pin id="668" dir="0" index="1" bw="8" slack="0"/>
<pin id="669" dir="0" index="2" bw="1" slack="0"/>
<pin id="670" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="zext_ln72_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="0"/>
<pin id="676" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="select_ln72_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="0" index="2" bw="32" slack="1"/>
<pin id="682" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72/6 "/>
</bind>
</comp>

<comp id="684" class="1004" name="select_ln72_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="1"/>
<pin id="686" dir="0" index="1" bw="14" slack="0"/>
<pin id="687" dir="0" index="2" bw="14" slack="0"/>
<pin id="688" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72_1/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="tmp_5_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="0"/>
<pin id="694" dir="0" index="2" bw="6" slack="0"/>
<pin id="695" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sub_ln76_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln76/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_6_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="30" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="0"/>
<pin id="708" dir="0" index="2" bw="3" slack="0"/>
<pin id="709" dir="0" index="3" bw="6" slack="0"/>
<pin id="710" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln76_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="30" slack="0"/>
<pin id="717" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/6 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sub_ln76_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="0"/>
<pin id="721" dir="0" index="1" bw="30" slack="0"/>
<pin id="722" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln76_1/6 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_7_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="30" slack="0"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="0" index="2" bw="3" slack="0"/>
<pin id="729" dir="0" index="3" bw="6" slack="0"/>
<pin id="730" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="735" class="1004" name="zext_ln76_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="30" slack="0"/>
<pin id="737" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76_1/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="m_1_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="31" slack="0"/>
<pin id="742" dir="0" index="2" bw="31" slack="0"/>
<pin id="743" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="icmp_ln79_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="5" slack="0"/>
<pin id="749" dir="0" index="1" bw="5" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/7 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln79_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="5" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/7 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln79_1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="7" slack="0"/>
<pin id="761" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/7 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln73_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="7" slack="0"/>
<pin id="765" dir="0" index="1" bw="14" slack="1"/>
<pin id="766" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/7 "/>
</bind>
</comp>

<comp id="768" class="1004" name="add_ln73_2_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="14" slack="2"/>
<pin id="770" dir="0" index="1" bw="14" slack="0"/>
<pin id="771" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_2/7 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln73_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="14" slack="0"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/7 "/>
</bind>
</comp>

<comp id="778" class="1004" name="or_ln82_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="14" slack="0"/>
<pin id="780" dir="0" index="1" bw="14" slack="0"/>
<pin id="781" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82/7 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln82_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="14" slack="2"/>
<pin id="786" dir="0" index="1" bw="14" slack="0"/>
<pin id="787" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/7 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln82_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="14" slack="0"/>
<pin id="791" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/7 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln79_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="7" slack="0"/>
<pin id="796" dir="0" index="1" bw="4" slack="0"/>
<pin id="797" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/7 "/>
</bind>
</comp>

<comp id="800" class="1004" name="add_ln167_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="1"/>
<pin id="802" dir="0" index="1" bw="7" slack="0"/>
<pin id="803" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln167/7 "/>
</bind>
</comp>

<comp id="806" class="1004" name="add_ln162_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="0" index="1" bw="8" slack="0"/>
<pin id="809" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln162/7 "/>
</bind>
</comp>

<comp id="812" class="1004" name="or_ln83_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="14" slack="1"/>
<pin id="814" dir="0" index="1" bw="14" slack="0"/>
<pin id="815" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83/8 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln83_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="14" slack="3"/>
<pin id="819" dir="0" index="1" bw="14" slack="0"/>
<pin id="820" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/8 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln83_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="14" slack="0"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/8 "/>
</bind>
</comp>

<comp id="827" class="1004" name="or_ln84_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="14" slack="1"/>
<pin id="829" dir="0" index="1" bw="14" slack="0"/>
<pin id="830" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="add_ln84_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="14" slack="3"/>
<pin id="834" dir="0" index="1" bw="14" slack="0"/>
<pin id="835" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/8 "/>
</bind>
</comp>

<comp id="837" class="1004" name="zext_ln84_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="14" slack="0"/>
<pin id="839" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/8 "/>
</bind>
</comp>

<comp id="842" class="1004" name="zext_ln79_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="5" slack="2"/>
<pin id="844" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/9 "/>
</bind>
</comp>

<comp id="847" class="1004" name="tmp_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="0" index="1" bw="8" slack="0"/>
<pin id="850" dir="0" index="2" bw="8" slack="0"/>
<pin id="851" dir="0" index="3" bw="8" slack="1"/>
<pin id="852" dir="0" index="4" bw="8" slack="1"/>
<pin id="853" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="860" class="1004" name="zext_ln79_3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="5" slack="0"/>
<pin id="862" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_3/11 "/>
</bind>
</comp>

<comp id="864" class="1004" name="icmp_ln79_1_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="31" slack="0"/>
<pin id="866" dir="0" index="1" bw="31" slack="1"/>
<pin id="867" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79_1/11 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln79_3_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="5" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_3/11 "/>
</bind>
</comp>

<comp id="875" class="1004" name="trunc_ln79_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/11 "/>
</bind>
</comp>

<comp id="879" class="1004" name="add_ln73_1_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="14" slack="0"/>
<pin id="881" dir="0" index="1" bw="14" slack="1"/>
<pin id="882" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_1/11 "/>
</bind>
</comp>

<comp id="884" class="1004" name="add_ln73_3_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="14" slack="2"/>
<pin id="886" dir="0" index="1" bw="14" slack="0"/>
<pin id="887" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73_3/11 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln73_1_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="14" slack="0"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73_1/11 "/>
</bind>
</comp>

<comp id="894" class="1004" name="or_ln82_1_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="14" slack="0"/>
<pin id="896" dir="0" index="1" bw="14" slack="0"/>
<pin id="897" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln82_1/11 "/>
</bind>
</comp>

<comp id="900" class="1004" name="add_ln82_1_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="14" slack="2"/>
<pin id="902" dir="0" index="1" bw="14" slack="0"/>
<pin id="903" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_1/11 "/>
</bind>
</comp>

<comp id="905" class="1004" name="zext_ln82_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="14" slack="0"/>
<pin id="907" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82_1/11 "/>
</bind>
</comp>

<comp id="910" class="1004" name="add_ln79_2_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="0"/>
<pin id="912" dir="0" index="1" bw="4" slack="0"/>
<pin id="913" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_2/11 "/>
</bind>
</comp>

<comp id="916" class="1004" name="store_ln201_store_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="2" slack="3"/>
<pin id="918" dir="0" index="1" bw="2" slack="6"/>
<pin id="919" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/11 "/>
</bind>
</comp>

<comp id="920" class="1004" name="or_ln83_1_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="14" slack="1"/>
<pin id="922" dir="0" index="1" bw="14" slack="0"/>
<pin id="923" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83_1/12 "/>
</bind>
</comp>

<comp id="925" class="1004" name="add_ln83_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="14" slack="3"/>
<pin id="927" dir="0" index="1" bw="14" slack="0"/>
<pin id="928" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_1/12 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln83_1_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="14" slack="0"/>
<pin id="932" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_1/12 "/>
</bind>
</comp>

<comp id="935" class="1004" name="or_ln84_1_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="14" slack="1"/>
<pin id="937" dir="0" index="1" bw="14" slack="0"/>
<pin id="938" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln84_1/12 "/>
</bind>
</comp>

<comp id="940" class="1004" name="add_ln84_1_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="14" slack="3"/>
<pin id="942" dir="0" index="1" bw="14" slack="0"/>
<pin id="943" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/12 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln84_1_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="14" slack="0"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/12 "/>
</bind>
</comp>

<comp id="950" class="1004" name="zext_ln79_2_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="5" slack="2"/>
<pin id="952" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/13 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp_1_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="0"/>
<pin id="957" dir="0" index="1" bw="8" slack="0"/>
<pin id="958" dir="0" index="2" bw="8" slack="0"/>
<pin id="959" dir="0" index="3" bw="8" slack="1"/>
<pin id="960" dir="0" index="4" bw="8" slack="1"/>
<pin id="961" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="968" class="1004" name="sub_ln58_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="7" slack="0"/>
<pin id="970" dir="0" index="1" bw="6" slack="1"/>
<pin id="971" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58/14 "/>
</bind>
</comp>

<comp id="973" class="1004" name="tmp_2_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="1" slack="0"/>
<pin id="975" dir="0" index="1" bw="7" slack="0"/>
<pin id="976" dir="0" index="2" bw="4" slack="0"/>
<pin id="977" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/14 "/>
</bind>
</comp>

<comp id="981" class="1004" name="sub_ln58_1_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="1" slack="0"/>
<pin id="983" dir="0" index="1" bw="7" slack="0"/>
<pin id="984" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58_1/14 "/>
</bind>
</comp>

<comp id="987" class="1004" name="trunc_ln58_2_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="5" slack="0"/>
<pin id="989" dir="0" index="1" bw="7" slack="0"/>
<pin id="990" dir="0" index="2" bw="3" slack="0"/>
<pin id="991" dir="0" index="3" bw="4" slack="0"/>
<pin id="992" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln58_2/14 "/>
</bind>
</comp>

<comp id="997" class="1004" name="sext_ln58_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="5" slack="0"/>
<pin id="999" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58/14 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="zext_ln58_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="5" slack="0"/>
<pin id="1003" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/14 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="sub_ln58_2_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="1" slack="0"/>
<pin id="1007" dir="0" index="1" bw="6" slack="0"/>
<pin id="1008" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58_2/14 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="trunc_ln58_3_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="5" slack="0"/>
<pin id="1013" dir="0" index="1" bw="7" slack="0"/>
<pin id="1014" dir="0" index="2" bw="3" slack="0"/>
<pin id="1015" dir="0" index="3" bw="4" slack="0"/>
<pin id="1016" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln58_3/14 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="sext_ln58_1_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="5" slack="0"/>
<pin id="1023" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln58_1/14 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="zext_ln58_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="5" slack="0"/>
<pin id="1027" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58_1/14 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="select_ln58_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="1" slack="0"/>
<pin id="1031" dir="0" index="1" bw="7" slack="0"/>
<pin id="1032" dir="0" index="2" bw="7" slack="0"/>
<pin id="1033" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58/14 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="trunc_ln1_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="4" slack="0"/>
<pin id="1040" dir="0" index="1" bw="32" slack="1"/>
<pin id="1041" dir="0" index="2" bw="4" slack="0"/>
<pin id="1042" dir="0" index="3" bw="5" slack="0"/>
<pin id="1043" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/16 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="m_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="4" slack="0"/>
<pin id="1049" dir="0" index="1" bw="4" slack="0"/>
<pin id="1050" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="m/16 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="j_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="2" slack="0"/>
<pin id="1056" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1061" class="1005" name="trunc_ln216_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="1" slack="1"/>
<pin id="1063" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln216 "/>
</bind>
</comp>

<comp id="1069" class="1005" name="add_ln216_reg_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="2" slack="3"/>
<pin id="1071" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="add_ln216 "/>
</bind>
</comp>

<comp id="1074" class="1005" name="in_i_addr_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="1"/>
<pin id="1076" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="in_i_addr "/>
</bind>
</comp>

<comp id="1079" class="1005" name="lo_bit_count_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="32" slack="1"/>
<pin id="1081" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lo_bit_count "/>
</bind>
</comp>

<comp id="1085" class="1005" name="hi_bit_count_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="7"/>
<pin id="1087" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="hi_bit_count "/>
</bind>
</comp>

<comp id="1090" class="1005" name="zext_ln174_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="7" slack="1"/>
<pin id="1092" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="icmp_ln181_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="6"/>
<pin id="1097" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln181 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="add_ln61_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="4" slack="1"/>
<pin id="1101" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="tmp_9_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="14" slack="2"/>
<pin id="1107" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="i_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="1"/>
<pin id="1119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1128" class="1005" name="icmp_ln162_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="1" slack="1"/>
<pin id="1130" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln162 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="trunc_ln162_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="14" slack="1"/>
<pin id="1139" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln162 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="select_ln72_1_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="14" slack="1"/>
<pin id="1144" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln72_1 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="m_1_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="31" slack="1"/>
<pin id="1149" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="add_ln79_1_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="5" slack="0"/>
<pin id="1157" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79_1 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="add_ln73_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="14" slack="1"/>
<pin id="1162" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln73 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="p2_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="14" slack="1"/>
<pin id="1168" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p2 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="p2_1_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="14" slack="1"/>
<pin id="1173" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p2_1 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="add_ln79_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="7" slack="0"/>
<pin id="1178" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="add_ln167_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="1"/>
<pin id="1183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln167 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="add_ln162_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="32" slack="1"/>
<pin id="1188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln162 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="p2_2_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="14" slack="1"/>
<pin id="1193" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p2_2 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="p2_3_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="14" slack="1"/>
<pin id="1198" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p2_3 "/>
</bind>
</comp>

<comp id="1204" class="1005" name="add_ln79_3_reg_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="5" slack="0"/>
<pin id="1206" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79_3 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="add_ln73_1_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="14" slack="1"/>
<pin id="1211" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln73_1 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="p2_4_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="14" slack="1"/>
<pin id="1217" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p2_4 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="p2_5_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="14" slack="1"/>
<pin id="1222" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p2_5 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="add_ln79_2_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="0"/>
<pin id="1227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79_2 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="p2_6_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="14" slack="1"/>
<pin id="1232" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p2_6 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="p2_7_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="14" slack="1"/>
<pin id="1237" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p2_7 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="select_ln58_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="7" slack="1"/>
<pin id="1242" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln58 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="m_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="4" slack="1"/>
<pin id="1247" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="16" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="199"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="50" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="202"><net_src comp="52" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="203"><net_src comp="54" pin="0"/><net_sink comp="186" pin=4"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="205" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="12" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="62" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="76" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="62" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="6" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="255"><net_src comp="232" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="256"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="262"><net_src comp="6" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="269"><net_src comp="6" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="62" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="257" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="272"><net_src comp="264" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="278"><net_src comp="12" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="62" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="273" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="286"><net_src comp="6" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="62" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="6" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="62" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="281" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="296"><net_src comp="288" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="302"><net_src comp="6" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="62" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="6" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="62" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="297" pin="3"/><net_sink comp="246" pin=2"/></net>

<net id="312"><net_src comp="304" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="318"><net_src comp="12" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="62" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="313" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="325"><net_src comp="176" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="326"><net_src comp="178" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="336"><net_src comp="330" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="340"><net_src comp="22" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="341" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="352"><net_src comp="128" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="130" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="364" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="375"><net_src comp="22" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="386"><net_src comp="130" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="400"><net_src comp="26" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="0" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="6" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="408"><net_src comp="142" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="12" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="14" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="417"><net_src comp="166" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="12" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="425"><net_src comp="172" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="426"><net_src comp="12" pin="0"/><net_sink comp="419" pin=3"/></net>

<net id="431"><net_src comp="174" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="12" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="438"><net_src comp="180" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="4" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="14" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="444"><net_src comp="8" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="10" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="246" pin="7"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="246" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="22" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="8" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="22" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="10" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="24" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="480"><net_src comp="474" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="474" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="58" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="474" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="60" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="474" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="504"><net_src comp="64" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="441" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="66" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="68" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="511"><net_src comp="498" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="70" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="498" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="529"><net_src comp="72" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="441" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="66" pin="0"/><net_sink comp="523" pin=2"/></net>

<net id="532"><net_src comp="74" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="537"><net_src comp="512" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="78" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="543"><net_src comp="523" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="80" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="550"><net_src comp="82" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="84" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="556"><net_src comp="212" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="66" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="441" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="441" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="445" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="16" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="570" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="10" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="558" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="8" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="594"><net_src comp="94" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="212" pin="3"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="96" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="597"><net_src comp="98" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="601"><net_src comp="588" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="10" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="598" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="10" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="624"><net_src comp="100" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="212" pin="3"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="74" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="98" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="632"><net_src comp="618" pin="4"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="102" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="640"><net_src comp="100" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="330" pin="4"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="74" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="98" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="648"><net_src comp="634" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="102" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="653"><net_src comp="341" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="663"><net_src comp="110" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="664"><net_src comp="74" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="665"><net_src comp="112" pin="0"/><net_sink comp="657" pin=3"/></net>

<net id="671"><net_src comp="114" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="657" pin="4"/><net_sink comp="666" pin=1"/></net>

<net id="673"><net_src comp="116" pin="0"/><net_sink comp="666" pin=2"/></net>

<net id="677"><net_src comp="654" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="674" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="689"><net_src comp="666" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="690"><net_src comp="118" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="120" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="678" pin="3"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="98" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="703"><net_src comp="22" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="678" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="711"><net_src comp="122" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="124" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="98" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="718"><net_src comp="705" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="126" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="724"><net_src comp="715" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="731"><net_src comp="122" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="678" pin="3"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="124" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="734"><net_src comp="98" pin="0"/><net_sink comp="725" pin=3"/></net>

<net id="738"><net_src comp="725" pin="4"/><net_sink comp="735" pin=0"/></net>

<net id="744"><net_src comp="691" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="719" pin="2"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="735" pin="1"/><net_sink comp="739" pin=2"/></net>

<net id="751"><net_src comp="364" pin="4"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="132" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="364" pin="4"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="136" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="353" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="759" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="772"><net_src comp="763" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="776"><net_src comp="768" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="782"><net_src comp="763" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="138" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="778" pin="2"/><net_sink comp="784" pin=1"/></net>

<net id="792"><net_src comp="784" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="798"><net_src comp="353" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="140" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="327" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="144" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="337" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="146" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="148" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="821"><net_src comp="812" pin="2"/><net_sink comp="817" pin=1"/></net>

<net id="825"><net_src comp="817" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="831"><net_src comp="150" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="836"><net_src comp="827" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="840"><net_src comp="832" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="845"><net_src comp="360" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="854"><net_src comp="154" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="855"><net_src comp="246" pin="3"/><net_sink comp="847" pin=1"/></net>

<net id="856"><net_src comp="246" pin="7"/><net_sink comp="847" pin=2"/></net>

<net id="857"><net_src comp="453" pin="1"/><net_sink comp="847" pin=3"/></net>

<net id="858"><net_src comp="449" pin="1"/><net_sink comp="847" pin=4"/></net>

<net id="859"><net_src comp="847" pin="5"/><net_sink comp="225" pin=1"/></net>

<net id="863"><net_src comp="387" pin="4"/><net_sink comp="860" pin=0"/></net>

<net id="868"><net_src comp="860" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="873"><net_src comp="387" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="136" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="376" pin="4"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="875" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="879" pin="2"/><net_sink comp="884" pin=1"/></net>

<net id="892"><net_src comp="884" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="898"><net_src comp="879" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="138" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="894" pin="2"/><net_sink comp="900" pin=1"/></net>

<net id="908"><net_src comp="900" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="914"><net_src comp="376" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="156" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="924"><net_src comp="148" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="929"><net_src comp="920" pin="2"/><net_sink comp="925" pin=1"/></net>

<net id="933"><net_src comp="925" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="939"><net_src comp="150" pin="0"/><net_sink comp="935" pin=1"/></net>

<net id="944"><net_src comp="935" pin="2"/><net_sink comp="940" pin=1"/></net>

<net id="948"><net_src comp="940" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="953"><net_src comp="383" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="962"><net_src comp="154" pin="0"/><net_sink comp="955" pin=0"/></net>

<net id="963"><net_src comp="246" pin="3"/><net_sink comp="955" pin=1"/></net>

<net id="964"><net_src comp="246" pin="7"/><net_sink comp="955" pin=2"/></net>

<net id="965"><net_src comp="453" pin="1"/><net_sink comp="955" pin=3"/></net>

<net id="966"><net_src comp="449" pin="1"/><net_sink comp="955" pin=4"/></net>

<net id="967"><net_src comp="955" pin="5"/><net_sink comp="225" pin=1"/></net>

<net id="972"><net_src comp="160" pin="0"/><net_sink comp="968" pin=0"/></net>

<net id="978"><net_src comp="162" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="979"><net_src comp="968" pin="2"/><net_sink comp="973" pin=1"/></net>

<net id="980"><net_src comp="74" pin="0"/><net_sink comp="973" pin=2"/></net>

<net id="985"><net_src comp="128" pin="0"/><net_sink comp="981" pin=0"/></net>

<net id="986"><net_src comp="968" pin="2"/><net_sink comp="981" pin=1"/></net>

<net id="993"><net_src comp="164" pin="0"/><net_sink comp="987" pin=0"/></net>

<net id="994"><net_src comp="981" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="995"><net_src comp="124" pin="0"/><net_sink comp="987" pin=2"/></net>

<net id="996"><net_src comp="74" pin="0"/><net_sink comp="987" pin=3"/></net>

<net id="1000"><net_src comp="987" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1004"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1009"><net_src comp="128" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="1001" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1017"><net_src comp="164" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1018"><net_src comp="968" pin="2"/><net_sink comp="1011" pin=1"/></net>

<net id="1019"><net_src comp="124" pin="0"/><net_sink comp="1011" pin=2"/></net>

<net id="1020"><net_src comp="74" pin="0"/><net_sink comp="1011" pin=3"/></net>

<net id="1024"><net_src comp="1011" pin="4"/><net_sink comp="1021" pin=0"/></net>

<net id="1028"><net_src comp="1021" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1034"><net_src comp="973" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1035"><net_src comp="1005" pin="2"/><net_sink comp="1029" pin=1"/></net>

<net id="1036"><net_src comp="1025" pin="1"/><net_sink comp="1029" pin=2"/></net>

<net id="1037"><net_src comp="1029" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="1044"><net_src comp="72" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1045"><net_src comp="168" pin="0"/><net_sink comp="1038" pin=2"/></net>

<net id="1046"><net_src comp="68" pin="0"/><net_sink comp="1038" pin=3"/></net>

<net id="1051"><net_src comp="1038" pin="4"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="170" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1053"><net_src comp="1047" pin="2"/><net_sink comp="419" pin=1"/></net>

<net id="1057"><net_src comp="182" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="1060"><net_src comp="1054" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1064"><net_src comp="477" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1072"><net_src comp="487" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1073"><net_src comp="1069" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1077"><net_src comp="205" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="1082"><net_src comp="441" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="1088"><net_src comp="445" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="1093"><net_src comp="508" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="1098"><net_src comp="533" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1102"><net_src comp="539" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1104"><net_src comp="1099" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="1108"><net_src comp="545" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1111"><net_src comp="1105" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="1112"><net_src comp="1105" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="1113"><net_src comp="1105" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1114"><net_src comp="1105" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1115"><net_src comp="1105" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1116"><net_src comp="1105" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1120"><net_src comp="212" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="1123"><net_src comp="1117" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="1124"><net_src comp="1117" pin="1"/><net_sink comp="678" pin=2"/></net>

<net id="1131"><net_src comp="628" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1140"><net_src comp="650" pin="1"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1145"><net_src comp="684" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1150"><net_src comp="739" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1158"><net_src comp="753" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1163"><net_src comp="763" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1169"><net_src comp="232" pin="3"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1174"><net_src comp="239" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1179"><net_src comp="794" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1184"><net_src comp="800" pin="2"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="1189"><net_src comp="806" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="1194"><net_src comp="257" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1199"><net_src comp="264" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1207"><net_src comp="869" pin="2"/><net_sink comp="1204" pin=0"/></net>

<net id="1208"><net_src comp="1204" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="1212"><net_src comp="879" pin="2"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1214"><net_src comp="1209" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1218"><net_src comp="281" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1223"><net_src comp="288" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1228"><net_src comp="910" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="1233"><net_src comp="297" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1238"><net_src comp="304" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1243"><net_src comp="1029" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="1248"><net_src comp="1047" pin="2"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="419" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outdata | {25 26 }
	Port: local_indata | {2 3 }
	Port: sha_info_count_lo | {1 5 }
	Port: sha_info_count_hi | {1 5 }
	Port: sha_info_data | {4 9 13 14 15 16 17 20 21 22 }
	Port: sha_info_digest | {1 2 3 7 10 18 19 23 24 }
 - Input state : 
	Port: sha_stream : indata | {2 3 }
	Port: sha_stream : in_i | {4 5 }
	Port: sha_stream : local_indata | {7 8 9 11 12 13 }
	Port: sha_stream : sha_info_count_lo | {4 5 }
	Port: sha_stream : sha_info_count_hi | {4 5 }
	Port: sha_stream : sha_info_data | {7 10 18 19 23 24 }
	Port: sha_stream : sha_info_digest | {7 10 18 19 23 24 25 26 }
  - Chain level:
	State 1
		store_ln201 : 1
	State 2
	State 3
	State 4
		trunc_ln216 : 1
		icmp_ln216 : 1
		add_ln216 : 1
		br_ln216 : 2
		zext_ln216 : 1
		in_i_addr : 2
		i : 3
		count : 1
		zext_ln174 : 2
		count_1 : 3
		zext_ln179 : 2
		trunc_ln : 1
		sha_info_data_addr : 3
		store_ln179 : 4
		icmp_ln181 : 4
		add_ln61 : 2
		br_ln181 : 5
	State 5
		shl_ln155 : 1
		add_ln155 : 1
		icmp_ln155 : 2
		br_ln155 : 3
		add_ln156 : 1
		store_ln156 : 2
		store_ln158 : 2
		lshr_ln : 1
		zext_ln159 : 2
		add_ln159 : 3
		store_ln159 : 4
		tmp_3 : 1
		icmp_ln162 : 2
	State 6
		tmp_4 : 1
		icmp_ln162_1 : 2
		br_ln162 : 3
		trunc_ln162 : 1
		and_ln : 1
		zext_ln72 : 1
		select_ln72 : 2
		select_ln72_1 : 2
		tmp_5 : 3
		sub_ln76 : 3
		tmp_6 : 4
		zext_ln76 : 5
		sub_ln76_1 : 6
		tmp_7 : 3
		zext_ln76_1 : 4
		m_1 : 7
	State 7
		icmp_ln79 : 1
		add_ln79_1 : 1
		br_ln79 : 2
		zext_ln79_1 : 1
		add_ln73 : 2
		add_ln73_2 : 3
		zext_ln73 : 4
		p2 : 5
		or_ln82 : 3
		add_ln82 : 3
		zext_ln82 : 4
		p2_1 : 5
		p2_load : 6
		p2_1_load : 6
		add_ln79 : 1
	State 8
		zext_ln83 : 1
		p2_2 : 2
		zext_ln84 : 1
		p2_3 : 2
		p2_2_load : 3
		p2_3_load : 3
	State 9
		p1 : 1
		tmp : 1
		store_ln86 : 2
	State 10
	State 11
		zext_ln79_3 : 1
		icmp_ln79_1 : 2
		add_ln79_3 : 1
		br_ln79 : 3
		trunc_ln79 : 1
		add_ln73_1 : 2
		add_ln73_3 : 3
		zext_ln73_1 : 4
		p2_4 : 5
		or_ln82_1 : 3
		add_ln82_1 : 3
		zext_ln82_1 : 4
		p2_5 : 5
		p2_4_load : 6
		p2_5_load : 6
		add_ln79_2 : 1
	State 12
		zext_ln83_1 : 1
		p2_6 : 2
		zext_ln84_1 : 1
		p2_7 : 2
		p2_6_load : 3
		p2_7_load : 3
	State 13
		p1_1 : 1
		tmp_1 : 1
		store_ln86 : 2
	State 14
		tmp_2 : 1
		sub_ln58_1 : 1
		trunc_ln58_2 : 2
		sext_ln58 : 3
		zext_ln58 : 4
		sub_ln58_2 : 5
		trunc_ln58_3 : 1
		sext_ln58_1 : 2
		zext_ln58_1 : 3
		select_ln58 : 6
		call_ln58 : 7
	State 15
	State 16
		m : 1
		call_ln58 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          | grp_sha_stream_Pipeline_sha_stream_label1_VITIS_LOOP_207_1_fu_395 |    0    |  0.387  |   109   |   141   |    0    |
|          |                      grp_sha_transform_fu_403                     |    0    | 3.26757 |   1351  |   1594  |    0    |
|   call   |        grp_sha_stream_Pipeline_local_memset_label12_fu_411        |    0    |    0    |    6    |    39   |    0    |
|          |         grp_sha_stream_Pipeline_local_memset_label1_fu_419        |    0    |    0    |    4    |    36   |    0    |
|          |        grp_sha_stream_Pipeline_local_memset_label11_fu_427        |    0    |    0    |    4    |    24   |    0    |
|          |          grp_sha_stream_Pipeline_sha_stream_label2_fu_433         |    0    |  0.387  |    70   |    29   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                          add_ln216_fu_487                         |    0    |    0    |    0    |    9    |    0    |
|          |                           count_1_fu_512                          |    0    |    0    |    0    |    13   |    0    |
|          |                          add_ln61_fu_539                          |    0    |    0    |    0    |    12   |    0    |
|          |                          add_ln155_fu_558                         |    0    |    0    |    0    |    39   |    0    |
|          |                          add_ln156_fu_570                         |    0    |    0    |    0    |    39   |    0    |
|          |                          add_ln159_fu_606                         |    0    |    0    |    0    |    39   |    0    |
|          |                         add_ln79_1_fu_753                         |    0    |    0    |    0    |    12   |    0    |
|          |                          add_ln73_fu_763                          |    0    |    0    |    0    |    21   |    0    |
|          |                         add_ln73_2_fu_768                         |    0    |    0    |    0    |    21   |    0    |
|          |                          add_ln82_fu_784                          |    0    |    0    |    0    |    21   |    0    |
|    add   |                          add_ln79_fu_794                          |    0    |    0    |    0    |    14   |    0    |
|          |                          add_ln167_fu_800                         |    0    |    0    |    0    |    39   |    0    |
|          |                          add_ln162_fu_806                         |    0    |    0    |    0    |    39   |    0    |
|          |                          add_ln83_fu_817                          |    0    |    0    |    0    |    21   |    0    |
|          |                          add_ln84_fu_832                          |    0    |    0    |    0    |    21   |    0    |
|          |                         add_ln79_3_fu_869                         |    0    |    0    |    0    |    12   |    0    |
|          |                         add_ln73_1_fu_879                         |    0    |    0    |    0    |    21   |    0    |
|          |                         add_ln73_3_fu_884                         |    0    |    0    |    0    |    21   |    0    |
|          |                         add_ln82_1_fu_900                         |    0    |    0    |    0    |    21   |    0    |
|          |                         add_ln79_2_fu_910                         |    0    |    0    |    0    |    39   |    0    |
|          |                         add_ln83_1_fu_925                         |    0    |    0    |    0    |    21   |    0    |
|          |                         add_ln84_1_fu_940                         |    0    |    0    |    0    |    21   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                         icmp_ln216_fu_481                         |    0    |    0    |    0    |    9    |    0    |
|          |                         icmp_ln181_fu_533                         |    0    |    0    |    0    |    14   |    0    |
|          |                         icmp_ln155_fu_564                         |    0    |    0    |    0    |    39   |    0    |
|   icmp   |                         icmp_ln162_fu_628                         |    0    |    0    |    0    |    33   |    0    |
|          |                        icmp_ln162_1_fu_644                        |    0    |    0    |    0    |    33   |    0    |
|          |                          icmp_ln79_fu_747                         |    0    |    0    |    0    |    12   |    0    |
|          |                         icmp_ln79_1_fu_864                        |    0    |    0    |    0    |    38   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                          sub_ln76_fu_699                          |    0    |    0    |    0    |    39   |    0    |
|          |                         sub_ln76_1_fu_719                         |    0    |    0    |    0    |    37   |    0    |
|    sub   |                          sub_ln58_fu_968                          |    0    |    0    |    0    |    14   |    0    |
|          |                         sub_ln58_1_fu_981                         |    0    |    0    |    0    |    14   |    0    |
|          |                         sub_ln58_2_fu_1005                        |    0    |    0    |    0    |    13   |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                         select_ln72_fu_678                        |    0    |    0    |    0    |    32   |    0    |
|  select  |                        select_ln72_1_fu_684                       |    0    |    0    |    0    |    14   |    0    |
|          |                             m_1_fu_739                            |    0    |    0    |    0    |    31   |    0    |
|          |                        select_ln58_fu_1029                        |    0    |    0    |    0    |    7    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|    xor   |                             m_fu_1047                             |    0    |    0    |    0    |    4    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                         trunc_ln216_fu_477                        |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                         trunc_ln162_fu_650                        |    0    |    0    |    0    |    0    |    0    |
|          |                        trunc_ln162_1_fu_654                       |    0    |    0    |    0    |    0    |    0    |
|          |                         trunc_ln79_fu_875                         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                         zext_ln216_fu_493                         |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln174_fu_508                         |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln179_fu_518                         |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln159_fu_598                         |    0    |    0    |    0    |    0    |    0    |
|          |                          zext_ln72_fu_674                         |    0    |    0    |    0    |    0    |    0    |
|          |                          zext_ln76_fu_715                         |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln76_1_fu_735                        |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln79_1_fu_759                        |    0    |    0    |    0    |    0    |    0    |
|          |                          zext_ln73_fu_773                         |    0    |    0    |    0    |    0    |    0    |
|          |                          zext_ln82_fu_789                         |    0    |    0    |    0    |    0    |    0    |
|   zext   |                          zext_ln83_fu_822                         |    0    |    0    |    0    |    0    |    0    |
|          |                          zext_ln84_fu_837                         |    0    |    0    |    0    |    0    |    0    |
|          |                          zext_ln79_fu_842                         |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln79_3_fu_860                        |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln73_1_fu_889                        |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln82_1_fu_905                        |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln83_1_fu_930                        |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln84_1_fu_945                        |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln79_2_fu_950                        |    0    |    0    |    0    |    0    |    0    |
|          |                         zext_ln58_fu_1001                         |    0    |    0    |    0    |    0    |    0    |
|          |                        zext_ln58_1_fu_1025                        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                            count_fu_498                           |    0    |    0    |    0    |    0    |    0    |
|          |                          trunc_ln_fu_523                          |    0    |    0    |    0    |    0    |    0    |
|          |                           lshr_ln_fu_588                          |    0    |    0    |    0    |    0    |    0    |
|          |                            tmp_3_fu_618                           |    0    |    0    |    0    |    0    |    0    |
|          |                            tmp_4_fu_634                           |    0    |    0    |    0    |    0    |    0    |
|partselect|                            tmp_s_fu_657                           |    0    |    0    |    0    |    0    |    0    |
|          |                            tmp_6_fu_705                           |    0    |    0    |    0    |    0    |    0    |
|          |                            tmp_7_fu_725                           |    0    |    0    |    0    |    0    |    0    |
|          |                        trunc_ln58_2_fu_987                        |    0    |    0    |    0    |    0    |    0    |
|          |                        trunc_ln58_3_fu_1011                       |    0    |    0    |    0    |    0    |    0    |
|          |                         trunc_ln1_fu_1038                         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                            tmp_9_fu_545                           |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                           and_ln_fu_666                           |    0    |    0    |    0    |    0    |    0    |
|          |                             tmp_fu_847                            |    0    |    0    |    0    |    0    |    0    |
|          |                            tmp_1_fu_955                           |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|    shl   |                          shl_ln155_fu_552                         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
| bitselect|                            tmp_5_fu_691                           |    0    |    0    |    0    |    0    |    0    |
|          |                            tmp_2_fu_973                           |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                           or_ln82_fu_778                          |    0    |    0    |    0    |    0    |    0    |
|          |                           or_ln83_fu_812                          |    0    |    0    |    0    |    0    |    0    |
|    or    |                           or_ln84_fu_827                          |    0    |    0    |    0    |    0    |    0    |
|          |                          or_ln82_1_fu_894                         |    0    |    0    |    0    |    0    |    0    |
|          |                          or_ln83_1_fu_920                         |    0    |    0    |    0    |    0    |    0    |
|          |                          or_ln84_1_fu_935                         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   sext   |                          sext_ln58_fu_997                         |    0    |    0    |    0    |    0    |    0    |
|          |                        sext_ln58_1_fu_1021                        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                   |    0    | 4.04157 |   1544  |   2762  |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|  local_indata |    8   |    0   |    0   |    0   |
| sha_info_data |    0   |   32   |   33   |    0   |
|sha_info_digest|    0   |   32   |   33   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    8   |   64   |   66   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln162_reg_1186  |   32   |
|  add_ln167_reg_1181  |   32   |
|  add_ln216_reg_1069  |    2   |
|   add_ln61_reg_1099  |    4   |
|  add_ln73_1_reg_1209 |   14   |
|   add_ln73_reg_1160  |   14   |
|  add_ln79_1_reg_1155 |    5   |
|  add_ln79_2_reg_1225 |   32   |
|  add_ln79_3_reg_1204 |    5   |
|   add_ln79_reg_1176  |    7   |
|count_assign_1_reg_327|   32   |
| hi_bit_count_reg_1085|   32   |
|      i_reg_1117      |   32   |
|  icmp_ln162_reg_1128 |    1   |
|  icmp_ln181_reg_1095 |    1   |
|     idx25_reg_349    |    7   |
|     idx27_reg_360    |    5   |
|     idx30_reg_372    |   32   |
|     idx32_reg_383    |    5   |
|      idx_reg_337     |   32   |
|  in_i_addr_reg_1074  |    1   |
|      j_reg_1054      |    2   |
| lo_bit_count_reg_1079|   32   |
|     m_1_reg_1147     |   31   |
|      m_reg_1245      |    4   |
|     p2_1_reg_1171    |   14   |
|     p2_2_reg_1191    |   14   |
|     p2_3_reg_1196    |   14   |
|     p2_4_reg_1215    |   14   |
|     p2_5_reg_1220    |   14   |
|     p2_6_reg_1230    |   14   |
|     p2_7_reg_1235    |   14   |
|      p2_reg_1166     |   14   |
|        reg_449       |    8   |
|        reg_453       |    8   |
| select_ln58_reg_1240 |    7   |
|select_ln72_1_reg_1142|   14   |
|    tmp_9_reg_1105    |   14   |
| trunc_ln162_reg_1137 |   14   |
| trunc_ln216_reg_1061 |    1   |
|  zext_ln174_reg_1090 |    7   |
+----------------------+--------+
|         Total        |   581  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                         Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                  grp_access_fu_186                  |  p0  |   3  |  32  |   96   |
|                  grp_access_fu_186                  |  p1  |   3  |  32  |   96   |
|                  grp_access_fu_186                  |  p2  |   2  |   0  |    0   |
|                  grp_access_fu_186                  |  p4  |   2  |  32  |   64   |
|                  grp_access_fu_212                  |  p0  |   2  |   1  |    2   ||    9    |
|                  grp_access_fu_225                  |  p0  |   4  |   4  |   16   ||    20   |
|                  grp_access_fu_225                  |  p1  |   4  |  32  |   128  ||    20   |
|                  grp_access_fu_246                  |  p0  |   8  |  14  |   112  ||    43   |
|                  grp_access_fu_246                  |  p2  |   8  |   0  |    0   ||    43   |
|                     idx_reg_337                     |  p0  |   2  |  32  |   64   ||    9    |
|                    idx27_reg_360                    |  p0  |   2  |   5  |   10   ||    9    |
|                    idx32_reg_383                    |  p0  |   2  |   5  |   10   ||    9    |
| grp_sha_stream_Pipeline_local_memset_label12_fu_411 |  p1  |   2  |   7  |   14   ||    9    |
|  grp_sha_stream_Pipeline_local_memset_label1_fu_419 |  p1  |   2  |   4  |    8   ||    9    |
|-----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                        |      |      |      |   620  || 6.00943 ||   180   |
|-----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |    4   |  1544  |  2762  |    0   |
|   Memory  |    8   |    -   |   64   |   66   |    0   |
|Multiplexer|    -   |    6   |    -   |   180  |    -   |
|  Register |    -   |    -   |   581  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   10   |  2189  |  3008  |    0   |
+-----------+--------+--------+--------+--------+--------+
