strict digraph "" {
	node [label="\N"];
	"84:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fcc00856e10>",
		clk_sens=True,
		fillcolor=gold,
		label="84:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'MAC_add_prom_wr_dl1', 'MAC_add_prom_wr']"];
	"85:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcc00856f90>",
		fillcolor=springgreen,
		label="85:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"84:AL" -> "85:IF"	 [cond="[]",
		lineno=None];
	"91:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcc00861050>",
		fillcolor=turquoise,
		label="91:BL
MAC_add_prom_wr_dl1 <= MAC_add_prom_wr;
MAC_add_prom_wr_dl2 <= MAC_add_prom_wr_dl1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcc00861090>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fcc00861250>]",
		style=filled,
		typ=Block];
	"85:IF" -> "91:BL"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=85];
	"86:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fcc00861410>",
		fillcolor=turquoise,
		label="86:BL
MAC_add_prom_wr_dl1 <= 0;
MAC_add_prom_wr_dl2 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcc00861450>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fcc008615d0>]",
		style=filled,
		typ=Block];
	"85:IF" -> "86:BL"	 [cond="['Reset']",
		label=Reset,
		lineno=85];
	"Leaf_84:AL"	 [def_var="['MAC_add_prom_wr_dl1', 'MAC_add_prom_wr_dl2']",
		label="Leaf_84:AL"];
	"91:BL" -> "Leaf_84:AL"	 [cond="[]",
		lineno=None];
	"86:BL" -> "Leaf_84:AL"	 [cond="[]",
		lineno=None];
}
