
---------- Begin Simulation Statistics ----------
final_tick                               371669905124500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  42520                       # Simulator instruction rate (inst/s)
host_mem_usage                                 897892                       # Number of bytes of host memory used
host_op_rate                                    95137                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   235.18                       # Real time elapsed on the host
host_tick_rate                               37461000                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008810                       # Number of seconds simulated
sim_ticks                                  8810242000                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       108763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        220249                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       125296                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           29                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         6262                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       145825                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        70012                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       125296                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        55284                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          176782                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           17732                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         3906                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            717438                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           610893                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         6443                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1539231                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       780163                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     17394303                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.286321                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.547404                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     12685275     72.93%     72.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       717391      4.12%     77.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       836999      4.81%     81.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       281784      1.62%     83.48% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       553838      3.18%     86.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       260658      1.50%     88.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       328464      1.89%     90.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       190663      1.10%     91.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1539231      8.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     17394303                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.762046                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.762046                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      13493812                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23425960                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           838016                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2535932                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13040                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        618589                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7693372                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1848                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2377949                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   715                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              176782                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1121430                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16283166                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2044                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10739802                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          240                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1267                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           26080                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.010033                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1201960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        87744                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.609507                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     17499726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.354772                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.859396                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         13955473     79.75%     79.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           108898      0.62%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           211847      1.21%     81.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           177407      1.01%     82.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           187014      1.07%     83.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           147570      0.84%     84.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           224380      1.28%     85.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            85961      0.49%     86.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2401176     13.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     17499726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34697801                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18491084                       # number of floating regfile writes
system.switch_cpus.idleCycles                  120736                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         8519                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           137796                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.319881                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10216442                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2377949                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          363009                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7707877                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            9                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          361                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2446031                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23272274                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7838493                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        18172                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23256921                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3539                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       4419863                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13040                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       4429580                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28028                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       545888                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       201100                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       218039                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6767                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1752                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28933831                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23043125                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606345                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17543882                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.307748                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23099352                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21963813                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2036710                       # number of integer regfile writes
system.switch_cpus.ipc                       0.567522                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.567522                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55388      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3796161     16.31%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          651      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3645      0.02%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          778      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56674      0.24%     16.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         4957      0.02%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5083      0.02%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           79      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262527     22.61%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            1      0.00%     39.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10955      0.05%     39.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855546     16.57%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       897002      3.85%     59.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131448      0.56%     60.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6946239     29.84%     90.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2247820      9.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23275094                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21766291                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42624395                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20740830                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21029513                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1023056                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043955                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13414      1.31%      1.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            719      0.07%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            1      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       116927     11.43%     12.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       248445     24.28%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          86209      8.43%     45.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14705      1.44%     46.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       483803     47.29%     94.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        58470      5.72%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2476471                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     22452462                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2302295                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3140630                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23267441                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23275094                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4833                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       897573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         3888                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4428                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       589229                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     17499726                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.330026                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.317813                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12042287     68.81%     68.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       709817      4.06%     72.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       731769      4.18%     77.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       659452      3.77%     80.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       894102      5.11%     85.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       701851      4.01%     89.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       782473      4.47%     94.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       480918      2.75%     97.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       497057      2.84%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     17499726                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.320913                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1121640                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   288                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        21309                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       113061                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7707877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2446031                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10723790                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 17620462                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4860375                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         248726                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1116944                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        3044669                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         10033                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68410727                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23346726                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21345917                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2864530                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        5378146                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13040                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8644433                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           902749                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34763072                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22106511                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles           67                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           12                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3784629                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           12                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             38926691                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46415370                       # The number of ROB writes
system.switch_cpus.timesIdled                    1344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        48108                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240050                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          48108                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              77595                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34350                       # Transaction distribution
system.membus.trans_dist::CleanEvict            74413                       # Transaction distribution
system.membus.trans_dist::ReadExReq             33891                       # Transaction distribution
system.membus.trans_dist::ReadExResp            33891                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         77595                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       331735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       331735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 331735                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9333504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      9333504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9333504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            111486                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  111486    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              111486                       # Request fanout histogram
system.membus.reqLayer2.occupancy           377931000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          616387750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   8810242000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85143                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71804                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1784                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          171992                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35648                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35648                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2294                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82851                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       260992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9980864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10241856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          126323                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2198400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           247116                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.194682                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.395956                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 199007     80.53%     80.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  48109     19.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             247116                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          159260000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177739500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3438499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          871                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         8435                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9306                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          871                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         8435                       # number of overall hits
system.l2.overall_hits::total                    9306                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1421                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       110060                       # number of demand (read+write) misses
system.l2.demand_misses::total                 111487                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1421                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       110060                       # number of overall misses
system.l2.overall_misses::total                111487                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    114687000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  11150945500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11265632500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    114687000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  11150945500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11265632500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2292                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118495                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120793                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2292                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118495                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120793                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.619983                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.928816                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.922959                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.619983                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.928816                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.922959                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80708.655876                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101316.968017                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101048.844260                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80708.655876                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101316.968017                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101048.844260                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34350                       # number of writebacks
system.l2.writebacks::total                     34350                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       110060                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            111481                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       110060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           111481                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    100477000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  10050355500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10150832500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    100477000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  10050355500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10150832500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.619983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.928816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.922909                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.619983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.928816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.922909                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70708.655876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91317.058877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91054.372494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70708.655876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91317.058877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91054.372494                       # average overall mshr miss latency
system.l2.replacements                         126323                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37454                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37454                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37454                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37454                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1783                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1783                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1783                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1783                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        30548                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         30548                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1757                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1757                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        33891                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               33891                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   3326604000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3326604000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35648                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.950713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.950713                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98155.970612                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98155.970612                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        33891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          33891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2987694000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2987694000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.950713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.950713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88155.970612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88155.970612                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          871                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                871                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1423                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    114687000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    114687000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2294                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.619983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.620314                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80708.655876                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80595.221363                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    100477000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    100477000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.619983                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.619442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70708.655876                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70708.655876                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         6678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6678                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        76169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           76173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7824341500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7824341500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82851                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.919394                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.919397                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102723.437356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102718.043139                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        76169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        76169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   7062661500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7062661500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.919394                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.919349                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92723.568643                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92723.568643                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2018.700483                       # Cycle average of tags in use
system.l2.tags.total_refs                      206078                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    126323                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.631358                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     228.902700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.041643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.070798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    22.924288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1766.761054                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.111769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.011193                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.862676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985694                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1201                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    608469                       # Number of tag accesses
system.l2.tags.data_accesses                   608469                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        90944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      7043776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7135104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        90944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         91072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2198400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2198400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       110059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              111486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34350                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34350                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             14529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             29057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     10322531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    799498584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             809864701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        14529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     10322531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10337060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      249527766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            249527766                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      249527766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            14529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            29057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     10322531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    799498584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1059392466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    110044.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000282138750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2032                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2032                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              225898                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32322                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      111480                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34350                       # Number of write requests accepted
system.mem_ctrls.readBursts                    111480                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34350                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2016                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.78                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3443916000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  557325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5533884750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30896.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49646.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    16736                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26576                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                111480                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34350                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    9717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       102460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     91.054148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.041778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    82.171004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        86494     84.42%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9082      8.86%     93.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4817      4.70%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1297      1.27%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          435      0.42%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          157      0.15%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           67      0.07%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           40      0.04%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           71      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       102460                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.830709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.109493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     39.790947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           1469     72.29%     72.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          540     26.57%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           15      0.74%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.25%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2032                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2032                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.890748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.851221                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.177448                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1231     60.58%     60.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      1.82%     62.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              560     27.56%     89.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      8.61%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.94%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.39%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2032                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7133760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2196608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7134720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2198400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       809.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       249.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    809.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    249.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8810074500                       # Total gap between requests
system.mem_ctrls.avgGap                      60413.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        90944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      7042816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2196608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 10322531.435572372749                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 799389619.490588426590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 249324365.891425013542                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       110059                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34350                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     42004500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5491880250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 212004284750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29559.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49899.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6171886.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    29.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            375492600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            199552485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           419375040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           96611760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     695157840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3951587700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         55454400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5793231825                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        657.556492                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    111734250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    294060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8404436750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            356178900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            189283215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           376485060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           82549080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     695157840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3926661030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         75751200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5702066325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.208820                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    167559000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    294060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8348612000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     8810231000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1118857                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1118865                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1118857                       # number of overall hits
system.cpu.icache.overall_hits::total         1118865                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2572                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2574                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2572                       # number of overall misses
system.cpu.icache.overall_misses::total          2574                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    143002999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    143002999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    143002999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    143002999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1121429                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1121439                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1121429                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1121439                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002294                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002295                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002294                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002295                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55599.921851                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55556.720668                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55599.921851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55556.720668                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          485                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1784                       # number of writebacks
system.cpu.icache.writebacks::total              1784                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          280                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          280                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          280                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          280                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2292                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2292                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2292                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2292                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    127313999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    127313999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    127313999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    127313999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55547.119983                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55547.119983                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55547.119983                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55547.119983                       # average overall mshr miss latency
system.cpu.icache.replacements                   1784                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1118857                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1118865                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2572                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2574                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    143002999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    143002999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1121429                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1121439                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002294                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002295                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55599.921851                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55556.720668                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          280                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          280                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    127313999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    127313999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55547.119983                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55547.119983                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008662                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              721387                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1784                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            404.364910                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008633                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2245172                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2245172                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9180614                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9180618                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9198871                       # number of overall hits
system.cpu.dcache.overall_hits::total         9198875                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       172925                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         172929                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       176350                       # number of overall misses
system.cpu.dcache.overall_misses::total        176354                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  16056047874                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16056047874                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  16056047874                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16056047874                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9353539                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9353547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9375221                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9375229                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018488                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018488                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018810                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018811                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92849.778077                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92847.630380                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 91046.486385                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 91044.421300                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2053000                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28589                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    71.810836                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37454                       # number of writebacks
system.cpu.dcache.writebacks::total             37454                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56028                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56028                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56028                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56028                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116897                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118495                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118495                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11275716874                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11275716874                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11423081874                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11423081874                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012498                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012498                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012639                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012639                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 96458.565010                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96458.565010                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 96401.382961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96401.382961                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117473                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6988307                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6988311                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       137254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12620103000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12620103000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7125561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7125569                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019262                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019263                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 91947.068938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 91944.389398                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        56005                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56005                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7875902500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7875902500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011402                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011402                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 96935.377666                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96935.377666                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35671                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3435944874                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3435944874                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227978                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016010                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 96323.200191                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96323.200191                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35648                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35648                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3399814374                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3399814374                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 95371.812556                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95371.812556                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        18257                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18257                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3425                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3425                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21682                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21682                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.157965                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.157965                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    147365000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    147365000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073702                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92218.397997                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92218.397997                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371669905124500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.024083                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8906443                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117473                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.816937                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.024079                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000024                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          511                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18868955                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18868955                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371694482454500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55658                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898028                       # Number of bytes of host memory used
host_op_rate                                   124963                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   718.67                       # Real time elapsed on the host
host_tick_rate                               34198411                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024577                       # Number of seconds simulated
sim_ticks                                 24577330000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       304678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        609300                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104898                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1917                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120165                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84522                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104898                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20376                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136554                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15360                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            6                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591016                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989362                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1917                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4672370                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400377                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     48948519                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.377610                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.620080                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     34930335     71.36%     71.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2031231      4.15%     75.51% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2483585      5.07%     80.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       785297      1.60%     82.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1687717      3.45%     85.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       781246      1.60%     87.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       995551      2.03%     89.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       581187      1.19%     90.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4672370      9.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     48948519                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.638489                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.638489                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      37584730                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69308142                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2219310                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7470557                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17720                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1839301                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356667                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4391                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7103704                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136554                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250691                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              45823035                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           142                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31409342                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35440                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002778                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3290863                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99882                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.638990                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     49131618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.422595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.916449                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         38705535     78.78%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           310316      0.63%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           641395      1.31%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           515034      1.05%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           528725      1.08%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           422573      0.86%     83.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           658838      1.34%     85.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           218224      0.44%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7130978     14.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     49131618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107969089                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57519516                       # number of floating regfile writes
system.switch_cpus.idleCycles                   23042                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1919                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111119                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.410930                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30901333                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7103704                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1058962                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366254                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           14                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254665                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69117858                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23797629                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        11980                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69353804                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          10362                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11956833                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17720                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11985356                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        77299                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1689778                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          690                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412854                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       499940                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          690                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            8                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86701068                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68764169                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606236                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52561314                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.398935                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68892062                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63826022                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4035846                       # number of integer regfile writes
system.switch_cpus.ipc                       0.610319                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.610319                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712153     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7706      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143252      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430975     23.69%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007095     17.31%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2277894      3.28%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283457      0.41%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21523680     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6820381      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69365786                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67505838                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132196904                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64334932                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65005960                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3118672                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044960                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1185      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       368860     11.83%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       781959     25.07%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     36.94% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         266850      8.56%     45.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34904      1.12%     46.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1490579     47.80%     94.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       174335      5.59%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4855725                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     58785971                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429237                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5798487                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106338                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69365786                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1685899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1015                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       782223                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     49131618                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.411836                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.370955                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     32987653     67.14%     67.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2056723      4.19%     71.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2109096      4.29%     75.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1941800      3.95%     79.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2670570      5.44%     85.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2084872      4.24%     89.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2325494      4.73%     93.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1437413      2.93%     96.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1517997      3.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     49131618                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.411174                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250691                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        68041                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       284914                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366254                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31824427                       # number of misc regfile reads
system.switch_cpus.numCycles                 49154660                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13238595                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         727844                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3059660                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9439256                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         28261                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203777669                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69179408                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62705096                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8442739                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14260323                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17720                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      24372904                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1532268                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108118450                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63482610                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11422461                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            112908811                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137847805                       # The number of ROB writes
system.switch_cpus.timesIdled                     230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333336                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       134229                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666670                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         134229                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24577330000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             216360                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        90159                       # Transaction distribution
system.membus.trans_dist::CleanEvict           214519                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88262                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88262                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        216360                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       913922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       913922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 913922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25265984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25265984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25265984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            304622                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  304622    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              304622                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1022930000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1686873750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24577330000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24577330000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24577330000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24577330000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241038                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       189274                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          343                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          493344                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92298                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92298                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           343                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240693                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1029                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       998977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1000006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     27654912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               27698816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          349625                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5770176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           682959                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.196540                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.397382                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 548730     80.35%     80.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 134229     19.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             682959                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          432793000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499489500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            514500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24577330000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           96                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        28617                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28713                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           96                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        28617                       # number of overall hits
system.l2.overall_hits::total                   28713                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          247                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       304374                       # number of demand (read+write) misses
system.l2.demand_misses::total                 304621                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          247                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       304374                       # number of overall misses
system.l2.overall_misses::total                304621                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     21736000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  30813152000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30834888000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     21736000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  30813152000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30834888000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          343                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       332991                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333334                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          343                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       332991                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333334                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.720117                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.914061                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.913861                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.720117                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.914061                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.913861                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        88000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101234.507547                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101223.776430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        88000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101234.507547                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101223.776430                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               90159                       # number of writebacks
system.l2.writebacks::total                     90159                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       304374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            304621                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       304374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           304621                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     19266000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  27769402000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27788668000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     19266000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  27769402000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27788668000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.720117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.914061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.913861                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.720117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.914061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.913861                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        78000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91234.474692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91223.743603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        78000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91234.474692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91223.743603                       # average overall mshr miss latency
system.l2.replacements                         349625                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        99115                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            99115                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        99115                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        99115                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          343                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              343                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          343                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          343                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        89282                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         89282                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4036                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4036                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        88262                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               88262                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8656298000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8656298000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.956272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98075.026625                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98075.026625                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        88262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88262                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7773678000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7773678000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.956272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88075.026625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88075.026625                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 96                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          247                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              247                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     21736000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21736000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          343                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            343                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.720117                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.720117                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        88000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        88000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          247                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          247                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     19266000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     19266000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.720117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.720117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        78000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        78000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        24581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24581                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       216112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          216112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22156854000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22156854000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.897874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.897874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102524.866736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102524.866736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       216112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       216112                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  19995724000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19995724000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.897874                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.897874                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92524.820463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92524.820463                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24577330000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      580811                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    351673                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.651566                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     226.673894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.338987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1819.987119                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.110681                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.888666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          719                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1682965                       # Number of tag accesses
system.l2.tags.data_accesses                  1682965                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24577330000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        15808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     19480000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           19495808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        15808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         15808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5770176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5770176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       304375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              304622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        90159                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              90159                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       643194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    792600335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             793243530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       643194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           643194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      234776357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234776357                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      234776357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       643194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    792600335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1028019887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     90158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    304360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000127491750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5333                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5333                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              615805                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              84936                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      304622                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      90159                       # Number of write requests accepted
system.mem_ctrls.readBursts                    304622                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    90159                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18613                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             19149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5433                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5556                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9455844500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1523035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15167225750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31042.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49792.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    40190                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70863                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                304622                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                90159                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   69906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   40410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       283737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.049225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.237365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    76.768572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       241045     84.95%     84.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        25343      8.93%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11930      4.20%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3423      1.21%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1294      0.46%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          434      0.15%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          171      0.06%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           64      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           33      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       283737                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.126008                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.889717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     20.056201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            40      0.75%      0.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           267      5.01%      5.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           676     12.68%     18.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1010     18.94%     37.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           862     16.16%     53.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           706     13.24%     66.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           505      9.47%     76.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           566     10.61%     86.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           334      6.26%     93.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           165      3.09%     96.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           94      1.76%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           50      0.94%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           29      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            8      0.15%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            6      0.11%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            4      0.08%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            4      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5333                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.907557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.869831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.146395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3142     58.92%     58.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      1.80%     60.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1605     30.10%     90.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              437      8.19%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      0.83%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.13%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5333                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               19494848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     960                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5770752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                19495808                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5770176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       234.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    793.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24577128500                       # Total gap between requests
system.mem_ctrls.avgGap                      62255.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        15808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     19479040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5770752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 643194.358378228964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 792561274.963553786278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 234799793.142705082893                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          247                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       304375                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        90159                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9057250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15158168500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 595250570500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36669.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49800.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6602231.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1047252360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            556654395                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1137330600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          243852300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1940418480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11037599700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        142927200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16106035035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        655.320779                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    281995500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    820667250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23474667250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            978522720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            520127520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1037563380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          226824660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1940418480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11035505520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        144690720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15883653000                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.272520                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    286924500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    820667250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23469738250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    33387561000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371694482454500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4369204                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4369212                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4369204                       # number of overall hits
system.cpu.icache.overall_hits::total         4369212                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2916                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2918                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2916                       # number of overall misses
system.cpu.icache.overall_misses::total          2918                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    166734999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    166734999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    166734999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    166734999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4372120                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4372130                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4372120                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4372130                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000667                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000667                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 57179.354938                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57140.164154                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 57179.354938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57140.164154                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          485                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2127                       # number of writebacks
system.cpu.icache.writebacks::total              2127                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          281                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          281                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          281                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2635                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2635                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2635                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2635                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    150608499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150608499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    150608499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150608499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000603                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000603                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000603                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000603                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 57156.925617                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57156.925617                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 57156.925617                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57156.925617                       # average overall mshr miss latency
system.cpu.icache.replacements                   2127                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4369204                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4369212                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2916                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2918                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    166734999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    166734999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4372120                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4372130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 57179.354938                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57140.164154                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          281                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          281                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2635                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2635                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    150608499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150608499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000603                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 57156.925617                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57156.925617                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371694482454500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.042384                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4371849                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2637                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1657.887372                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.042355                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8746897                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8746897                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371694482454500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371694482454500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371694482454500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371694482454500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371694482454500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371694482454500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371694482454500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37065765                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37065769                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37127665                       # number of overall hits
system.cpu.dcache.overall_hits::total        37127669                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       657504                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         657508                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       669126                       # number of overall misses
system.cpu.dcache.overall_misses::total        669130                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  60499327486                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60499327486                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  60499327486                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60499327486                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37723269                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37723277                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37796791                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37796799                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017430                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017430                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017703                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017703                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92013.626512                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92013.066740                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 90415.448639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 90414.908143                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7623206                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            107631                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.827234                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136569                       # number of writebacks
system.cpu.dcache.writebacks::total            136569                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       211460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       211460                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       211460                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       211460                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451486                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451486                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  42553666486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42553666486                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  43050171986                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43050171986                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011824                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011945                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011945                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 95402.396369                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95402.396369                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 95352.174787                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95352.174787                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450466                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28211106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28211110                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       529446                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        529450                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  48127857500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48127857500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28740552                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28740560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018422                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 90902.296929                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90901.610161                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       211348                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       211348                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318098                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318098                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  30313435000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  30313435000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011068                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011068                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 95295.899377                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 95295.899377                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854659                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128058                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  12371469986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12371469986                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 96608.333614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 96608.333614                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          112                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127946                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127946                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  12240231486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12240231486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 95667.168071                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95667.168071                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        61900                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         61900                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        11622                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        11622                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73522                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.158075                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.158075                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5442                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5442                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    496505500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    496505500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074019                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074019                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91235.850790                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91235.850790                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371694482454500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.091790                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37579159                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451490                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.233646                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.091787                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          739                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          157                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76045088                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76045088                       # Number of data accesses

---------- End Simulation Statistics   ----------
