Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 25 19:31:53 2019
| Host         : DESKTOP-FKSGOEO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_sd_rw_control_sets_placed.rpt
| Design       : top_sd_rw
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    54 |
| Unused register locations in slices containing registers |   216 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           11 |
| No           | No                    | Yes                    |              65 |           35 |
| No           | Yes                   | No                     |              11 |            4 |
| Yes          | No                    | No                     |              43 |           18 |
| Yes          | No                    | Yes                    |             369 |          113 |
| Yes          | Yes                   | No                     |              11 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+----------------------------------------------------+-----------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                    Enable Signal                   |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+----------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  clk_wiz/inst/clk_out2                                | u_sd_ctrl_top/u_sd_read/p_0_in                     | u_sd_ctrl_top/u_sd_read/rd_val_en_reg_0       |                1 |              1 |
|  clk_IBUF_BUFG                                        |                                                    | u_sd_ctrl_top/u_sd_init/res_data_reg[16]_0    |                1 |              1 |
|  clk_wiz/inst/clk_out1                                | u_sd_ctrl_top/u_sd_read/cmd_rd[39]_i_1_n_0         | u_sd_ctrl_top/u_sd_write/detect_data_reg[0]_0 |                1 |              1 |
|  clk_IBUF_BUFG                                        | u_data_gen/rd_sec_addr[31]_i_1_n_0                 | u_sd_ctrl_top/u_sd_init/res_data_reg[16]_0    |                1 |              1 |
|  u_data_gen/clk_wiz01/inst/clk_out1                   |                                                    |                                               |                1 |              1 |
| ~clk_0                                                |                                                    | u_sd_ctrl_top/u_sd_init/res_data_reg[16]_0    |                1 |              2 |
|  clk_wiz/inst/clk_out2                                |                                                    | u_sd_ctrl_top/u_sd_write/detect_data_reg[0]_0 |                1 |              2 |
| ~clk_0                                                | u_sd_ctrl_top/u_sd_init/res_data[47]_i_1_n_0       |                                               |                3 |              4 |
|  clk_wiz/inst/clk_out2                                | u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0            | u_sd_ctrl_top/u_sd_read/rd_val_en_reg_0       |                1 |              4 |
|  clk_wiz/inst/clk_out1                                | u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0     | u_sd_ctrl_top/u_sd_read/rd_val_en_reg_0       |                1 |              4 |
|  clk_wiz/inst/clk_out1                                | u_sd_ctrl_top/u_sd_write/wr_ctrl_cnt[3]_i_1_n_0    | u_sd_ctrl_top/u_sd_write/detect_data_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                        | u_data_gen/vga_addr3_write                         |                                               |                1 |              4 |
|  clk_wiz/inst/clk_out1                                | u_sd_ctrl_top/u_sd_write/bit_cnt[3]_i_1_n_0        | u_sd_ctrl_top/u_sd_write/detect_data_reg[0]_0 |                2 |              4 |
|  clk_IBUF_BUFG                                        | u_data_gen/wr_sec_addr[31]_i_1_n_0                 | u_sd_ctrl_top/u_sd_read/rd_val_en_reg_0       |                1 |              5 |
|  clk_wiz/inst/clk_out1                                | u_sd_ctrl_top/u_sd_read/cmd_rd[39]_i_1_n_0         | u_sd_ctrl_top/u_sd_read/rd_val_en_reg_0       |                2 |              5 |
|  clk_IBUF_BUFG                                        | u_data_gen/rd_sec_addr[31]_i_1_n_0                 | u_sd_ctrl_top/u_sd_read/rd_val_en_reg_0       |                1 |              5 |
|  clk_wiz/inst/clk_out1                                | u_sd_ctrl_top/u_sd_write/cmd_wr[39]_i_1_n_0        | u_sd_ctrl_top/u_sd_read/rd_val_en_reg_0       |                1 |              5 |
|  clk_IBUF_BUFG                                        | u_data_gen/vga_addr1[16]_i_1_n_0                   | u_sd_ctrl_top/u_sd_write/detect_data_reg[0]_0 |                4 |              5 |
|  clk_wiz/inst/clk_out2                                |                                                    | u_sd_ctrl_top/u_sd_read/rd_val_en_reg_0       |                2 |              5 |
|  clk_wiz/inst/clk_out2                                | u_sd_ctrl_top/u_sd_read/res_bit_cnt[5]_i_1__1_n_0  | u_sd_ctrl_top/u_sd_read/rd_val_en_reg_0       |                2 |              6 |
|  clk_0                                                | u_sd_ctrl_top/u_sd_init/cmd_bit_cnt[5]_i_1__1_n_0  | u_sd_ctrl_top/u_sd_init/res_data_reg[16]_0    |                2 |              6 |
|  clk_wiz/inst/clk_out2                                | u_sd_ctrl_top/u_sd_write/res_bit_cnt[5]_i_1__0_n_0 | u_sd_ctrl_top/u_sd_write/detect_data_reg[0]_0 |                2 |              6 |
|  clk_wiz/inst/clk_out1                                | u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1__0_n_0  | u_sd_ctrl_top/u_sd_read/rd_val_en_reg_0       |                2 |              6 |
|  clk_wiz/inst/clk_out1                                | u_sd_ctrl_top/u_sd_write/cmd_bit_cnt[5]_i_1_n_0    | u_sd_ctrl_top/u_sd_write/detect_data_reg[0]_0 |                2 |              6 |
|  clk_IBUF_BUFG                                        | u_data_gen/wr_sec_addr[31]_i_1_n_0                 | u_sd_ctrl_top/u_sd_write/detect_data_reg[0]_0 |                2 |              7 |
|  clk_wiz/inst/clk_out1                                | u_sd_ctrl_top/u_sd_write/data_cnt[7]_i_1_n_0       | u_sd_ctrl_top/u_sd_write/detect_data_reg[0]_0 |                3 |              8 |
|  clk_wiz/inst/clk_out1                                | u_sd_ctrl_top/u_sd_write/cmd_wr[39]_i_1_n_0        | u_sd_ctrl_top/u_sd_write/detect_data_reg[0]_0 |                4 |              9 |
|  clk_wiz/inst/clk_out1                                |                                                    | u_sd_ctrl_top/u_sd_init/res_data_reg[16]_0    |                3 |              9 |
|  clk_wiz/inst/clk_out2                                | u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_1_n_0     | u_sd_ctrl_top/u_sd_read/rd_val_en_reg_0       |                2 |              9 |
|  u_data_gen/clk_wiz01/inst/clk_out1                   | u_data_gen/led_OBUF[0]                             |                                               |                2 |             10 |
|  u_data_gen/clk_wiz01/inst/clk_out1                   |                                                    | u_data_gen/VGA_disp21/RSTB                    |                4 |             11 |
|  clk_IBUF_BUFG                                        | u_data_gen/p_cnt                                   |                                               |                5 |             11 |
|  clk_0                                                |                                                    | u_sd_ctrl_top/u_sd_init/res_data_reg[16]_0    |                6 |             11 |
|  u_data_gen/clk_wiz01/inst/clk_out1                   | u_data_gen/VGA_disp21/y_counter                    | u_data_gen/VGA_disp21/RSTB                    |                6 |             11 |
|  clk_wiz/inst/clk_out1                                |                                                    | u_sd_ctrl_top/u_sd_write/detect_data_reg[0]_0 |                8 |             11 |
|  clk_wiz/inst/clk_out1                                |                                                    | u_sd_ctrl_top/u_sd_read/rd_val_en_reg_0       |                6 |             12 |
|  clk_IBUF_BUFG                                        | u_data_gen/vga_addr1[16]_i_1_n_0                   | u_sd_ctrl_top/u_sd_init/res_data_reg[16]_0    |                9 |             12 |
|  clk_wiz/inst/clk_out1                                | u_sd_ctrl_top/u_sd_read/rx_en_t                    | u_sd_ctrl_top/u_sd_read/rd_val_en_reg_0       |                3 |             12 |
|  clk_IBUF_BUFG                                        |                                                    | u_sd_ctrl_top/u_sd_read/rd_val_en_reg_0       |                7 |             12 |
|  clk_IBUF_BUFG                                        |                                                    |                                               |                6 |             12 |
|  clk_0                                                | u_sd_ctrl_top/u_sd_init/poweron_cnt                | u_sd_ctrl_top/u_sd_init/res_data_reg[16]_0    |                4 |             13 |
|  clk_wiz/inst/clk_out1                                | u_sd_ctrl_top/u_sd_write/wr_data_t0                | u_sd_ctrl_top/u_sd_write/detect_data_reg[0]_0 |                4 |             15 |
|  clk_wiz/inst/clk_out2                                | u_sd_ctrl_top/u_sd_read/p_0_in                     | u_sd_ctrl_top/u_sd_write/detect_data_reg[0]_0 |                3 |             15 |
|  clk_IBUF_BUFG                                        | u_data_gen/wr_addr_count[15]_i_1_n_0               | u_sd_ctrl_top/u_sd_write/detect_data_reg[0]_0 |                5 |             16 |
|  clk_IBUF_BUFG                                        | u_data_gen/rd_addr_count[15]_i_1_n_0               | u_data_gen/rd_sec_addr_reg[6]_0               |                5 |             16 |
|  clk_IBUF_BUFG                                        | u_sd_ctrl_top/u_sd_write/E[0]                      |                                               |                8 |             16 |
|  clk_0                                                | u_sd_ctrl_top/u_sd_init/over_time_cnt              | u_sd_ctrl_top/u_sd_init/res_data_reg[16]_0    |                4 |             16 |
|  u_data_gen/VGA_disp21/vga_addr3_disp_reg[16]_i_1_n_0 |                                                    |                                               |                5 |             17 |
|  clk_IBUF_BUFG                                        | u_data_gen/vga_addr3_write[16]_i_1_n_0             | u_sd_ctrl_top/u_sd_read/rd_val_en_reg_0       |                4 |             17 |
|  clk_wiz/inst/clk_out1                                | u_sd_ctrl_top/u_sd_write/cmd_wr[39]_i_1_n_0        | u_data_gen/rd_sec_addr_reg[6]_0               |                6 |             19 |
|  clk_IBUF_BUFG                                        | u_data_gen/wr_sec_addr[31]_i_1_n_0                 | u_data_gen/rd_sec_addr_reg[6]_0               |                3 |             20 |
|  clk_IBUF_BUFG                                        | u_data_gen/rd_sec_addr[31]_i_1_n_0                 | u_data_gen/rd_sec_addr_reg[6]_0               |                4 |             26 |
|  clk_wiz/inst/clk_out1                                | u_sd_ctrl_top/u_sd_read/cmd_rd[39]_i_1_n_0         | u_data_gen/rd_sec_addr_reg[6]_0               |                9 |             27 |
| ~clk_0                                                | u_sd_ctrl_top/u_sd_init/res_data[47]_i_1_n_0       | u_sd_ctrl_top/u_sd_init/res_data_reg[16]_0    |               11 |             38 |
+-------------------------------------------------------+----------------------------------------------------+-----------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     2 |
| 4      |                     6 |
| 5      |                     6 |
| 6      |                     5 |
| 7      |                     1 |
| 8      |                     1 |
| 9      |                     3 |
| 10     |                     1 |
| 11     |                     5 |
| 12     |                     5 |
| 13     |                     1 |
| 15     |                     2 |
| 16+    |                    11 |
+--------+-----------------------+


