0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.sim/sim_1/synth/timing/xsim/tb_rom_example_time_synth.v,1637335675,verilog,C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sim_1/imports/chapter5_starters/ROM_tb.vhd,,,calc_core_board,,,,,,,,
C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sim_1/imports/chapter5_starters/ROM_tb.vhd,1637335241,vhdl,,,,tb_rom_example,,,,,,,,
