

================================================================
== Vitis HLS Report for 'mmult_Pipeline_readA'
================================================================
* Date:           Wed Dec  4 13:23:33 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        SA_broadcasting
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      265|      265|  2.650 us|  2.650 us|  265|  265|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readA   |      257|      257|         3|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     227|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     117|    -|
|Register             |        -|     -|      140|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      140|     344|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln62_fu_406_p2         |         +|   0|  0|  39|          32|           1|
    |add_ln66_fu_428_p2         |         +|   0|  0|  39|          32|           1|
    |j_6_fu_474_p2              |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln62_fu_401_p2        |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln65_fu_423_p2        |      icmp|   0|  0|  20|          32|          32|
    |i_fu_442_p3                |    select|   0|  0|  32|           1|          32|
    |j_5_fu_434_p3              |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 227|         166|         104|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  54|         10|    1|         10|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem0_blk_n_AR           |   9|          2|    1|          2|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |i_1_fu_120               |   9|          2|   32|         64|
    |j_fu_116                 |   9|          2|   32|         64|
    |loc_fu_124               |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         24|  101|        210|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_531  |  32|   0|   32|          0|
    |i_1_fu_120               |  32|   0|   32|          0|
    |j_fu_116                 |  32|   0|   32|          0|
    |loc_fu_124               |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 140|   0|  140|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_readA|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_readA|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  mmult_Pipeline_readA|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_readA|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_readA|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  mmult_Pipeline_readA|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                 gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                 gmem0|       pointer|
|sext_ln69             |   in|   62|     ap_none|             sext_ln69|        scalar|
|mul                   |   in|   32|     ap_none|                   mul|        scalar|
|a_col                 |   in|   32|     ap_none|                 a_col|        scalar|
|a                     |   in|   64|     ap_none|                     a|        scalar|
|localA_address0       |  out|    4|   ap_memory|                localA|         array|
|localA_ce0            |  out|    1|   ap_memory|                localA|         array|
|localA_we0            |  out|    1|   ap_memory|                localA|         array|
|localA_d0             |  out|   32|   ap_memory|                localA|         array|
|localA_1_address0     |  out|    4|   ap_memory|              localA_1|         array|
|localA_1_ce0          |  out|    1|   ap_memory|              localA_1|         array|
|localA_1_we0          |  out|    1|   ap_memory|              localA_1|         array|
|localA_1_d0           |  out|   32|   ap_memory|              localA_1|         array|
|localA_2_address0     |  out|    4|   ap_memory|              localA_2|         array|
|localA_2_ce0          |  out|    1|   ap_memory|              localA_2|         array|
|localA_2_we0          |  out|    1|   ap_memory|              localA_2|         array|
|localA_2_d0           |  out|   32|   ap_memory|              localA_2|         array|
|localA_3_address0     |  out|    4|   ap_memory|              localA_3|         array|
|localA_3_ce0          |  out|    1|   ap_memory|              localA_3|         array|
|localA_3_we0          |  out|    1|   ap_memory|              localA_3|         array|
|localA_3_d0           |  out|   32|   ap_memory|              localA_3|         array|
|localA_4_address0     |  out|    4|   ap_memory|              localA_4|         array|
|localA_4_ce0          |  out|    1|   ap_memory|              localA_4|         array|
|localA_4_we0          |  out|    1|   ap_memory|              localA_4|         array|
|localA_4_d0           |  out|   32|   ap_memory|              localA_4|         array|
|localA_5_address0     |  out|    4|   ap_memory|              localA_5|         array|
|localA_5_ce0          |  out|    1|   ap_memory|              localA_5|         array|
|localA_5_we0          |  out|    1|   ap_memory|              localA_5|         array|
|localA_5_d0           |  out|   32|   ap_memory|              localA_5|         array|
|localA_6_address0     |  out|    4|   ap_memory|              localA_6|         array|
|localA_6_ce0          |  out|    1|   ap_memory|              localA_6|         array|
|localA_6_we0          |  out|    1|   ap_memory|              localA_6|         array|
|localA_6_d0           |  out|   32|   ap_memory|              localA_6|         array|
|localA_7_address0     |  out|    4|   ap_memory|              localA_7|         array|
|localA_7_ce0          |  out|    1|   ap_memory|              localA_7|         array|
|localA_7_we0          |  out|    1|   ap_memory|              localA_7|         array|
|localA_7_d0           |  out|   32|   ap_memory|              localA_7|         array|
|localA_8_address0     |  out|    4|   ap_memory|              localA_8|         array|
|localA_8_ce0          |  out|    1|   ap_memory|              localA_8|         array|
|localA_8_we0          |  out|    1|   ap_memory|              localA_8|         array|
|localA_8_d0           |  out|   32|   ap_memory|              localA_8|         array|
|localA_9_address0     |  out|    4|   ap_memory|              localA_9|         array|
|localA_9_ce0          |  out|    1|   ap_memory|              localA_9|         array|
|localA_9_we0          |  out|    1|   ap_memory|              localA_9|         array|
|localA_9_d0           |  out|   32|   ap_memory|              localA_9|         array|
|localA_10_address0    |  out|    4|   ap_memory|             localA_10|         array|
|localA_10_ce0         |  out|    1|   ap_memory|             localA_10|         array|
|localA_10_we0         |  out|    1|   ap_memory|             localA_10|         array|
|localA_10_d0          |  out|   32|   ap_memory|             localA_10|         array|
|localA_11_address0    |  out|    4|   ap_memory|             localA_11|         array|
|localA_11_ce0         |  out|    1|   ap_memory|             localA_11|         array|
|localA_11_we0         |  out|    1|   ap_memory|             localA_11|         array|
|localA_11_d0          |  out|   32|   ap_memory|             localA_11|         array|
|localA_12_address0    |  out|    4|   ap_memory|             localA_12|         array|
|localA_12_ce0         |  out|    1|   ap_memory|             localA_12|         array|
|localA_12_we0         |  out|    1|   ap_memory|             localA_12|         array|
|localA_12_d0          |  out|   32|   ap_memory|             localA_12|         array|
|localA_13_address0    |  out|    4|   ap_memory|             localA_13|         array|
|localA_13_ce0         |  out|    1|   ap_memory|             localA_13|         array|
|localA_13_we0         |  out|    1|   ap_memory|             localA_13|         array|
|localA_13_d0          |  out|   32|   ap_memory|             localA_13|         array|
|localA_14_address0    |  out|    4|   ap_memory|             localA_14|         array|
|localA_14_ce0         |  out|    1|   ap_memory|             localA_14|         array|
|localA_14_we0         |  out|    1|   ap_memory|             localA_14|         array|
|localA_14_d0          |  out|   32|   ap_memory|             localA_14|         array|
|localA_15_address0    |  out|    4|   ap_memory|             localA_15|         array|
|localA_15_ce0         |  out|    1|   ap_memory|             localA_15|         array|
|localA_15_we0         |  out|    1|   ap_memory|             localA_15|         array|
|localA_15_d0          |  out|   32|   ap_memory|             localA_15|         array|
+----------------------+-----+-----+------------+----------------------+--------------+

