<p> </p><p><u>Executive Summary</u></p><p>Ncore Fast SystemC performance models now focused on bringing up writes and snoops with good continued collaboration with Synopsys.  We are starting to model the CCP (common cache pipe) to enable providing the performance model of CodaCache to MobileEye as well as integrate into Ncore DMI for CMC and NCB for proxy cache.  Continuing to support Toshiba on Ncore 1.6.3 as they near their tape-out (first for Ncore) including updating documentation and verifying SW work-around for AxProt Recall issue.  The first timebox for Ncore3/CodaCache/Presto execution schedule is nearing half-way completion – detailed progress review planned for 1/18 Engr Staff.  Big focus on hiring our critical needs with 4 on-site interviews scheduled for SW this week.</p><p> </p><p><u>Results</u></p><ul><li> </li></ul><p><u>Highlights</u></p><ul><li> </li></ul><p><u>Lowlights</u></p><ul><li>Intel on very old 11.4 version with many compatibility issues to mitigate and unable to move to 12.1.  Working options to make Ncore 11.4 compatible.<br/><br/></li></ul><p><u>Engineering Progress</u></p><ul><li>HW Architecture</li></ul><ul><ul><li>Symphony</li></ul></ul><ul><li>Held review and finalized path forward for the virtual channel performance issue.</li><li>Discussed routing deadlock avoidance scheme with SW.</li><li>Completed first pass of microarchitecture spec of reorder buffer and narrow-to-wide link.</li><li>Staring presentation series on general computer architectural concepts and NoCs to Software team. Good interactions and lots of questions from all of the team before and during the presentation. To continue next couple of weeks.</li></ul><ul><ul><li>Ncore / Concerto RevC (CHI + ACE)</li><ul><li>Oski Formal Verification:</li><ul><li>Oski should be complete with all Formal Verification of Ncore3 / Concerto RevC by this week.</li><li>Started engagement on Ncore3.5 Formal including CCIX (got Arm permission for CSX) and CHI/ACE Interoperability.</li><li>Presented new DTW flow. Sent the presentation to Oski.</li></ul><li>Major progress on CSPS. Finished the first pass, including multi-region memory map, with interleaving.</li><li>SMI specification nearing 0.9. Revising Protection and Status fields to distinguish error delivery by Concerto and Legato.</li><li>Good progress on Error architecture. Edited document to modify content to reflect the new error philosophy in Ncore 3 – Exactly one report per error.</li><li>Met with CAE to discuss Ncore 3 positioning with respect to non-coherent accesses.</li><ul><li>Ncore 3 will be performant for all accesses on CHI and ACE. It will be performant for coherent and atomic accesses from IO.</li><li>For non-coherent IO to IO, a bypass solution should be offered, until we develop an integrated solution in the future.</li></ul></ul></ul><li>Software</li><ul><li>Ncore2.x</li><ul><li>Working to provide solution to Intel for Ncore (Xephyr and nw.js) support on SLES 11.4.</li></ul><li>Project Angelo: Fast SystemC Performance Modeling</li><ul><li>Implemented support for write transactions.</li><li>Bring-up of Snoop interface for Recall commands</li><li>System-level test for SysRecall raised an issue in xtor and Synopsys fix was delivered  another round of testing and debugging in progress</li><li>Finalizing DV engineers handover of DMI and NCB</li></ul><li>SW Architecture</li><ul><li>Held discussions with Design management and SW back-end team on parameter and Register specification unified source version control.</li><li>Holding CAE/SW joint effort on SW functional spec refinement.</li><li>Held discussions with HW Arch on “Topology Configuration Management” Dead lock avoidance in regular topologies.</li><li>Working on the Magillem® tool integration and Data Model exchange of information ( Half day training will be organized on Jan 23<sup>rd</sup>)</li><li>Working on our internal Data Model for timing analysis</li></ul><li>Maestro Front-end (Client)</li><ul><li>GUI</li><ul><li>Move logger code out of GUI/Tcl code.</li><li>Able to run script with both GUI/Tcl</li><li>Starting implementing component editor</li></ul><li>Maestro Kernel</li><ul><li>Updated parameter manager to utilize new ID-types and back-end datastore</li></ul></ul><li>Maestro Back-end (Server)</li><ul><li>CodaCache Server deployed on Maestro</li><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul><li>Topology Synthesis</li><ul><li>Defining</li></ul><li>Infrastructure</li><ul><li>JSON Schema designer functionality is almost ready</li></ul></ul></ul><ul><ul><ul><ul><li>Deployed on a Maestro server <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">http://maestro.arteris.com/designer</a></li><li>It generates JSON Schema for 'specified' and 'tACHL'</li><li>Can upload and save configuration file for some design</li><li>Create JavaScript mapping function that maps calculation from specified to tACHL</li></ul></ul><li>CodaCache software for Maestro advancing (see CodaCache section below).</li></ul></ul><p> </p><ul><li>Piano / Physical Optimization</li><ul><li>Solutions Architecture</li><ul><li>Continued testing automated method attempting to predict more optimal gate and space delay - this time on a real NOC used for Intel eval.  Still beats our traditional methodology, but not as &quot;dead-on&quot; as for artificial testcases</li><li>Prepared a set of Piano slides for AE training.</li><li>Filed total of 13 Piano bugs and enhancements since Nov. 5 are fixed</li><li>Enhance Piano automation script - combines features of wizard setup and make-like execution</li><li>Wrote a portion of detailed spec describing proposed timing modeling in Maestro.</li></ul><li>iNoCs based pipeline insertion flow</li></ul></ul><ul><li>Federico is back from vacation and is working full-time now on this POC.</li></ul><ul><ul><li>Continue to interview for Physical Design position.</li></ul></ul><p> </p><ul><li>Documentation</li><ul><li>Ncore</li><ul><li>1.6.3 – Errata for Toshiba work in progress, Sumie sent in more changes for documentation. Khaleel needs to review the change request.</li><li>2.5 – started work on one of the figures, discussed the changes/updates for documentation with Khaleel</li><li>3.0 – Created documentation timeline for Sanjay, will need to add to Sanjay’s architecture time box for documentation deliverables</li><li>All customer documentation is under review for Ncore 3.0</li><li>Received 2.2 Reference Manual mark-up from Sanjay which was too high level that was known information</li><li>Implementing structured template for Ncore 3.0 (as a test).</li></ul><li>Piano</li><ul><li>PIANO 2.5 (No update)</li><li>PIANO Shell command</li><li>PIANO Editor – Reviewed Ncore information for PIANO.</li><li>PIANO Quick Start Guide – Reviewed information that needs to be added for Ncore</li></ul><li>Technical Publication Process</li><ul><li>Began Testing structured templates with existing Ncore documents</li><li>Waiting for feedback on Structured templates from an instructor in Austin</li><li>Tech pubs process changes in progress</li><li>Looked at cross-referencing in JAMA; not possible to x-ref in JAMA to another source like Word or FrameMaker.</li><li>Working on XML input for customer documentation</li></ul></ul></ul><p> </p><p><u>Products Summary</u></p><p> </p><ul><li>Ncore v1.6.3</li><ul><li>1.6.3 – Errata for Toshiba work in progress, Sumie sent in more changes for documentation. Khaleel needs to review the change request.</li><li>Have about 13 review and CSR update requests for 1.6.3 Reference Manual; will give feedback by Jan 29th</li><li>Running last set of regressions of every unit on Toshiba configuration. Fsys passes 100%. Unit level pending.</li></ul><li>Ncore v2.2.1</li><ul><li>Plan to release Ncore2.2.1 maintenance release with identified installation improvements including support for CentOS 6/7 and SuSE 11/12 (Intel).</li></ul></ul><p><u> </u></p><ul><li>Ncore v2.5 – Targeted release to deliver Ncore Performance Modeling, Piano v2.5 support, Extended Victim Cache/Read-allocate CMC policy and deferred errata from v2.2</li><ul><li>HW is complete and RTL in freeze mode. </li></ul></ul><ul><ul><li>Breker Eval: 2 out of 4 eval items complete. Working on the remaining 2 items.</li><li>Carbon: Fixed paths of certain checkers. Have to fix some more before this works.</li><li>CMC Read allocate:</li><ul><li>DMI: All regressions with read allocate look good.</li><li>System: Big bucket of C++ checker issue fixed. Have 2 more failures to debug. Fsys pass rate up to 98%</li></ul><li>Glissando: Easter eggs run on Glissando look good. Switching Easter eggs to Glissando permanently.</li></ul></ul><ul><ul><li>Customer TB: Enabled RAL test and worked on one more remaining test case (uncorrectable error detection). RAL tests are hitting failures that need to be fixed in IP-XACT.</li><li>Release gated by readiness of Ncore Fast SystemC Models.</li><li>Easter Eggs and all regressions running on release/v2.X branch.</li></ul></ul><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Date</strong></p></td><td class="confluenceTd"><p><strong>AIU</strong></p></td><td class="confluenceTd"><p><strong>NCB</strong></p></td><td class="confluenceTd"><p><strong>DCE</strong></p></td><td class="confluenceTd"><p><strong>DMI</strong></p></td><td class="confluenceTd"><p><strong>FLTC</strong></p></td><td class="confluenceTd"><p><strong>FSC</strong></p></td><td class="confluenceTd"><p><strong>PSYS</strong></p></td><td class="confluenceTd"><p><strong>FSYS</strong></p></td></tr><tr><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p align="right">7-Jan</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">90</p></td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p align="right">8-Jan</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">92</p></td><td class="confluenceTd"><p align="right">95</p></td></tr><tr><td class="confluenceTd"><p align="right">9-Jan</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">91</p></td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p align="right">10-Jan</p></td><td class="confluenceTd"><p align="right">98</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"> </td></tr><tr><td class="confluenceTd"><p align="right">12-Jan</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">100</p></td><td class="confluenceTd"><p align="right">99</p></td><td class="confluenceTd"> </td><td class="confluenceTd"> </td><td class="confluenceTd"><p align="right">89</p></td><td class="confluenceTd"><p align="right">98</p></td></tr></tbody></table></div><p> </p><ul><li>Ncore v3.0</li><ul><li>Documentation</li><ul><li>Created documentation timeline for Sanjay, will add to his architecture time box for documentation deliverables</li><li>All customer documentation is under review</li><li>Working on documentation input for JAMA: cross-referencing maybe an issue from JAMA to Word/FrameMaker</li></ul><li>Design</li></ul></ul><ul><ul><ul><li>Created 3.0 sprints with initial tasks for January time box  (<a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=27&amp;view=planning&amp;selectedIssue=CONC-3830</a>)</li><li>DII à coding in progress, Rx path will be ready by 01/19/2018</li><li>IO-AIU à tACHL port in progress</li><li>CHI-AIU à RTL coding in progress, worked on micro arch update</li><li>DMI à working on uArch</li><li>DCE à Made progress on uArch</li><li>CCP à fixed couple of minor issues in tACHL RTL</li></ul></ul></ul><ul><ul><li>Verification</li></ul></ul><ul><ul><ul><li>SMI agent: Complete</li><li>System BFM for AIU/NCB: In progress</li><li>DMI BFM and scoreboard: Port to SMI going to start next week</li><li>DII scoreboard: Work started on DII scoreboard</li></ul></ul></ul><ul><ul><ul><li>NCB: Porting fixes that were applied in design’s area locally. Ramping learning NCB testbench and scoreboard.</li></ul></ul></ul><ul><ul><ul><li>CCP + Formal</li><ul><li>Formal grid regressions are enabled.  Scratchpad testing work being scoped out and will start next week.</li></ul></ul></ul></ul><ul><ul><ul><ul><li>Ncore 3.0 RTL formal architectural work being explored.</li></ul></ul></ul></ul><p> </p><ul><li>CodaCache</li><ul><li>Design</li></ul></ul><ul><ul><ul><li>Working on updating Micro Arch, will be ready for 0.8 review by 01/19.</li><li>Recoded infrastructure and wrapper in  hierarchical form</li><li>Worked on parameter specification document.</li></ul></ul></ul><ul><ul><li>Verification</li><ul><li>TB ready for read and write bring up</li><li>TB ready for scratchpad bring up</li><li>TB ready to bring up initial set of registers</li><li>TB integrated APB VIP for register accesses</li><li>Q channel BFM complete and code reviewed.</li><li>TB adding support for quiescing to test TT debug registers</li></ul></ul></ul><ul><li>SW</li><ul><li>LLC Client - v0.2.0 is deployed and communicates with LLC server on Chandon - includes conversion from customer text file to customer json</li><li>v0.2.1 - communicates with LLC server on Maestro (ability to access as long as you are in Arteris network).</li><li>LLC Server deployed on Maestro - remove apache http server, using nginx as proxy in front of node.js server</li><li>Serve static page - schema designer on <a class="external-link" href="http://maestro.arteris.com/designer" rel="nofollow">maestro.arteris.com/designer</a></li></ul></ul><ul><li>Presto</li></ul><ul><ul><li>Design: (<a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=1230" rel="nofollow">https://arterisip.atlassian.net/issues/?filter=1230</a>)</li><ul><li>Incorporating changes into the SMI definition based on work on Ncore.</li><li>Completed first pass coding of arb_pri_rr1, arb_pri_rr2, arb_wrr_rr1 and arb_wrr_rr2.</li><li>Discovered a need of standardizing how to relate path information from one tACHL library to another.</li></ul><li>Performance: Sprint <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=10&amp;sprint=75</a></li><ul><li>Working with Architects to study credit management and memory scheduler QoS.</li><li>Modeling needs for pressure/hurry mechanism</li></ul><li>Verification: Sprint dashboard: <a class="external-link" href="https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297" rel="nofollow">https://arterisip.atlassian.net/secure/RapidBoard.jspa?rapidView=15&amp;selectedIssue=SYM-297</a></li><ul><li>Packetizer Testplan Internal review is done… External review with Campbell team is pending.</li><li>Integrated initial version of real RTL into TB.  Found some initial issues in DV/RTL and fixed.</li><li>Developed and released the initial Switch Testplan.</li><li>Very productive discussions on supporting nested JSON/JS tool support and top level Presto topology RTL file generation.</li></ul><li>Key Deliverables</li><ul><li>Arch 0.9 (0.7 uArch and 0.5 Verification) -&gt; 12/24.  Support for Ncore3 will push full uArch to 1/31.</li></ul><li>Top Issues</li><ul><li>Need Intern to provide scripting support as there is significant effort to enable ramp of Symphony development environment.</li></ul></ul></ul><p> </p><p><u>Hiring</u></p><ul><li>Open Positions</li><ul><li>Memory Scheduler Arch/uArch – offer extended to Steve Kromer.  Expect answer by 1/18/2018.</li><li>SW Architect</li><li>SW EDA Developer (2) – 3 candidates in the pipeline scheduled for on-site interviews</li><li>Performance Modeling – one on-site interview candidate this week</li><li>Presto HW RTL Designer</li><li>Physical Design – one candidate in the pipeline.</li><li>Austin Intern – reviewing resumes</li></ul></ul><p> </p><p> </p><p><u>Individual Progress</u></p><ul><li>2 vacation days 1/8 – 1/9</li><li>Created 2018 Engineering budget and forecast.  Reviewing with Stephane 1/16.</li><li>Started reviewing scope for next Oski FV SOW with Dave Parry and team.</li><li>Participated in review of VC Switch performance mitigation options.  Team aligned on path forward.</li><li>Reached out to former colleagues now at Texas A&amp;M and got resumes for Intern position in Austin.</li><li>Participated in Magillem engagement discussion.</li><li>Presented Ncore3 Integrating Events schedule / plan to CAE and aligned on next steps to integrate QA work into plan.</li></ul><p> </p><p><u> </u></p><p><u>Top Priorities</u></p><ul><li>Engineering processes, methodologies and culture to deliver sustainable cadence of high quality products across portfolio</li><ul><li>Ncore Fast Performance Models and Ncore2.5 in Q1’18.</li><li>Ncore3.0 Production Release in September, 2018.</li><li>CodaCache1.0 in April, 2018.</li><li>Deliver updated Timing Closure / Physical Optimization roadmap (capabilities and products) based on Piano2.x and new Maestro technology.</li><li>Ncore3.5 Production Release Q4’18.</li><li>Presto Production Release Q1’19.</li></ul></ul><p> </p><p> </p><p><u>2018 Travel</u>:</p><p>Austin 1/18 – 1/19.</p>