
---------- Begin Simulation Statistics ----------
final_tick                                85357028500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 134987                       # Simulator instruction rate (inst/s)
host_mem_usage                                 720136                       # Number of bytes of host memory used
host_op_rate                                   135256                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   740.81                       # Real time elapsed on the host
host_tick_rate                              115220449                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199497                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085357                       # Number of seconds simulated
sim_ticks                                 85357028500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199497                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.707141                       # CPI: cycles per instruction
system.cpu.discardedOps                        197538                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        37725095                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.585775                       # IPC: instructions per cycle
system.cpu.numCycles                        170714057                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46438740     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42753845     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10986191     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199497                       # Class of committed instruction
system.cpu.tickCycles                       132988962                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       210893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        438593                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          198                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       683911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          657                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1369285                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            660                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4397368                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3642728                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83181                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2112893                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2110693                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.895877                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   66041                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                295                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              387                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51417432                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51417432                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51417935                       # number of overall hits
system.cpu.dcache.overall_hits::total        51417935                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       737438                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         737438                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       745354                       # number of overall misses
system.cpu.dcache.overall_misses::total        745354                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26962838000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26962838000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26962838000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26962838000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52154870                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52154870                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52163289                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52163289                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014139                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014139                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014289                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014289                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36562.854098                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36562.854098                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36174.539883                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36174.539883                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       191018                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3413                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.967770                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       598661                       # number of writebacks
system.cpu.dcache.writebacks::total            598661                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        60742                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        60742                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        60742                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        60742                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       676696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       676696                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       684605                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       684605                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24642136000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24642136000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25261990499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25261990499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012975                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013124                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013124                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36415.371156                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36415.371156                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36900.096404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36900.096404                       # average overall mshr miss latency
system.cpu.dcache.replacements                 683584                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40788087                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40788087                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       389728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        389728                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10304448500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10304448500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41177815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41177815                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009465                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26440.103098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26440.103098                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          346                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          346                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       389382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       389382                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9902870500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9902870500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009456                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25432.276017                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25432.276017                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10629345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10629345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       347710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       347710                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16658389500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16658389500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10977055                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031676                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031676                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47908.859394                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47908.859394                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        60396                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        60396                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       287314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14739265500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14739265500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51300.199433                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51300.199433                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           503                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7916                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7916                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940254                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940254                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7909                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    619854499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    619854499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939423                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78373.308762                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78373.308762                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        61125                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       240500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        60125                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  85357028500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1007.937037                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52102615                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            684608                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.105764                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1007.937037                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984314                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984314                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          204                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          513                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105011338                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105011338                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85357028500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85357028500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85357028500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42703703                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43555110                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11057161                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10235517                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10235517                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10235517                       # number of overall hits
system.cpu.icache.overall_hits::total        10235517                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          767                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            767                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          767                       # number of overall misses
system.cpu.icache.overall_misses::total           767                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55769500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55769500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55769500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55769500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10236284                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10236284                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10236284                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10236284                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72711.212516                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72711.212516                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72711.212516                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72711.212516                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          325                       # number of writebacks
system.cpu.icache.writebacks::total               325                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          767                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          767                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          767                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     55002500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     55002500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     55002500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     55002500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71711.212516                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71711.212516                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71711.212516                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71711.212516                       # average overall mshr miss latency
system.cpu.icache.replacements                    325                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10235517                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10235517                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          767                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           767                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55769500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55769500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10236284                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10236284                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72711.212516                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72711.212516                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     55002500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     55002500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71711.212516                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71711.212516                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  85357028500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           363.144008                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10236284                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               767                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13345.872229                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   363.144008                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.709266                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.709266                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20473335                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20473335                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85357028500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85357028500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  85357028500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  85357028500                       # Cumulative time (in ticks) in various power states
system.cpu.thread28265.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread28265.numOps               100199497                       # Number of Ops committed
system.cpu.thread28265.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   98                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               457567                       # number of demand (read+write) hits
system.l2.demand_hits::total                   457665                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  98                       # number of overall hits
system.l2.overall_hits::.cpu.data              457567                       # number of overall hits
system.l2.overall_hits::total                  457665                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             227042                       # number of demand (read+write) misses
system.l2.demand_misses::total                 227711                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            227042                       # number of overall misses
system.l2.overall_misses::total                227711                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52803500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19426232500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19479036000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52803500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19426232500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19479036000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           684609                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               685376                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          684609                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              685376                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.872229                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.331637                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.332242                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.872229                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.331637                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.332242                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78928.998505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85562.285833                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85542.797669                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78928.998505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85562.285833                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85542.797669                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140948                       # number of writebacks
system.l2.writebacks::total                    140948                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        227037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            227706                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       227037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           227706                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17155309500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17201423000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17155309500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17201423000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.331630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.332235                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.331630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.332235                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68928.998505                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75561.734431                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75542.247459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68928.998505                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75561.734431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75542.247459                       # average overall mshr miss latency
system.l2.replacements                         211527                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       598661                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           598661                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       598661                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       598661                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          321                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              321                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          321                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          321                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            141885                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                141885                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145429                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145429                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12816851000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12816851000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        287314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287314                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.506167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506167                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 88131.328690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88131.328690                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145429                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145429                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11362571000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11362571000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.506167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.506167                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 78131.397452                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78131.397452                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 98                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52803500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52803500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.872229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.872229                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78928.998505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78928.998505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46113500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46113500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.872229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.872229                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68928.998505                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68928.998505                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        315682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            315682                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81613                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81613                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6609381500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6609381500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       397295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        397295                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.205422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.205422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80984.420374                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80984.420374                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81608                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81608                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5792738500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5792738500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.205409                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.205409                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70982.483335                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70982.483335                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  85357028500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16029.125545                       # Cycle average of tags in use
system.l2.tags.total_refs                     1369061                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    227911                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.006998                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.877141                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        55.892609                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15939.355794                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003411                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978340                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2598                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11318                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2213                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11180607                       # Number of tag accesses
system.l2.tags.data_accesses                 11180607                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  85357028500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    140948.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    226831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008258742500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8393                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8393                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              606269                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132735                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      227706                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140948                       # Number of write requests accepted
system.mem_ctrls.readBursts                    227706                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140948                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    206                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                227706                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140948                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  163119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2552                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.103539                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.097800                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     42.246125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8210     97.82%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           84      1.00%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           13      0.15%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.08%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           64      0.76%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            5      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8393                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.790063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.759641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.022861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5173     61.63%     61.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               78      0.93%     62.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2885     34.37%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              247      2.94%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8393                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   13184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14573184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9020672                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    170.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    105.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   85356950000                       # Total gap between requests
system.mem_ctrls.avgGap                     231536.75                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14517184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9018816                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 501610.713873433415                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 170076023.675074398518                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 105659910.595411598682                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          669                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       227037                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       140948                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18703250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7800628750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2008491116250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27957.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34358.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14249873.12                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14530304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14573120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9020672                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9020672                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          669                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       227036                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         227705                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       140948                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        140948                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       501611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    170229731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        170731342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       501611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       501611                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    105681655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       105681655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    105681655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       501611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    170229731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       276412996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               227500                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              140919                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13901                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        14442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14244                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        14450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        14249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14377                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14209                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14057                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8690                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9116                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         8917                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         8293                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8667                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8918                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8906                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8632                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3553707000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1137500000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7819332000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15620.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34370.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              144730                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              84588                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.62                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       139087                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   169.518762                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   102.880148                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   236.495591                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        96259     69.21%     69.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19844     14.27%     83.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3567      2.56%     86.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1452      1.04%     87.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9704      6.98%     94.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          685      0.49%     94.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          847      0.61%     95.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          396      0.28%     95.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6333      4.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       139087                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14560000                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9018816                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              170.577634                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              105.659911                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.16                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               62.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  85357028500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       500285520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       265885290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      808612140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     368281440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6737683680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23422927920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  13052528160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   45156204150                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   529.027368                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  33687719000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2850120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  48819189500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       492895620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       261949875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      815737860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     367315740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6737683680.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24193768560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12403399200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   45272750535                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   530.392767                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31992868500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2850120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50514040000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  85357028500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82277                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140948                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69939                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145429                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145428                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82277                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       666298                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 666298                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23593792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23593792                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            227706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  227706    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              227706                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  85357028500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1042432500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1229890500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            398062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       739609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          325                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          155502                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287314                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287313                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       397295                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1859                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2052801                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2054660                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        69888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     82129216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               82199104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          211527                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9020672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           896903                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000962                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031112                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 896043     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    857      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             896903                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  85357028500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1283628500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1150500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1026914495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
