

================================================================
== Vitis HLS Report for 'reduce_accum8_ii_is_1'
================================================================
* Date:           Sun Jul 10 12:43:28 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        reduce_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.857 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2129|     2129|  10.645 us|  10.645 us|  2129|  2129|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                  |                                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_reduce_accum8_ii_is_1_Pipeline_1_fu_109       |reduce_accum8_ii_is_1_Pipeline_1       |       10|       10|  50.000 ns|  50.000 ns|    10|    10|       no|
        |grp_reduce_accum8_ii_is_1_Pipeline_accum8_fu_115  |reduce_accum8_ii_is_1_Pipeline_accum8  |     2058|     2058|  10.290 us|  10.290 us|  2058|  2058|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     258|     248|    -|
|Memory           |        0|     -|      64|       4|    0|
|Multiplexer      |        -|     -|       -|     466|    -|
|Register         |        -|     -|     192|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     514|     718|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |grp_reduce_accum8_ii_is_1_Pipeline_1_fu_109       |reduce_accum8_ii_is_1_Pipeline_1       |        0|   0|    6|   48|    0|
    |grp_reduce_accum8_ii_is_1_Pipeline_accum8_fu_115  |reduce_accum8_ii_is_1_Pipeline_accum8  |        0|   0|  252|  200|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                       |        0|   0|  258|  248|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |                   Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |accum_U  |reduce_accum8_ii_is_1_accum_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    +---------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                                           |        0|  64|   4|    0|     8|   32|     1|          256|
    +---------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |accum_address0  |   37|          7|    3|         21|
    |accum_address1  |   31|          6|    3|         18|
    |accum_ce0       |   20|          4|    1|          4|
    |accum_ce1       |   14|          3|    1|          3|
    |accum_d0        |   14|          3|   32|         96|
    |accum_we0       |   14|          3|    1|          3|
    |ap_NS_fsm       |  269|         63|    1|         63|
    |ap_return       |    9|          2|   32|         64|
    |grp_fu_122_ce   |    9|          2|    1|          2|
    |grp_fu_122_p0   |   20|          4|   32|        128|
    |grp_fu_122_p1   |   20|          4|   32|        128|
    |reg_126         |    9|          2|   32|         64|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  466|        103|  171|        594|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |accum_load_1_reg_148                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                      |  62|   0|   62|          0|
    |ap_return_preg                                                 |  32|   0|   32|          0|
    |grp_reduce_accum8_ii_is_1_Pipeline_1_fu_109_ap_start_reg       |   1|   0|    1|          0|
    |grp_reduce_accum8_ii_is_1_Pipeline_accum8_fu_115_ap_start_reg  |   1|   0|    1|          0|
    |reg_126                                                        |  32|   0|   32|          0|
    |reg_133                                                        |  32|   0|   32|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          | 192|   0|  192|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  reduce_accum8_ii_is_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  reduce_accum8_ii_is_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  reduce_accum8_ii_is_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  reduce_accum8_ii_is_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  reduce_accum8_ii_is_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  reduce_accum8_ii_is_1|  return value|
|ap_return            |  out|   32|  ap_ctrl_hs|  reduce_accum8_ii_is_1|  return value|
|grp_fu_101_p_din0    |  out|   32|  ap_ctrl_hs|  reduce_accum8_ii_is_1|  return value|
|grp_fu_101_p_din1    |  out|   32|  ap_ctrl_hs|  reduce_accum8_ii_is_1|  return value|
|grp_fu_101_p_opcode  |  out|    2|  ap_ctrl_hs|  reduce_accum8_ii_is_1|  return value|
|grp_fu_101_p_dout0   |   in|   32|  ap_ctrl_hs|  reduce_accum8_ii_is_1|  return value|
|grp_fu_101_p_ce      |  out|    1|  ap_ctrl_hs|  reduce_accum8_ii_is_1|  return value|
|A_address0           |  out|   10|   ap_memory|                      A|         array|
|A_ce0                |  out|    1|   ap_memory|                      A|         array|
|A_q0                 |   in|   32|   ap_memory|                      A|         array|
+---------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 62
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 63 [1/1] (0.67ns)   --->   "%accum = alloca i64 1" [reduce.cpp:53]   --->   Operation 63 'alloca' 'accum' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 64 [2/2] (0.00ns)   --->   "%call_ln0 = call void @reduce_accum8_ii_is_1_Pipeline_1, i32 %accum"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln0 = call void @reduce_accum8_ii_is_1_Pipeline_1, i32 %accum"   --->   Operation 65 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @reduce_accum8_ii_is_1_Pipeline_accum8, i32 %A, i32 %accum"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln0 = call void @reduce_accum8_ii_is_1_Pipeline_accum8, i32 %A, i32 %accum"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%accum_addr = getelementptr i32 %accum, i64 0, i64 0" [reduce.cpp:57]   --->   Operation 68 'getelementptr' 'accum_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (0.67ns)   --->   "%accum_load = load i3 %accum_addr" [reduce.cpp:57]   --->   Operation 69 'load' 'accum_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%accum_addr_1 = getelementptr i32 %accum, i64 0, i64 1" [reduce.cpp:57]   --->   Operation 70 'getelementptr' 'accum_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (0.67ns)   --->   "%accum_load_1 = load i3 %accum_addr_1" [reduce.cpp:57]   --->   Operation 71 'load' 'accum_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 6 <SV = 5> <Delay = 0.67>
ST_6 : Operation 72 [1/2] (0.67ns)   --->   "%accum_load = load i3 %accum_addr" [reduce.cpp:57]   --->   Operation 72 'load' 'accum_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 73 [1/2] (0.67ns)   --->   "%accum_load_1 = load i3 %accum_addr_1" [reduce.cpp:57]   --->   Operation 73 'load' 'accum_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 6> <Delay = 3.85>
ST_7 : Operation 74 [8/8] (3.85ns)   --->   "%add5 = fadd i32 %accum_load, i32 %accum_load_1" [reduce.cpp:57]   --->   Operation 74 'fadd' 'add5' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 75 [7/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load, i32 %accum_load_1" [reduce.cpp:57]   --->   Operation 75 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 76 [6/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load, i32 %accum_load_1" [reduce.cpp:57]   --->   Operation 76 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.45>
ST_10 : Operation 77 [5/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load, i32 %accum_load_1" [reduce.cpp:57]   --->   Operation 77 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.45>
ST_11 : Operation 78 [4/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load, i32 %accum_load_1" [reduce.cpp:57]   --->   Operation 78 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.45>
ST_12 : Operation 79 [3/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load, i32 %accum_load_1" [reduce.cpp:57]   --->   Operation 79 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.45>
ST_13 : Operation 80 [2/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load, i32 %accum_load_1" [reduce.cpp:57]   --->   Operation 80 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%accum_addr_2 = getelementptr i32 %accum, i64 0, i64 2" [reduce.cpp:57]   --->   Operation 81 'getelementptr' 'accum_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [2/2] (0.67ns)   --->   "%accum_load_2 = load i3 %accum_addr_2" [reduce.cpp:57]   --->   Operation 82 'load' 'accum_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 14 <SV = 13> <Delay = 3.45>
ST_14 : Operation 83 [1/8] (3.45ns)   --->   "%add5 = fadd i32 %accum_load, i32 %accum_load_1" [reduce.cpp:57]   --->   Operation 83 'fadd' 'add5' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [1/2] (0.67ns)   --->   "%accum_load_2 = load i3 %accum_addr_2" [reduce.cpp:57]   --->   Operation 84 'load' 'accum_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 15 <SV = 14> <Delay = 3.85>
ST_15 : Operation 85 [8/8] (3.85ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_2" [reduce.cpp:57]   --->   Operation 85 'fadd' 'add7' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.45>
ST_16 : Operation 86 [7/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_2" [reduce.cpp:57]   --->   Operation 86 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.45>
ST_17 : Operation 87 [6/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_2" [reduce.cpp:57]   --->   Operation 87 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.45>
ST_18 : Operation 88 [5/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_2" [reduce.cpp:57]   --->   Operation 88 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.45>
ST_19 : Operation 89 [4/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_2" [reduce.cpp:57]   --->   Operation 89 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.45>
ST_20 : Operation 90 [3/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_2" [reduce.cpp:57]   --->   Operation 90 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.45>
ST_21 : Operation 91 [2/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_2" [reduce.cpp:57]   --->   Operation 91 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 92 [1/1] (0.00ns)   --->   "%accum_addr_3 = getelementptr i32 %accum, i64 0, i64 3" [reduce.cpp:57]   --->   Operation 92 'getelementptr' 'accum_addr_3' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 93 [2/2] (0.67ns)   --->   "%accum_load_3 = load i3 %accum_addr_3" [reduce.cpp:57]   --->   Operation 93 'load' 'accum_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 22 <SV = 21> <Delay = 3.45>
ST_22 : Operation 94 [1/8] (3.45ns)   --->   "%add7 = fadd i32 %add5, i32 %accum_load_2" [reduce.cpp:57]   --->   Operation 94 'fadd' 'add7' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 95 [1/2] (0.67ns)   --->   "%accum_load_3 = load i3 %accum_addr_3" [reduce.cpp:57]   --->   Operation 95 'load' 'accum_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 23 <SV = 22> <Delay = 3.85>
ST_23 : Operation 96 [8/8] (3.85ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_3" [reduce.cpp:57]   --->   Operation 96 'fadd' 'add9' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.45>
ST_24 : Operation 97 [7/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_3" [reduce.cpp:57]   --->   Operation 97 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.45>
ST_25 : Operation 98 [6/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_3" [reduce.cpp:57]   --->   Operation 98 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.45>
ST_26 : Operation 99 [5/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_3" [reduce.cpp:57]   --->   Operation 99 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.45>
ST_27 : Operation 100 [4/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_3" [reduce.cpp:57]   --->   Operation 100 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.45>
ST_28 : Operation 101 [3/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_3" [reduce.cpp:57]   --->   Operation 101 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.45>
ST_29 : Operation 102 [2/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_3" [reduce.cpp:57]   --->   Operation 102 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 103 [1/1] (0.00ns)   --->   "%accum_addr_4 = getelementptr i32 %accum, i64 0, i64 4" [reduce.cpp:57]   --->   Operation 103 'getelementptr' 'accum_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 104 [2/2] (0.67ns)   --->   "%accum_load_4 = load i3 %accum_addr_4" [reduce.cpp:57]   --->   Operation 104 'load' 'accum_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 30 <SV = 29> <Delay = 3.45>
ST_30 : Operation 105 [1/8] (3.45ns)   --->   "%add9 = fadd i32 %add7, i32 %accum_load_3" [reduce.cpp:57]   --->   Operation 105 'fadd' 'add9' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 106 [1/2] (0.67ns)   --->   "%accum_load_4 = load i3 %accum_addr_4" [reduce.cpp:57]   --->   Operation 106 'load' 'accum_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 31 <SV = 30> <Delay = 3.85>
ST_31 : Operation 107 [8/8] (3.85ns)   --->   "%add1 = fadd i32 %add9, i32 %accum_load_4" [reduce.cpp:57]   --->   Operation 107 'fadd' 'add1' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.45>
ST_32 : Operation 108 [7/8] (3.45ns)   --->   "%add1 = fadd i32 %add9, i32 %accum_load_4" [reduce.cpp:57]   --->   Operation 108 'fadd' 'add1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.45>
ST_33 : Operation 109 [6/8] (3.45ns)   --->   "%add1 = fadd i32 %add9, i32 %accum_load_4" [reduce.cpp:57]   --->   Operation 109 'fadd' 'add1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.45>
ST_34 : Operation 110 [5/8] (3.45ns)   --->   "%add1 = fadd i32 %add9, i32 %accum_load_4" [reduce.cpp:57]   --->   Operation 110 'fadd' 'add1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.45>
ST_35 : Operation 111 [4/8] (3.45ns)   --->   "%add1 = fadd i32 %add9, i32 %accum_load_4" [reduce.cpp:57]   --->   Operation 111 'fadd' 'add1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.45>
ST_36 : Operation 112 [3/8] (3.45ns)   --->   "%add1 = fadd i32 %add9, i32 %accum_load_4" [reduce.cpp:57]   --->   Operation 112 'fadd' 'add1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.45>
ST_37 : Operation 113 [2/8] (3.45ns)   --->   "%add1 = fadd i32 %add9, i32 %accum_load_4" [reduce.cpp:57]   --->   Operation 113 'fadd' 'add1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 114 [1/1] (0.00ns)   --->   "%accum_addr_5 = getelementptr i32 %accum, i64 0, i64 5" [reduce.cpp:57]   --->   Operation 114 'getelementptr' 'accum_addr_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 115 [2/2] (0.67ns)   --->   "%accum_load_5 = load i3 %accum_addr_5" [reduce.cpp:57]   --->   Operation 115 'load' 'accum_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 38 <SV = 37> <Delay = 3.45>
ST_38 : Operation 116 [1/8] (3.45ns)   --->   "%add1 = fadd i32 %add9, i32 %accum_load_4" [reduce.cpp:57]   --->   Operation 116 'fadd' 'add1' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 117 [1/2] (0.67ns)   --->   "%accum_load_5 = load i3 %accum_addr_5" [reduce.cpp:57]   --->   Operation 117 'load' 'accum_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 39 <SV = 38> <Delay = 3.85>
ST_39 : Operation 118 [8/8] (3.85ns)   --->   "%add2 = fadd i32 %add1, i32 %accum_load_5" [reduce.cpp:57]   --->   Operation 118 'fadd' 'add2' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.45>
ST_40 : Operation 119 [7/8] (3.45ns)   --->   "%add2 = fadd i32 %add1, i32 %accum_load_5" [reduce.cpp:57]   --->   Operation 119 'fadd' 'add2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.45>
ST_41 : Operation 120 [6/8] (3.45ns)   --->   "%add2 = fadd i32 %add1, i32 %accum_load_5" [reduce.cpp:57]   --->   Operation 120 'fadd' 'add2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.45>
ST_42 : Operation 121 [5/8] (3.45ns)   --->   "%add2 = fadd i32 %add1, i32 %accum_load_5" [reduce.cpp:57]   --->   Operation 121 'fadd' 'add2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.45>
ST_43 : Operation 122 [4/8] (3.45ns)   --->   "%add2 = fadd i32 %add1, i32 %accum_load_5" [reduce.cpp:57]   --->   Operation 122 'fadd' 'add2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.45>
ST_44 : Operation 123 [3/8] (3.45ns)   --->   "%add2 = fadd i32 %add1, i32 %accum_load_5" [reduce.cpp:57]   --->   Operation 123 'fadd' 'add2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.45>
ST_45 : Operation 124 [2/8] (3.45ns)   --->   "%add2 = fadd i32 %add1, i32 %accum_load_5" [reduce.cpp:57]   --->   Operation 124 'fadd' 'add2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 125 [1/1] (0.00ns)   --->   "%accum_addr_6 = getelementptr i32 %accum, i64 0, i64 6" [reduce.cpp:57]   --->   Operation 125 'getelementptr' 'accum_addr_6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 126 [2/2] (0.67ns)   --->   "%accum_load_6 = load i3 %accum_addr_6" [reduce.cpp:57]   --->   Operation 126 'load' 'accum_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 46 <SV = 45> <Delay = 3.45>
ST_46 : Operation 127 [1/8] (3.45ns)   --->   "%add2 = fadd i32 %add1, i32 %accum_load_5" [reduce.cpp:57]   --->   Operation 127 'fadd' 'add2' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 128 [1/2] (0.67ns)   --->   "%accum_load_6 = load i3 %accum_addr_6" [reduce.cpp:57]   --->   Operation 128 'load' 'accum_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 47 <SV = 46> <Delay = 3.85>
ST_47 : Operation 129 [8/8] (3.85ns)   --->   "%add3 = fadd i32 %add2, i32 %accum_load_6" [reduce.cpp:57]   --->   Operation 129 'fadd' 'add3' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.45>
ST_48 : Operation 130 [7/8] (3.45ns)   --->   "%add3 = fadd i32 %add2, i32 %accum_load_6" [reduce.cpp:57]   --->   Operation 130 'fadd' 'add3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.45>
ST_49 : Operation 131 [6/8] (3.45ns)   --->   "%add3 = fadd i32 %add2, i32 %accum_load_6" [reduce.cpp:57]   --->   Operation 131 'fadd' 'add3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.45>
ST_50 : Operation 132 [5/8] (3.45ns)   --->   "%add3 = fadd i32 %add2, i32 %accum_load_6" [reduce.cpp:57]   --->   Operation 132 'fadd' 'add3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.45>
ST_51 : Operation 133 [4/8] (3.45ns)   --->   "%add3 = fadd i32 %add2, i32 %accum_load_6" [reduce.cpp:57]   --->   Operation 133 'fadd' 'add3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.45>
ST_52 : Operation 134 [3/8] (3.45ns)   --->   "%add3 = fadd i32 %add2, i32 %accum_load_6" [reduce.cpp:57]   --->   Operation 134 'fadd' 'add3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.45>
ST_53 : Operation 135 [2/8] (3.45ns)   --->   "%add3 = fadd i32 %add2, i32 %accum_load_6" [reduce.cpp:57]   --->   Operation 135 'fadd' 'add3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 136 [1/1] (0.00ns)   --->   "%accum_addr_7 = getelementptr i32 %accum, i64 0, i64 7" [reduce.cpp:57]   --->   Operation 136 'getelementptr' 'accum_addr_7' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 137 [2/2] (0.67ns)   --->   "%accum_load_7 = load i3 %accum_addr_7" [reduce.cpp:57]   --->   Operation 137 'load' 'accum_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 54 <SV = 53> <Delay = 3.45>
ST_54 : Operation 138 [1/8] (3.45ns)   --->   "%add3 = fadd i32 %add2, i32 %accum_load_6" [reduce.cpp:57]   --->   Operation 138 'fadd' 'add3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 139 [1/2] (0.67ns)   --->   "%accum_load_7 = load i3 %accum_addr_7" [reduce.cpp:57]   --->   Operation 139 'load' 'accum_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 55 <SV = 54> <Delay = 3.85>
ST_55 : Operation 140 [8/8] (3.85ns)   --->   "%add4 = fadd i32 %add3, i32 %accum_load_7" [reduce.cpp:57]   --->   Operation 140 'fadd' 'add4' <Predicate = true> <Delay = 3.85> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.45>
ST_56 : Operation 141 [7/8] (3.45ns)   --->   "%add4 = fadd i32 %add3, i32 %accum_load_7" [reduce.cpp:57]   --->   Operation 141 'fadd' 'add4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.45>
ST_57 : Operation 142 [6/8] (3.45ns)   --->   "%add4 = fadd i32 %add3, i32 %accum_load_7" [reduce.cpp:57]   --->   Operation 142 'fadd' 'add4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.45>
ST_58 : Operation 143 [5/8] (3.45ns)   --->   "%add4 = fadd i32 %add3, i32 %accum_load_7" [reduce.cpp:57]   --->   Operation 143 'fadd' 'add4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.45>
ST_59 : Operation 144 [4/8] (3.45ns)   --->   "%add4 = fadd i32 %add3, i32 %accum_load_7" [reduce.cpp:57]   --->   Operation 144 'fadd' 'add4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.45>
ST_60 : Operation 145 [3/8] (3.45ns)   --->   "%add4 = fadd i32 %add3, i32 %accum_load_7" [reduce.cpp:57]   --->   Operation 145 'fadd' 'add4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.45>
ST_61 : Operation 146 [2/8] (3.45ns)   --->   "%add4 = fadd i32 %add3, i32 %accum_load_7" [reduce.cpp:57]   --->   Operation 146 'fadd' 'add4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.45>
ST_62 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 148 [1/8] (3.45ns)   --->   "%add4 = fadd i32 %add3, i32 %accum_load_7" [reduce.cpp:57]   --->   Operation 148 'fadd' 'add4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln57 = ret i32 %add4" [reduce.cpp:57]   --->   Operation 149 'ret' 'ret_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
accum             (alloca       ) [ 001111111111111111111111111111111111111111111111111111000000000]
call_ln0          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000]
call_ln0          (call         ) [ 000000000000000000000000000000000000000000000000000000000000000]
accum_addr        (getelementptr) [ 000000100000000000000000000000000000000000000000000000000000000]
accum_addr_1      (getelementptr) [ 000000100000000000000000000000000000000000000000000000000000000]
accum_load        (load         ) [ 000000011111111000000000000000000000000000000000000000000000000]
accum_load_1      (load         ) [ 000000011111111000000000000000000000000000000000000000000000000]
accum_addr_2      (getelementptr) [ 000000000000001000000000000000000000000000000000000000000000000]
add5              (fadd         ) [ 000000000000000111111110000000000000000000000000000000000000000]
accum_load_2      (load         ) [ 000000000000000111111110000000000000000000000000000000000000000]
accum_addr_3      (getelementptr) [ 000000000000000000000010000000000000000000000000000000000000000]
add7              (fadd         ) [ 000000000000000000000001111111100000000000000000000000000000000]
accum_load_3      (load         ) [ 000000000000000000000001111111100000000000000000000000000000000]
accum_addr_4      (getelementptr) [ 000000000000000000000000000000100000000000000000000000000000000]
add9              (fadd         ) [ 000000000000000000000000000000011111111000000000000000000000000]
accum_load_4      (load         ) [ 000000000000000000000000000000011111111000000000000000000000000]
accum_addr_5      (getelementptr) [ 000000000000000000000000000000000000001000000000000000000000000]
add1              (fadd         ) [ 000000000000000000000000000000000000000111111110000000000000000]
accum_load_5      (load         ) [ 000000000000000000000000000000000000000111111110000000000000000]
accum_addr_6      (getelementptr) [ 000000000000000000000000000000000000000000000010000000000000000]
add2              (fadd         ) [ 000000000000000000000000000000000000000000000001111111100000000]
accum_load_6      (load         ) [ 000000000000000000000000000000000000000000000001111111100000000]
accum_addr_7      (getelementptr) [ 000000000000000000000000000000000000000000000000000000100000000]
add3              (fadd         ) [ 000000000000000000000000000000000000000000000000000000011111111]
accum_load_7      (load         ) [ 000000000000000000000000000000000000000000000000000000011111111]
specinterface_ln0 (specinterface) [ 000000000000000000000000000000000000000000000000000000000000000]
add4              (fadd         ) [ 000000000000000000000000000000000000000000000000000000000000000]
ret_ln57          (ret          ) [ 000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce_accum8_ii_is_1_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reduce_accum8_ii_is_1_Pipeline_accum8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="accum_alloca_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="accum_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="1" slack="0"/>
<pin id="40" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_addr/5 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="3" slack="0"/>
<pin id="45" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="0"/>
<pin id="48" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="49" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="50" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="32" slack="1"/>
<pin id="51" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_load/5 accum_load_1/5 accum_load_2/13 accum_load_3/21 accum_load_4/29 accum_load_5/37 accum_load_6/45 accum_load_7/53 "/>
</bind>
</comp>

<comp id="53" class="1004" name="accum_addr_1_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="1" slack="0"/>
<pin id="57" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_addr_1/5 "/>
</bind>
</comp>

<comp id="61" class="1004" name="accum_addr_2_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="3" slack="0"/>
<pin id="65" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_addr_2/13 "/>
</bind>
</comp>

<comp id="69" class="1004" name="accum_addr_3_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="3" slack="0"/>
<pin id="73" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_addr_3/21 "/>
</bind>
</comp>

<comp id="77" class="1004" name="accum_addr_4_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="4" slack="0"/>
<pin id="81" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_addr_4/29 "/>
</bind>
</comp>

<comp id="85" class="1004" name="accum_addr_5_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_addr_5/37 "/>
</bind>
</comp>

<comp id="93" class="1004" name="accum_addr_6_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_addr_6/45 "/>
</bind>
</comp>

<comp id="101" class="1004" name="accum_addr_7_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="accum_addr_7/53 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_reduce_accum8_ii_is_1_Pipeline_1_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_reduce_accum8_ii_is_1_Pipeline_accum8_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add5/7 add7/15 add9/23 add1/31 add2/39 add3/47 add4/55 add/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_load accum_load_2 accum_load_3 accum_load_4 accum_load_5 accum_load_6 accum_load_7 "/>
</bind>
</comp>

<comp id="133" class="1005" name="reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add5 add7 add9 add1 add2 add3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="accum_addr_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="1"/>
<pin id="140" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="accum_addr "/>
</bind>
</comp>

<comp id="143" class="1005" name="accum_addr_1_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="3" slack="1"/>
<pin id="145" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="accum_addr_1 "/>
</bind>
</comp>

<comp id="148" class="1005" name="accum_load_1_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_load_1 "/>
</bind>
</comp>

<comp id="153" class="1005" name="accum_addr_2_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="1"/>
<pin id="155" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="accum_addr_2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="accum_addr_3_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="1"/>
<pin id="160" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="accum_addr_3 "/>
</bind>
</comp>

<comp id="163" class="1005" name="accum_addr_4_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="1"/>
<pin id="165" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="accum_addr_4 "/>
</bind>
</comp>

<comp id="168" class="1005" name="accum_addr_5_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="1"/>
<pin id="170" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="accum_addr_5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="accum_addr_6_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="1"/>
<pin id="175" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="accum_addr_6 "/>
</bind>
</comp>

<comp id="178" class="1005" name="accum_addr_7_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="1"/>
<pin id="180" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="accum_addr_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="2" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="8" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="52"><net_src comp="36" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="53" pin=2"/></net>

<net id="60"><net_src comp="53" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="61" pin=2"/></net>

<net id="68"><net_src comp="61" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="76"><net_src comp="69" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="84"><net_src comp="77" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="92"><net_src comp="85" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="100"><net_src comp="93" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="108"><net_src comp="101" pin="3"/><net_sink comp="43" pin=2"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="32" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="129"><net_src comp="43" pin="7"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="43" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="126" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="136"><net_src comp="122" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="141"><net_src comp="36" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="146"><net_src comp="53" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="151"><net_src comp="43" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="156"><net_src comp="61" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="161"><net_src comp="69" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="166"><net_src comp="77" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="171"><net_src comp="85" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="176"><net_src comp="93" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="181"><net_src comp="101" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="43" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {}
 - Input state : 
	Port: reduce_accum8_ii_is_1 : A | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
		accum_load : 1
		accum_load_1 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		accum_load_2 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		accum_load_3 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
		accum_load_4 : 1
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		accum_load_5 : 1
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
		accum_load_6 : 1
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
		accum_load_7 : 1
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
		ret_ln57 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|---------|
| Operation|                  Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   call   |    grp_reduce_accum8_ii_is_1_Pipeline_1_fu_109   |    0    |    0    |    4    |    21   |
|          | grp_reduce_accum8_ii_is_1_Pipeline_accum8_fu_115 |    2    |  1.281  |   449   |   295   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                    grp_fu_122                    |    2    |    0    |   296   |   239   |
|----------|--------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                  |    4    |  1.281  |   749   |   555   |
|----------|--------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|accum|    0   |   64   |    4   |    0   |
+-----+--------+--------+--------+--------+
|Total|    0   |   64   |    4   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|accum_addr_1_reg_143|    3   |
|accum_addr_2_reg_153|    3   |
|accum_addr_3_reg_158|    3   |
|accum_addr_4_reg_163|    3   |
|accum_addr_5_reg_168|    3   |
|accum_addr_6_reg_173|    3   |
|accum_addr_7_reg_178|    3   |
| accum_addr_reg_138 |    3   |
|accum_load_1_reg_148|   32   |
|       reg_126      |   32   |
|       reg_133      |   32   |
+--------------------+--------+
|        Total       |   120  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   8  |   3  |   24   ||    43   |
| grp_access_fu_43 |  p2  |   8  |   0  |    0   ||    43   |
|    grp_fu_122    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_122    |  p1  |   2  |  32  |   64   ||    9    |
|      reg_126     |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   216  ||  2.723  ||   113   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    1   |   749  |   555  |    -   |
|   Memory  |    0   |    -   |    -   |   64   |    4   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   113  |    -   |
|  Register |    -   |    -   |    -   |   120  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |    4   |   933  |   672  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
