
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.044957    0.005508    1.471403 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016542    0.290500    0.275933    1.747336 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.290501    0.000391    1.747727 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.009186    0.141384    0.230066    1.977793 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.141384    0.000616    1.978409 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004917    0.131369    0.188840    2.167249 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.131369    0.000312    2.167561 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003067    0.078532    0.121338    2.288898 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.078532    0.000121    2.289020 v _273_/A (sg13g2_nor2_1)
     1    0.004719    0.101307    0.119525    2.408544 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.101308    0.000334    2.408878 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004925    0.095544    0.121529    2.530408 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.095544    0.000338    2.530746 v output15/A (sg13g2_buf_2)
     1    0.053997    0.150145    0.243273    2.774018 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.150167    0.001826    2.775844 v sine_out[1] (out)
                                              2.775844   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.775844   data arrival time
---------------------------------------------------------------------------------------------
                                              1.024156   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.044957    0.005508    1.471403 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016542    0.290500    0.275933    1.747336 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.290501    0.000391    1.747727 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.009186    0.141384    0.230066    1.977793 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.141388    0.000963    1.978756 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003364    0.117720    0.159648    2.138404 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.117720    0.000244    2.138649 ^ _239_/B (sg13g2_and3_1)
     1    0.003131    0.051506    0.211919    2.350567 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.051506    0.000125    2.350692 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005929    0.124906    0.124132    2.474824 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.124907    0.000743    2.475567 v output4/A (sg13g2_buf_2)
     1    0.054168    0.150863    0.257048    2.732615 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.150889    0.001955    2.734571 v sine_out[0] (out)
                                              2.734571   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.734571   data arrival time
---------------------------------------------------------------------------------------------
                                              1.065430   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.044957    0.005508    1.471403 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016542    0.290500    0.275933    1.747336 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.290504    0.000836    1.748171 ^ _147_/B (sg13g2_nand2_1)
     2    0.010824    0.146378    0.219299    1.967471 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.146387    0.001266    1.968737 v _275_/B (sg13g2_nor2_1)
     1    0.006055    0.120524    0.144249    2.112986 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.120524    0.000392    2.113378 ^ output30/A (sg13g2_buf_2)
     1    0.054544    0.181967    0.264392    2.377770 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.181984    0.001822    2.379591 ^ sine_out[3] (out)
                                              2.379591   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.379591   data arrival time
---------------------------------------------------------------------------------------------
                                              1.420408   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.044957    0.005508    1.471403 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016542    0.290500    0.275933    1.747336 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.290504    0.000870    1.748206 ^ _185_/B (sg13g2_nor2_2)
     5    0.016893    0.110197    0.161244    1.909450 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.110201    0.000753    1.910203 v _189_/A2 (sg13g2_o21ai_1)
     1    0.006676    0.155589    0.184573    2.094776 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.155596    0.000495    2.095271 ^ output29/A (sg13g2_buf_2)
     1    0.055245    0.183753    0.280102    2.375374 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.183961    0.004174    2.379547 ^ sine_out[32] (out)
                                              2.379547   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.379547   data arrival time
---------------------------------------------------------------------------------------------
                                              1.420453   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.044957    0.005508    1.471403 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016542    0.290500    0.275933    1.747336 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.290504    0.000870    1.748206 ^ _185_/B (sg13g2_nor2_2)
     5    0.016893    0.110197    0.161244    1.909450 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.110198    0.000420    1.909870 v _186_/A2 (sg13g2_a21oi_1)
     1    0.007821    0.142514    0.183841    2.093711 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.142515    0.000593    2.094303 ^ output27/A (sg13g2_buf_2)
     1    0.054943    0.182734    0.273691    2.367994 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.182933    0.004034    2.372028 ^ sine_out[30] (out)
                                              2.372028   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.372028   data arrival time
---------------------------------------------------------------------------------------------
                                              1.427972   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002751    0.036204    0.260359    0.455014 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036204    0.000105    0.455118 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009025    0.089876    0.593091    1.048209 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.089876    0.000379    1.048589 ^ fanout75/A (sg13g2_buf_8)
     5    0.034373    0.047868    0.143260    1.191849 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048044    0.002686    1.194535 ^ fanout74/A (sg13g2_buf_8)
     5    0.027625    0.042091    0.115934    1.310469 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.042115    0.001682    1.312151 ^ fanout73/A (sg13g2_buf_8)
     8    0.035336    0.046790    0.115962    1.428112 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.047610    0.004868    1.432981 ^ _137_/B (sg13g2_nand3_1)
     5    0.023199    0.341275    0.317171    1.750151 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.341280    0.001106    1.751257 v _138_/B (sg13g2_nor2_1)
     2    0.009228    0.188958    0.231877    1.983134 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.188958    0.000274    1.983409 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003414    0.081541    0.151129    2.134538 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.081541    0.000247    2.134784 v output8/A (sg13g2_buf_2)
     1    0.052387    0.146052    0.232937    2.367722 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.146068    0.001576    2.369298 v sine_out[13] (out)
                                              2.369298   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.369298   data arrival time
---------------------------------------------------------------------------------------------
                                              1.430702   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.044361    0.003214    1.469109 v _141_/A (sg13g2_or2_1)
     3    0.015124    0.101746    0.217747    1.686856 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.101747    0.000510    1.687366 v _173_/A2 (sg13g2_o21ai_1)
     2    0.009448    0.192141    0.211733    1.899099 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.192141    0.000566    1.899665 ^ _174_/B (sg13g2_nand2_1)
     1    0.004523    0.078254    0.138348    2.038013 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.078255    0.000345    2.038357 v _175_/B (sg13g2_nand2_1)
     1    0.006329    0.065950    0.087791    2.126149 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.065950    0.000408    2.126557 ^ output22/A (sg13g2_buf_2)
     1    0.052852    0.176755    0.231215    2.357772 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.176874    0.003769    2.361541 ^ sine_out[26] (out)
                                              2.361541   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.361541   data arrival time
---------------------------------------------------------------------------------------------
                                              1.438459   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.044957    0.005508    1.471403 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016542    0.290500    0.275933    1.747336 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.290504    0.000870    1.748206 ^ _185_/B (sg13g2_nor2_2)
     5    0.016893    0.110197    0.161244    1.909450 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.110198    0.000414    1.909864 v _278_/B (sg13g2_nor2_1)
     1    0.009315    0.151937    0.164273    2.074137 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.151948    0.001021    2.075158 ^ output33/A (sg13g2_buf_2)
     1    0.052935    0.176626    0.273659    2.348816 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.176804    0.003710    2.352526 ^ sine_out[6] (out)
                                              2.352526   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.352526   data arrival time
---------------------------------------------------------------------------------------------
                                              1.447474   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002751    0.036204    0.260359    0.455014 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036204    0.000105    0.455118 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009025    0.089876    0.593091    1.048209 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.089876    0.000379    1.048589 ^ fanout75/A (sg13g2_buf_8)
     5    0.034373    0.047868    0.143260    1.191849 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048044    0.002686    1.194535 ^ fanout74/A (sg13g2_buf_8)
     5    0.027625    0.042091    0.115934    1.310469 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.042115    0.001682    1.312151 ^ fanout73/A (sg13g2_buf_8)
     8    0.035336    0.046790    0.115962    1.428112 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.047610    0.004868    1.432981 ^ _137_/B (sg13g2_nand3_1)
     5    0.023199    0.341275    0.317171    1.750151 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.341280    0.001106    1.751257 v _138_/B (sg13g2_nor2_1)
     2    0.009228    0.188958    0.231877    1.983134 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.188958    0.000447    1.983581 ^ _279_/B (sg13g2_nor2_1)
     1    0.006234    0.072158    0.110939    2.094520 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.072164    0.000689    2.095209 v output34/A (sg13g2_buf_2)
     1    0.053163    0.147573    0.227738    2.322947 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.147774    0.003904    2.326851 v sine_out[7] (out)
                                              2.326851   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.326851   data arrival time
---------------------------------------------------------------------------------------------
                                              1.473149   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002751    0.036204    0.260359    0.455014 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036204    0.000105    0.455118 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009025    0.089876    0.593091    1.048209 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.089876    0.000379    1.048589 ^ fanout75/A (sg13g2_buf_8)
     5    0.034373    0.047868    0.143260    1.191849 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048044    0.002686    1.194535 ^ fanout74/A (sg13g2_buf_8)
     5    0.027625    0.042091    0.115934    1.310469 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.042115    0.001682    1.312151 ^ fanout73/A (sg13g2_buf_8)
     8    0.035336    0.046790    0.115962    1.428112 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.047610    0.004868    1.432981 ^ _137_/B (sg13g2_nand3_1)
     5    0.023199    0.341275    0.317171    1.750151 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.341282    0.001286    1.751438 v _156_/B (sg13g2_nand2b_1)
     2    0.009067    0.131983    0.189137    1.940575 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.131985    0.000796    1.941372 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.006365    0.091745    0.140036    2.081407 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.091746    0.000412    2.081819 v output23/A (sg13g2_buf_2)
     1    0.052936    0.147074    0.238036    2.319855 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.147180    0.003597    2.323452 v sine_out[27] (out)
                                              2.323452   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.323452   data arrival time
---------------------------------------------------------------------------------------------
                                              1.476548   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.044957    0.005508    1.471403 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016542    0.290500    0.275933    1.747336 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.290504    0.000836    1.748171 ^ _147_/B (sg13g2_nand2_1)
     2    0.010824    0.146378    0.219299    1.967471 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.146387    0.001256    1.968727 v _149_/B (sg13g2_nand2_1)
     1    0.006087    0.077414    0.112352    2.081079 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.077417    0.000774    2.081852 ^ output10/A (sg13g2_buf_2)
     1    0.051687    0.172855    0.236877    2.318729 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.172862    0.001282    2.320011 ^ sine_out[15] (out)
                                              2.320011   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.320011   data arrival time
---------------------------------------------------------------------------------------------
                                              1.479989   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002751    0.036204    0.260359    0.455014 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036204    0.000105    0.455118 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009025    0.089876    0.593091    1.048209 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.089876    0.000379    1.048589 ^ fanout75/A (sg13g2_buf_8)
     5    0.034373    0.047868    0.143260    1.191849 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048044    0.002686    1.194535 ^ fanout74/A (sg13g2_buf_8)
     5    0.027625    0.042091    0.115934    1.310469 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.042115    0.001682    1.312151 ^ fanout73/A (sg13g2_buf_8)
     8    0.035336    0.046790    0.115962    1.428112 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.047610    0.004868    1.432981 ^ _137_/B (sg13g2_nand3_1)
     5    0.023199    0.341275    0.317171    1.750151 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.341282    0.001286    1.751438 v _156_/B (sg13g2_nand2b_1)
     2    0.009067    0.131983    0.189137    1.940575 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.131985    0.000740    1.941315 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004477    0.082925    0.139608    2.080923 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.082925    0.000294    2.081217 v output13/A (sg13g2_buf_2)
     1    0.051669    0.144262    0.232384    2.313601 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.144276    0.001509    2.315110 v sine_out[18] (out)
                                              2.315110   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.315110   data arrival time
---------------------------------------------------------------------------------------------
                                              1.484890   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045100    0.005937    1.471832 v _140_/A (sg13g2_nor2_2)
     5    0.022387    0.166341    0.167803    1.639635 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.166359    0.001432    1.641067 ^ _152_/B (sg13g2_nor2_2)
     4    0.017672    0.086194    0.127001    1.768068 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.086216    0.001260    1.769328 v _155_/B1 (sg13g2_a221oi_1)
     1    0.005670    0.208956    0.237309    2.006637 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.208956    0.000362    2.007000 ^ output12/A (sg13g2_buf_2)
     1    0.051658    0.173713    0.294663    2.301663 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.173723    0.001491    2.303154 ^ sine_out[17] (out)
                                              2.303154   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.303154   data arrival time
---------------------------------------------------------------------------------------------
                                              1.496846   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045100    0.005937    1.471832 v _140_/A (sg13g2_nor2_2)
     5    0.022387    0.166341    0.167803    1.639635 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.166367    0.001716    1.641351 ^ _144_/A (sg13g2_nand2_1)
     2    0.009918    0.129407    0.164518    1.805869 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.129467    0.001214    1.807083 v _212_/B (sg13g2_nor2_1)
     2    0.011439    0.179945    0.192021    1.999103 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.179945    0.000302    1.999405 ^ output26/A (sg13g2_buf_2)
     1    0.052988    0.177578    0.287059    2.286464 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.177592    0.001670    2.288134 ^ sine_out[2] (out)
                                              2.288134   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.288134   data arrival time
---------------------------------------------------------------------------------------------
                                              1.511866   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002751    0.036204    0.260359    0.455014 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036204    0.000105    0.455118 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009025    0.089876    0.593091    1.048209 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.089876    0.000379    1.048589 ^ fanout75/A (sg13g2_buf_8)
     5    0.034373    0.047868    0.143260    1.191849 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048044    0.002686    1.194535 ^ fanout74/A (sg13g2_buf_8)
     5    0.027625    0.042091    0.115934    1.310469 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.042113    0.001606    1.312074 ^ _132_/A (sg13g2_nand2_2)
     4    0.019202    0.110967    0.114938    1.427012 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.111030    0.002165    1.429178 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023559    0.391608    0.370534    1.799712 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.391626    0.002157    1.801870 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004269    0.114696    0.212237    2.014107 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.114697    0.000273    2.014380 v output17/A (sg13g2_buf_2)
     1    0.051801    0.144826    0.248213    2.262593 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.144842    0.001558    2.264151 v sine_out[21] (out)
                                              2.264151   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.264151   data arrival time
---------------------------------------------------------------------------------------------
                                              1.535849   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002751    0.036204    0.260359    0.455014 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036204    0.000105    0.455118 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009025    0.089876    0.593091    1.048209 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.089876    0.000379    1.048589 ^ fanout75/A (sg13g2_buf_8)
     5    0.034373    0.047868    0.143260    1.191849 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048044    0.002686    1.194535 ^ fanout74/A (sg13g2_buf_8)
     5    0.027625    0.042091    0.115934    1.310469 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.042113    0.001606    1.312074 ^ _132_/A (sg13g2_nand2_2)
     4    0.019202    0.110967    0.114938    1.427012 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.111030    0.002165    1.429178 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023559    0.391608    0.370534    1.799712 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.391627    0.002201    1.801913 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.003739    0.128090    0.196108    1.998021 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.128090    0.000240    1.998261 v output25/A (sg13g2_buf_2)
     1    0.054840    0.152118    0.258385    2.256646 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.152245    0.003981    2.260627 v sine_out[29] (out)
                                              2.260627   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.260627   data arrival time
---------------------------------------------------------------------------------------------
                                              1.539373   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002751    0.036204    0.260359    0.455014 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036204    0.000105    0.455118 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009025    0.089876    0.593091    1.048209 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.089876    0.000379    1.048589 ^ fanout75/A (sg13g2_buf_8)
     5    0.034373    0.047868    0.143260    1.191849 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048044    0.002686    1.194535 ^ fanout74/A (sg13g2_buf_8)
     5    0.027625    0.042091    0.115934    1.310469 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.042113    0.001606    1.312074 ^ _132_/A (sg13g2_nand2_2)
     4    0.019202    0.110967    0.114938    1.427012 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.111030    0.002165    1.429178 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023559    0.391608    0.370534    1.799712 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.391613    0.001153    1.800865 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003376    0.107695    0.203816    2.004681 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.107695    0.000132    2.004813 v output5/A (sg13g2_buf_2)
     1    0.052823    0.146919    0.245509    2.250322 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.147028    0.003638    2.253959 v sine_out[10] (out)
                                              2.253959   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.253959   data arrival time
---------------------------------------------------------------------------------------------
                                              1.546040   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002751    0.036204    0.260359    0.455014 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036204    0.000105    0.455118 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009025    0.089876    0.593091    1.048209 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.089876    0.000379    1.048589 ^ fanout75/A (sg13g2_buf_8)
     5    0.034373    0.047868    0.143260    1.191849 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048044    0.002686    1.194535 ^ fanout74/A (sg13g2_buf_8)
     5    0.027625    0.042091    0.115934    1.310469 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.042115    0.001682    1.312151 ^ fanout73/A (sg13g2_buf_8)
     8    0.035336    0.046790    0.115962    1.428112 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.047610    0.004868    1.432981 ^ _137_/B (sg13g2_nand3_1)
     5    0.023199    0.341275    0.317171    1.750151 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.341277    0.000715    1.750866 v _166_/A (sg13g2_nor2_1)
     1    0.003064    0.103526    0.168980    1.919846 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.103526    0.000122    1.919968 ^ _167_/B (sg13g2_nor2_1)
     1    0.005751    0.059052    0.083663    2.003631 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.059054    0.000556    2.004187 v output19/A (sg13g2_buf_2)
     1    0.052658    0.146261    0.219955    2.224143 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.146445    0.003676    2.227819 v sine_out[23] (out)
                                              2.227819   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.227819   data arrival time
---------------------------------------------------------------------------------------------
                                              1.572181   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.044957    0.005508    1.471403 v _146_/A1 (sg13g2_o21ai_1)
     4    0.016542    0.290500    0.275933    1.747336 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.290503    0.000817    1.748153 ^ _171_/A (sg13g2_nand2_1)
     1    0.003790    0.101044    0.141772    1.889925 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.101044    0.000267    1.890192 v _172_/B (sg13g2_nand2_1)
     1    0.006423    0.070120    0.098288    1.988480 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.070121    0.000400    1.988880 ^ output21/A (sg13g2_buf_2)
     1    0.053004    0.176399    0.234151    2.223031 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.176562    0.003490    2.226521 ^ sine_out[25] (out)
                                              2.226521   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.226521   data arrival time
---------------------------------------------------------------------------------------------
                                              1.573479   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.044810    0.005029    1.470924 v _158_/B (sg13g2_nor2_1)
     3    0.015027    0.214762    0.192756    1.663680 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.214766    0.000746    1.664426 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003670    0.094272    0.160644    1.825070 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.094274    0.000261    1.825331 v _160_/B (sg13g2_nor2_1)
     1    0.006858    0.120597    0.135501    1.960832 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.120645    0.000705    1.961537 ^ output14/A (sg13g2_buf_2)
     1    0.051861    0.173633    0.258771    2.220308 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.173644    0.001529    2.221837 ^ sine_out[19] (out)
                                              2.221837   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.221837   data arrival time
---------------------------------------------------------------------------------------------
                                              1.578163   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002751    0.036204    0.260359    0.455014 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036204    0.000105    0.455118 ^ hold4/A (sg13g2_dlygate4sd3_1)
     1    0.009025    0.089876    0.593091    1.048209 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.089876    0.000379    1.048589 ^ fanout75/A (sg13g2_buf_8)
     5    0.034373    0.047868    0.143260    1.191849 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.048044    0.002686    1.194535 ^ fanout74/A (sg13g2_buf_8)
     5    0.027625    0.042091    0.115934    1.310469 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.042113    0.001606    1.312074 ^ _132_/A (sg13g2_nand2_2)
     4    0.019202    0.110967    0.114938    1.427012 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.111030    0.002165    1.429178 v _163_/A2 (sg13g2_o21ai_1)
     4    0.023559    0.391608    0.370534    1.799712 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.391618    0.001572    1.801284 ^ _276_/B (sg13g2_nor2_1)
     1    0.007108    0.111346    0.161020    1.962304 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.111347    0.000513    1.962817 v output31/A (sg13g2_buf_2)
     1    0.054090    0.150096    0.249434    2.212250 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.150213    0.003788    2.216038 v sine_out[4] (out)
                                              2.216038   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.216038   data arrival time
---------------------------------------------------------------------------------------------
                                              1.583962   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045100    0.005937    1.471832 v _140_/A (sg13g2_nor2_2)
     5    0.022387    0.166341    0.167803    1.639635 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.166367    0.001716    1.641351 ^ _144_/A (sg13g2_nand2_1)
     2    0.009918    0.129407    0.164518    1.805869 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.129462    0.001017    1.806885 v _145_/B (sg13g2_nand2_1)
     1    0.007445    0.081938    0.113736    1.920621 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.081941    0.000638    1.921259 ^ output9/A (sg13g2_buf_2)
     1    0.051733    0.173039    0.239399    2.160659 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.173050    0.001527    2.162186 ^ sine_out[14] (out)
                                              2.162186   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.162186   data arrival time
---------------------------------------------------------------------------------------------
                                              1.637814   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045100    0.005937    1.471832 v _140_/A (sg13g2_nor2_2)
     5    0.022387    0.166341    0.167803    1.639635 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.166359    0.001432    1.641067 ^ _152_/B (sg13g2_nor2_2)
     4    0.017672    0.086194    0.127001    1.768068 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.086203    0.000870    1.768938 v _277_/B (sg13g2_nor2_1)
     1    0.006457    0.115579    0.128693    1.897630 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.115579    0.000472    1.898102 ^ output32/A (sg13g2_buf_2)
     1    0.052610    0.175351    0.256739    2.154841 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.175529    0.003704    2.158545 ^ sine_out[5] (out)
                                              2.158545   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.158545   data arrival time
---------------------------------------------------------------------------------------------
                                              1.641455   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045100    0.005937    1.471832 v _140_/A (sg13g2_nor2_2)
     5    0.022387    0.166341    0.167803    1.639635 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.166359    0.001432    1.641067 ^ _152_/B (sg13g2_nor2_2)
     4    0.017672    0.086194    0.127001    1.768068 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.086203    0.000851    1.768919 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003621    0.103823    0.135252    1.904172 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.103824    0.000270    1.904442 ^ output6/A (sg13g2_buf_2)
     1    0.052046    0.173521    0.250321    2.154763 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.173693    0.003602    2.158365 ^ sine_out[11] (out)
                                              2.158365   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.158365   data arrival time
---------------------------------------------------------------------------------------------
                                              1.641634   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045100    0.005937    1.471832 v _140_/A (sg13g2_nor2_2)
     5    0.022387    0.166341    0.167803    1.639635 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.166359    0.001432    1.641067 ^ _152_/B (sg13g2_nor2_2)
     4    0.017672    0.086194    0.127001    1.768068 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.086210    0.001100    1.769168 v _165_/A2 (sg13g2_a21oi_1)
     1    0.003839    0.090695    0.137289    1.906457 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.090695    0.000265    1.906722 ^ output18/A (sg13g2_buf_2)
     1    0.052487    0.174821    0.244699    2.151421 ^ output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.174994    0.003616    2.155037 ^ sine_out[22] (out)
                                              2.155037   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.155037   data arrival time
---------------------------------------------------------------------------------------------
                                              1.644963   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045100    0.005937    1.471832 v _140_/A (sg13g2_nor2_2)
     5    0.022387    0.166341    0.167803    1.639635 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.166350    0.001040    1.640675 ^ _169_/A (sg13g2_nand2_1)
     1    0.003296    0.076263    0.109796    1.750471 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.076263    0.000130    1.750601 v _170_/B (sg13g2_nand2_1)
     1    0.006922    0.068870    0.089620    1.840221 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.068875    0.000570    1.840791 ^ output20/A (sg13g2_buf_2)
     1    0.052331    0.174309    0.231871    2.072661 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.174481    0.003613    2.076274 ^ sine_out[24] (out)
                                              2.076274   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -2.076274   data arrival time
---------------------------------------------------------------------------------------------
                                              1.723726   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045100    0.005937    1.471832 v _140_/A (sg13g2_nor2_2)
     5    0.022387    0.166341    0.167803    1.639635 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.166367    0.001716    1.641351 ^ _144_/A (sg13g2_nand2_1)
     2    0.009918    0.129407    0.164518    1.805869 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.129467    0.001214    1.807083 v _212_/B (sg13g2_nor2_1)
     2    0.011439    0.179945    0.192021    1.999103 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.179950    0.000830    1.999934 ^ _213_/C (sg13g2_nand3_1)
     2    0.010988    0.188546    0.251017    2.250951 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.188547    0.000924    2.251875 v _214_/B (sg13g2_xnor2_1)
     1    0.002295    0.059366    0.188932    2.440807 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.059366    0.000140    2.440947 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001576    0.052770    0.595320    3.036267 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.052770    0.000060    3.036327 v _300_/D (sg13g2_dfrbpq_1)
                                              3.036327   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017230    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    5.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    5.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    5.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    5.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037606    0.001175    5.194743 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.994742   clock uncertainty
                                  0.000000    4.994742   clock reconvergence pessimism
                                 -0.187466    4.807276   library setup time
                                              4.807276   data required time
---------------------------------------------------------------------------------------------
                                              4.807276   data required time
                                             -3.036327   data arrival time
---------------------------------------------------------------------------------------------
                                              1.770949   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044587    0.003359    1.222516 v _178_/A2 (sg13g2_a21oi_1)
     1    0.003097    0.081778    0.111796    1.334312 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.081778    0.000123    1.334435 ^ _179_/B (sg13g2_nand2_1)
     2    0.010231    0.123161    0.143575    1.478011 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.123211    0.000915    1.478926 v _281_/B (sg13g2_nor2_1)
     1    0.006312    0.119301    0.139428    1.618354 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.119306    0.000840    1.619194 ^ output35/A (sg13g2_buf_2)
     1    0.053168    0.177683    0.260949    1.880143 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.177696    0.001660    1.881803 ^ sine_out[8] (out)
                                              1.881803   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.881803   data arrival time
---------------------------------------------------------------------------------------------
                                              1.918197   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044587    0.003359    1.222516 v _178_/A2 (sg13g2_a21oi_1)
     1    0.003097    0.081778    0.111796    1.334312 ^ _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.081778    0.000123    1.334435 ^ _179_/B (sg13g2_nand2_1)
     2    0.010231    0.123161    0.143575    1.478011 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.123207    0.000678    1.478688 v _180_/B (sg13g2_nand2_1)
     1    0.004060    0.062475    0.093753    1.572441 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.062475    0.000157    1.572598 ^ output24/A (sg13g2_buf_2)
     1    0.053512    0.178547    0.232041    1.804638 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.178628    0.001727    1.806365 ^ sine_out[28] (out)
                                              1.806365   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.806365   data arrival time
---------------------------------------------------------------------------------------------
                                              1.993635   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037606    0.001163    0.194731 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004420    0.038251    0.265159    0.459890 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.038251    0.000288    0.460178 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.008714    0.085417    0.623305    1.083483 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.085417    0.000364    1.083846 v fanout54/A (sg13g2_buf_8)
     8    0.037114    0.046220    0.148384    1.232230 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.046338    0.002595    1.234825 v _191_/B (sg13g2_xnor2_1)
     2    0.010570    0.128228    0.186430    1.421255 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.128228    0.000303    1.421558 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011014    0.217144    0.239738    1.661296 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.217150    0.000892    1.662188 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009391    0.143132    0.201211    1.863399 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.143132    0.000511    1.863909 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010051    0.202051    0.245871    2.109781 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.202118    0.000576    2.110357 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009733    0.136048    0.204903    2.315260 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.136048    0.000294    2.315554 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006764    0.160674    0.195689    2.511243 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.160674    0.000285    2.511528 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001781    0.084174    0.177835    2.689363 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.084174    0.000068    2.689431 ^ _299_/D (sg13g2_dfrbpq_1)
                                              2.689431   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017230    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    5.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    5.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    5.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    5.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    5.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.992330   clock uncertainty
                                  0.000000    4.992330   clock reconvergence pessimism
                                 -0.214387    4.777944   library setup time
                                              4.777944   data required time
---------------------------------------------------------------------------------------------
                                              4.777944   data required time
                                             -2.689431   data arrival time
---------------------------------------------------------------------------------------------
                                              2.088512   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000451    0.192330 ^ _299_/CLK (sg13g2_dfrbpq_1)
     2    0.012401    0.091697    0.302942    0.495272 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.091698    0.000466    0.495738 ^ fanout58/A (sg13g2_buf_2)
     7    0.029226    0.107216    0.192382    0.688121 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.107244    0.001654    0.689774 ^ fanout57/A (sg13g2_buf_1)
     4    0.025610    0.171282    0.230339    0.920113 ^ fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.171373    0.002011    0.922124 ^ _181_/B (sg13g2_and2_1)
     4    0.017732    0.128886    0.255736    1.177860 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.128890    0.000928    1.178787 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.006831    0.104397    0.126111    1.304898 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.104397    0.000427    1.305325 v output28/A (sg13g2_buf_2)
     1    0.055532    0.154073    0.250128    1.555453 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.154101    0.002054    1.557507 v sine_out[31] (out)
                                              1.557507   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.557507   data arrival time
---------------------------------------------------------------------------------------------
                                              2.242493   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000440    0.192319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013004    0.079135    0.298251    0.490571 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.079137    0.000512    0.491083 v fanout61/A (sg13g2_buf_2)
     5    0.031762    0.099450    0.186967    0.678050 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.099721    0.004006    0.682056 v fanout60/A (sg13g2_buf_8)
     8    0.031083    0.043324    0.152351    0.834407 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.043324    0.000699    0.835106 v _131_/A (sg13g2_or2_1)
     6    0.025862    0.150358    0.264882    1.099988 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.150366    0.001260    1.101249 v _280_/B1 (sg13g2_a21oi_1)
     1    0.004003    0.107953    0.143276    1.244524 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.107953    0.000260    1.244784 ^ output36/A (sg13g2_buf_2)
     1    0.052459    0.174828    0.253043    1.497827 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.175002    0.003647    1.501474 ^ sine_out[9] (out)
                                              1.501474   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.501474   data arrival time
---------------------------------------------------------------------------------------------
                                              2.298526   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037606    0.001163    0.194731 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004420    0.038251    0.265159    0.459890 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.038251    0.000288    0.460178 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.008714    0.085417    0.623305    1.083483 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.085417    0.000364    1.083846 v fanout54/A (sg13g2_buf_8)
     8    0.037114    0.046220    0.148384    1.232230 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.046338    0.002595    1.234825 v _191_/B (sg13g2_xnor2_1)
     2    0.010570    0.128228    0.186430    1.421255 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.128228    0.000303    1.421558 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011014    0.217144    0.239738    1.661296 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.217150    0.000892    1.662188 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009391    0.143132    0.201211    1.863399 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.143132    0.000511    1.863909 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010051    0.202051    0.245871    2.109781 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.202118    0.000576    2.110357 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.009733    0.136048    0.204903    2.315260 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.136048    0.000550    2.315809 v _208_/B (sg13g2_xor2_1)
     1    0.001820    0.076878    0.176999    2.492809 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.076878    0.000067    2.492875 v _298_/D (sg13g2_dfrbpq_1)
                                              2.492875   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017230    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    5.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    5.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    5.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    5.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000441    5.192319 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.992320   clock uncertainty
                                  0.000000    4.992320   clock reconvergence pessimism
                                 -0.199126    4.793193   library setup time
                                              4.793193   data required time
---------------------------------------------------------------------------------------------
                                              4.793193   data required time
                                             -2.492875   data arrival time
---------------------------------------------------------------------------------------------
                                              2.300318   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035470    0.000768    0.192647 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.002971    0.031953    0.258188    0.450834 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.031953    0.000117    0.450951 v fanout70/A (sg13g2_buf_2)
     5    0.028971    0.091189    0.156650    0.607601 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.091280    0.002582    0.610183 v fanout69/A (sg13g2_buf_8)
     8    0.037926    0.046738    0.151890    0.762073 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.046794    0.001635    0.763707 v _125_/A (sg13g2_inv_2)
     3    0.021678    0.079730    0.081681    0.845388 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.079748    0.000993    0.846381 ^ _161_/A (sg13g2_nand2_1)
     3    0.016508    0.173254    0.180526    1.026907 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.173304    0.001113    1.028020 v _162_/A2 (sg13g2_a21oi_1)
     1    0.005837    0.121350    0.187887    1.215907 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.121351    0.000572    1.216479 ^ output16/A (sg13g2_buf_2)
     1    0.051965    0.173960    0.259312    1.475791 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.173971    0.001532    1.477324 ^ sine_out[20] (out)
                                              1.477324   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.477324   data arrival time
---------------------------------------------------------------------------------------------
                                              2.322676   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000444    0.192323 ^ _297_/CLK (sg13g2_dfrbpq_1)
     2    0.010596    0.067363    0.288618    0.480941 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.067363    0.000274    0.481215 v fanout68/A (sg13g2_buf_2)
     6    0.030083    0.094445    0.177449    0.658664 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.094540    0.002689    0.661353 v _142_/A (sg13g2_or2_1)
     7    0.035414    0.197326    0.323040    0.984393 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.197376    0.002995    0.987389 v _148_/A2 (sg13g2_a21oi_1)
     1    0.007667    0.144822    0.212548    1.199937 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.144825    0.000847    1.200784 ^ output11/A (sg13g2_buf_2)
     1    0.051725    0.173395    0.269263    1.470047 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.173406    0.001510    1.471557 ^ sine_out[16] (out)
                                              1.471557   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.471557   data arrival time
---------------------------------------------------------------------------------------------
                                              2.328443   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    0.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    0.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000440    0.192319 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.013004    0.079135    0.298251    0.490571 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.079137    0.000512    0.491083 v fanout61/A (sg13g2_buf_2)
     5    0.031762    0.099450    0.186967    0.678050 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.099721    0.004006    0.682056 v fanout60/A (sg13g2_buf_8)
     8    0.031083    0.043324    0.152351    0.834407 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.043364    0.002228    0.836635 v _130_/A (sg13g2_nor2_1)
     2    0.012174    0.179905    0.173666    1.010301 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.179911    0.000869    1.011170 ^ _284_/A (sg13g2_and2_1)
     1    0.004057    0.051265    0.185129    1.196299 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.051265    0.000264    1.196563 ^ output7/A (sg13g2_buf_2)
     1    0.052413    0.175373    0.221907    1.418470 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.175485    0.003651    1.422121 ^ sine_out[12] (out)
                                              1.422121   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.422121   data arrival time
---------------------------------------------------------------------------------------------
                                              2.377879   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    0.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002785    0.031147    0.258657    0.453312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031147    0.000106    0.453418 v hold4/A (sg13g2_dlygate4sd3_1)
     1    0.008713    0.085406    0.619355    1.072773 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.085406    0.000366    1.073139 v fanout75/A (sg13g2_buf_8)
     5    0.033576    0.044320    0.146019    1.219158 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.044476    0.002618    1.221776 v fanout74/A (sg13g2_buf_8)
     5    0.026598    0.039926    0.120823    1.342599 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.039948    0.001621    1.344221 v fanout73/A (sg13g2_buf_8)
     8    0.034498    0.044028    0.121674    1.465895 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.045100    0.005937    1.471832 v _140_/A (sg13g2_nor2_2)
     5    0.022387    0.166341    0.167803    1.639635 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.166367    0.001716    1.641351 ^ _144_/A (sg13g2_nand2_1)
     2    0.009918    0.129407    0.164518    1.805869 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.129467    0.001214    1.807083 v _212_/B (sg13g2_nor2_1)
     2    0.011439    0.179945    0.192021    1.999103 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.179950    0.000830    1.999934 ^ _213_/C (sg13g2_nand3_1)
     2    0.010988    0.188546    0.251017    2.250951 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.188546    0.000570    2.251522 v _218_/B1 (sg13g2_o21ai_1)
     1    0.002859    0.099436    0.101972    2.353493 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.099436    0.000114    2.353607 ^ _219_/A (sg13g2_inv_1)
     1    0.002699    0.038949    0.063543    2.417150 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.038949    0.000161    2.417311 v _301_/D (sg13g2_dfrbpq_1)
                                              2.417311   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017230    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    5.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    5.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    5.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    5.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037606    0.001163    5.194731 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.994731   clock uncertainty
                                  0.000000    4.994731   clock reconvergence pessimism
                                 -0.181202    4.813529   library setup time
                                              4.813529   data required time
---------------------------------------------------------------------------------------------
                                              4.813529   data required time
                                             -2.417311   data arrival time
---------------------------------------------------------------------------------------------
                                              2.396218   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037606    0.001163    0.194731 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004420    0.038251    0.265159    0.459890 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.038251    0.000288    0.460178 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.008714    0.085417    0.623305    1.083483 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.085417    0.000364    1.083846 v fanout54/A (sg13g2_buf_8)
     8    0.037114    0.046220    0.148384    1.232230 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.046338    0.002595    1.234825 v _191_/B (sg13g2_xnor2_1)
     2    0.010570    0.128228    0.186430    1.421255 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.128228    0.000303    1.421558 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011014    0.217144    0.239738    1.661296 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.217150    0.000892    1.662188 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009391    0.143132    0.201211    1.863399 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.143132    0.000511    1.863909 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010051    0.202051    0.245871    2.109781 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.202119    0.000645    2.110426 ^ _204_/B (sg13g2_xor2_1)
     1    0.001695    0.073236    0.195341    2.305767 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.073236    0.000063    2.305830 ^ _297_/D (sg13g2_dfrbpq_1)
                                              2.305830   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017230    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    5.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    5.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    5.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    5.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035469    0.000445    5.192324 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.992323   clock uncertainty
                                  0.000000    4.992323   clock reconvergence pessimism
                                 -0.209871    4.782453   library setup time
                                              4.782453   data required time
---------------------------------------------------------------------------------------------
                                              4.782453   data required time
                                             -2.305830   data arrival time
---------------------------------------------------------------------------------------------
                                              2.476623   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037606    0.001175    0.194743 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008313    0.056353    0.280656    0.475399 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.056355    0.000420    0.475818 v hold7/A (sg13g2_dlygate4sd3_1)
     1    0.003813    0.062827    0.606100    1.081918 v hold7/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.062827    0.000256    1.082175 v output2/A (sg13g2_buf_2)
     1    0.050717    0.141411    0.219416    1.301591 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.141449    0.002220    1.303811 v sign (out)
                                              1.303811   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -1.303811   data arrival time
---------------------------------------------------------------------------------------------
                                              2.496189   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037606    0.001163    0.194731 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004420    0.038251    0.265159    0.459890 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.038251    0.000288    0.460178 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.008714    0.085417    0.623305    1.083483 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.085417    0.000364    1.083846 v fanout54/A (sg13g2_buf_8)
     8    0.037114    0.046220    0.148384    1.232230 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.046338    0.002595    1.234825 v _191_/B (sg13g2_xnor2_1)
     2    0.010570    0.128228    0.186430    1.421255 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.128228    0.000303    1.421558 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011014    0.217144    0.239738    1.661296 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.217150    0.000892    1.662188 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.009391    0.143132    0.201211    1.863399 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.143132    0.000619    1.864018 v _200_/A (sg13g2_xor2_1)
     1    0.002740    0.082607    0.192293    2.056311 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.082607    0.000190    2.056501 v _296_/D (sg13g2_dfrbpq_1)
                                              2.056501   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017230    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    5.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    5.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036319    0.000829    5.087850 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018478    0.035468    0.104029    5.191879 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.035470    0.000768    5.192647 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.992647   clock uncertainty
                                  0.000000    4.992647   clock reconvergence pessimism
                                 -0.201723    4.790924   library setup time
                                              4.790924   data required time
---------------------------------------------------------------------------------------------
                                              4.790924   data required time
                                             -2.056501   data arrival time
---------------------------------------------------------------------------------------------
                                              2.734423   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037606    0.001163    0.194731 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004420    0.038251    0.265159    0.459890 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.038251    0.000288    0.460178 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.008714    0.085417    0.623305    1.083483 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.085417    0.000364    1.083846 v fanout54/A (sg13g2_buf_8)
     8    0.037114    0.046220    0.148384    1.232230 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.046338    0.002595    1.234825 v _191_/B (sg13g2_xnor2_1)
     2    0.010570    0.128228    0.186430    1.421255 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.128228    0.000303    1.421558 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011014    0.217144    0.239738    1.661296 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.217149    0.000792    1.662088 ^ _196_/A (sg13g2_xor2_1)
     1    0.004308    0.108401    0.231818    1.893906 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.108401    0.000230    1.894136 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.894136   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017230    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    5.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    5.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    5.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    5.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037607    0.001211    5.194779 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.994779   clock uncertainty
                                  0.000000    4.994779   clock reconvergence pessimism
                                 -0.223949    4.770831   library setup time
                                              4.770831   data required time
---------------------------------------------------------------------------------------------
                                              4.770831   data required time
                                             -1.894136   data arrival time
---------------------------------------------------------------------------------------------
                                              2.876694   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037606    0.001175    0.194743 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008313    0.056353    0.280656    0.475399 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.056357    0.000514    0.475913 v _127_/A (sg13g2_inv_1)
     1    0.008212    0.066559    0.075911    0.551823 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.066569    0.000631    0.552454 ^ output3/A (sg13g2_buf_2)
     1    0.051098    0.170558    0.228780    0.781234 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.170658    0.002278    0.783512 ^ signB (out)
                                              0.783512   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.200000    4.800000   clock uncertainty
                                  0.000000    4.800000   clock reconvergence pessimism
                                 -1.000000    3.800000   output external delay
                                              3.800000   data required time
---------------------------------------------------------------------------------------------
                                              3.800000   data required time
                                             -0.783512   data arrival time
---------------------------------------------------------------------------------------------
                                              3.016488   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037606    0.001163    0.194731 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.004420    0.038251    0.265159    0.459890 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.038251    0.000288    0.460178 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.008714    0.085417    0.623305    1.083483 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.085417    0.000364    1.083846 v fanout54/A (sg13g2_buf_8)
     8    0.037114    0.046220    0.148384    1.232230 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.046338    0.002595    1.234825 v _191_/B (sg13g2_xnor2_1)
     2    0.010923    0.179822    0.174586    1.409411 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.179825    0.000582    1.409993 ^ _192_/B (sg13g2_xnor2_1)
     1    0.002574    0.102535    0.180748    1.590741 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.102535    0.000155    1.590896 ^ _294_/D (sg13g2_dfrbpq_1)
                                              1.590896   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017230    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    5.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    5.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    5.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    5.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001087    5.194655 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.994655   clock uncertainty
                                  0.000000    4.994655   clock reconvergence pessimism
                                 -0.221529    4.773126   library setup time
                                              4.773126   data required time
---------------------------------------------------------------------------------------------
                                              4.773126   data required time
                                             -1.590896   data arrival time
---------------------------------------------------------------------------------------------
                                              3.182230   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017230    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    0.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    0.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    0.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    0.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001051    0.194619 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.001795    0.026816    0.254689    0.449308 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.026816    0.000067    0.449375 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.008759    0.085634    0.617211    1.066586 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.085634    0.000365    1.066951 v fanout77/A (sg13g2_buf_8)
     7    0.043068    0.049581    0.151266    1.218218 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.049955    0.002888    1.221106 v _128_/A (sg13g2_inv_2)
     5    0.026261    0.094516    0.093095    1.314201 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.094536    0.001175    1.315376 ^ _293_/D (sg13g2_dfrbpq_1)
                                              1.315376   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.017230    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001799    0.000899    5.000899 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021403    0.036312    0.086122    5.087021 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.036318    0.000801    5.087822 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021575    0.037595    0.105746    5.193568 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.037599    0.001051    5.194619 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.200000    4.994619   clock uncertainty
                                  0.000000    4.994619   clock reconvergence pessimism
                                 -0.218228    4.776392   library setup time
                                              4.776392   data required time
---------------------------------------------------------------------------------------------
                                              4.776392   data required time
                                             -1.315376   data arrival time
---------------------------------------------------------------------------------------------
                                              3.461015   slack (MET)



