<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/x86/process.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_c21774f8bc9f0de15163573e5f5fa2b5.html">x86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">process.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2x86_2process_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2014 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2007 The Hewlett-Packard Development Company</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2003-2006 The Regents of The University of Michigan</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Authors: Gabe Black</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          Ali Saidi</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2process_8hh.html">arch/x86/process.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="x86_2isa__traits_8hh.html">arch/x86/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2regs_2misc_8hh.html">arch/x86/regs/misc.hh</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="segment_8hh.html">arch/x86/regs/segment.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2system_8hh.html">arch/x86/system.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2x86_2types_8hh.html">arch/x86/types.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="elf__object_8hh.html">base/loader/elf_object.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="object__file_8hh.html">base/loader/object_file.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2trace_8hh.html">base/trace.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;debug/Stack.hh&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="multi__level__page__table_8hh.html">mem/multi_level_page_table.hh</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="page__table_8hh.html">mem/page_table.hh</a>&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;params/Process.hh&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="aux__vector_8hh.html">sim/aux_vector.hh</a>&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="process__impl_8hh.html">sim/process_impl.hh</a>&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="syscall__desc_8hh.html">sim/syscall_desc.hh</a>&quot;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="syscall__return_8hh.html">sim/syscall_return.hh</a>&quot;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacestd.html">std</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceX86ISA.html">X86ISA</a>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">   73</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">ArgumentReg</a>[] = {</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;    INTREG_RDI,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    INTREG_RSI,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    INTREG_RDX,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <span class="comment">// This argument register is r10 for syscalls and rcx for C.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    INTREG_R10W,</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="comment">// INTREG_RCX,</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    INTREG_R8W,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    INTREG_R9W</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;};</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">   84</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">NumArgumentRegs</a> <a class="code" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a> =</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keyword">sizeof</span>(<a class="code" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">ArgumentReg</a>) / <span class="keyword">sizeof</span>(<span class="keyword">const</span> <span class="keywordtype">int</span>);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="arch_2x86_2process_8cc.html#a21234b2bd5c54c61398b3eae42a7b474">   87</a></span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="arch_2x86_2process_8cc.html#a21234b2bd5c54c61398b3eae42a7b474">ArgumentReg32</a>[] = {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    INTREG_EBX,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    INTREG_ECX,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    INTREG_EDX,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    INTREG_ESI,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    INTREG_EDI,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    INTREG_EBP</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;};</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> NumArgumentRegs32 <a class="code" href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a> =</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keyword">sizeof</span>(<a class="code" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">ArgumentReg</a>) / <span class="keyword">sizeof</span>(<span class="keyword">const</span> <span class="keywordtype">int</span>);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classMultiLevelPageTable.html">MultiLevelPageTable&lt;LongModePTE&lt;47, 39&gt;</a>,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                   <a class="code" href="classX86ISA_1_1LongModePTE.html">LongModePTE&lt;38, 30&gt;</a>,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                   <a class="code" href="classX86ISA_1_1LongModePTE.html">LongModePTE&lt;29, 21&gt;</a>,</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                                   <a class="code" href="classX86ISA_1_1LongModePTE.html">LongModePTE&lt;20, 12&gt;</a> &gt;;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="keyword">typedef</span> <a class="code" href="classMultiLevelPageTable.html">MultiLevelPageTable&lt;LongModePTE&lt;47, 39&gt;</a>,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                            LongModePTE&lt;38, 30&gt;,</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                            LongModePTE&lt;29, 21&gt;,</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="arch_2x86_2process_8cc.html#adb959e0ca2dca6276b512e894e4a9bf7">  106</a></span>&#160;                            LongModePTE&lt;20, 12&gt; &gt; <a class="code" href="arch_2x86_2process_8cc.html#adb959e0ca2dca6276b512e894e4a9bf7">ArchPageTable</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86Process.html#ad6e186d6cbd29c60e005951ba4dfdbc7">  108</a></span>&#160;X86Process::X86Process(ProcessParams *params, <a class="code" href="classObjectFile.html">ObjectFile</a> *objFile,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                       <a class="code" href="classSyscallDesc.html">SyscallDesc</a> *_syscallDescs, <span class="keywordtype">int</span> _numSyscallDescs)</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    : <a class="code" href="classProcess.html">Process</a>(params, params-&gt;useArchPT ?</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                      static_cast&lt;<a class="code" href="classEmulationPageTable.html">EmulationPageTable</a> *&gt;(</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                              new ArchPageTable(params-&gt;<a class="code" href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>, params-&gt;pid,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                                params-&gt;<a class="code" href="namespaceX86ISA.html#a313686d10ce407058a35bddec45c211f">system</a>, <a class="code" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">PageBytes</a>)) :</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                      new <a class="code" href="classEmulationPageTable.html">EmulationPageTable</a>(params-&gt;<a class="code" href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a>, params-&gt;pid,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                             <a class="code" href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">PageBytes</a>),</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;              objFile),</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      syscallDescs(_syscallDescs), numSyscallDescs(_numSyscallDescs)</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;{</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;}</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86Process.html#aef15b09d602652d295646c3e8aa00fde">  121</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classX86ISA_1_1X86Process.html#aef15b09d602652d295646c3e8aa00fde">X86Process::clone</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *old_tc, <a class="code" href="classThreadContext.html">ThreadContext</a> *new_tc,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                       <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> flags)</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <a class="code" href="classProcess.html#a08f0033d47aba859d98bd4a442fcac78">Process::clone</a>(old_tc, new_tc, p, flags);</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <a class="code" href="classX86ISA_1_1X86Process.html">X86Process</a> *process = (<a class="code" href="classX86ISA_1_1X86Process.html">X86Process</a>*)p;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    *process = *<span class="keyword">this</span>;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;}</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86__64Process.html#a437dccea58b099f2e89602722babad59">  129</a></span>&#160;<a class="code" href="classX86ISA_1_1X86__64Process.html#a437dccea58b099f2e89602722babad59">X86_64Process::X86_64Process</a>(ProcessParams *<a class="code" href="classSimObject.html#ad9d09d7c79a0bb96f9cae5faf85aaa18">params</a>, <a class="code" href="classObjectFile.html">ObjectFile</a> *<a class="code" href="classProcess.html#a7e09a81b81f3067f6ba99a15bc75a6b2">objFile</a>,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                             <a class="code" href="classSyscallDesc.html">SyscallDesc</a> *_syscallDescs, <span class="keywordtype">int</span> _numSyscallDescs)</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    : <a class="code" href="classX86ISA_1_1X86Process.html">X86Process</a>(params, objFile, _syscallDescs, _numSyscallDescs)</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="classX86ISA_1_1X86__64Process.html#abc7ad2e9309d2ce16d21547d1c4d6c36">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64Process_1_1VSyscallPage.html#ae99784b7d708cf0b00411377c66410e5">base</a> = 0xffffffffff600000<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="classX86ISA_1_1X86__64Process.html#abc7ad2e9309d2ce16d21547d1c4d6c36">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64Process_1_1VSyscallPage.html#adbce9abe0c310343a5af59d7b182aa0d">size</a> = <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="classX86ISA_1_1X86__64Process.html#abc7ad2e9309d2ce16d21547d1c4d6c36">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64Process_1_1VSyscallPage.html#a1cea485c32d55da843e6f013023f8a3a">vtimeOffset</a> = 0x400;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <a class="code" href="classX86ISA_1_1X86__64Process.html#abc7ad2e9309d2ce16d21547d1c4d6c36">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64Process_1_1VSyscallPage.html#ab851e9e1603694fef230fb8680a623b4">vgettimeofdayOffset</a> = 0x0;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> brk_point = <a class="code" href="intmath_8hh.html#a84e5d209b4349b90d17e58d290630f2a">roundUp</a>(<a class="code" href="classProcess.html#a90be00611687217072bc9ba7e314e41a">image</a>.<a class="code" href="classMemoryImage.html#a6ddabe78d7057fa9f8232f14b54f1cf9">maxAddr</a>(), <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> stack_base = 0x7FFFFFFFF000<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> max_stack_size = 8 * 1024 * 1024;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> next_thread_stack_base = stack_base - max_stack_size;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> mmap_end = 0x7FFFF7FFF000<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <a class="code" href="classProcess.html#a835522d672dd4675215c99fab2090f44">memState</a> = make_shared&lt;MemState&gt;(brk_point, stack_base, max_stack_size,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                     next_thread_stack_base, mmap_end);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;}</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classX86ISA_1_1I386Process.html#ad8176d758464687ffc3e43bfe0c663b5">  150</a></span>&#160;<a class="code" href="classX86ISA_1_1I386Process.html#ad8176d758464687ffc3e43bfe0c663b5">I386Process::syscall</a>(int64_t callnum, <a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *fault)</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;{</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <a class="code" href="classX86ISA_1_1PCState.html">PCState</a> <a class="code" href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">pc</a> = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> eip = pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>();</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">if</span> (eip &gt;= <a class="code" href="classX86ISA_1_1X86__64Process.html#abc7ad2e9309d2ce16d21547d1c4d6c36">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64Process_1_1VSyscallPage.html#ae99784b7d708cf0b00411377c66410e5">base</a> &amp;&amp;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;            eip &lt; <a class="code" href="classX86ISA_1_1X86__64Process.html#abc7ad2e9309d2ce16d21547d1c4d6c36">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64Process_1_1VSyscallPage.html#ae99784b7d708cf0b00411377c66410e5">base</a> + <a class="code" href="classX86ISA_1_1X86__64Process.html#abc7ad2e9309d2ce16d21547d1c4d6c36">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64Process_1_1VSyscallPage.html#adbce9abe0c310343a5af59d7b182aa0d">size</a>) {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        pc.<a class="code" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">npc</a>(<a class="code" href="classX86ISA_1_1X86__64Process.html#abc7ad2e9309d2ce16d21547d1c4d6c36">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1X86__64Process_1_1VSyscallPage.html#ae99784b7d708cf0b00411377c66410e5">base</a> + <a class="code" href="classX86ISA_1_1X86__64Process.html#abc7ad2e9309d2ce16d21547d1c4d6c36">vsyscallPage</a>.vsysexitOffset);</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pc);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    }</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <a class="code" href="classProcess.html#a2db5832551ed2afd7aad2e3ba86ce75e">X86Process::syscall</a>(callnum, tc, fault);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;}</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classX86ISA_1_1I386Process.html#a0fdc13ea5841879373e02ea4cc1efa81">  163</a></span>&#160;<a class="code" href="classX86ISA_1_1I386Process.html#a0fdc13ea5841879373e02ea4cc1efa81">I386Process::I386Process</a>(ProcessParams *<a class="code" href="classSimObject.html#ad9d09d7c79a0bb96f9cae5faf85aaa18">params</a>, <a class="code" href="classObjectFile.html">ObjectFile</a> *<a class="code" href="classProcess.html#a7e09a81b81f3067f6ba99a15bc75a6b2">objFile</a>,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                         <a class="code" href="classSyscallDesc.html">SyscallDesc</a> *_syscallDescs, <span class="keywordtype">int</span> _numSyscallDescs)</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    : <a class="code" href="classX86ISA_1_1X86Process.html">X86Process</a>(params, objFile, _syscallDescs, _numSyscallDescs)</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;{</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classProcess.html#ad20d158e007f8bf936c0790820c1f738">kvmInSE</a>)</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;        <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;KVM CPU model does not support 32 bit processes&quot;</span>);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <a class="code" href="classX86ISA_1_1X86Process.html#a2efc54029785e3d11f49d15588163f7a">_gdtStart</a> = <a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>(0xffffd000);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="classX86ISA_1_1X86Process.html#ae1b45d08105b939d051d65b3469a833f">_gdtSize</a> = <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#ae8eebd6364c23a48c14f5a1d403ff127">base</a> = 0xffffe000<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#a3c360fad5c38c3bd7668ad17119e6ec7">size</a> = <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#a7910e3117ab30dc6183eea291ba61df9">vsyscallOffset</a> = 0x400;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#a17f19f02d469d51439c1204e0d96b276">vsysexitOffset</a> = 0x410;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> brk_point = <a class="code" href="intmath_8hh.html#a84e5d209b4349b90d17e58d290630f2a">roundUp</a>(<a class="code" href="classProcess.html#a90be00611687217072bc9ba7e314e41a">image</a>.<a class="code" href="classMemoryImage.html#a6ddabe78d7057fa9f8232f14b54f1cf9">maxAddr</a>(), <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> stack_base = <a class="code" href="classX86ISA_1_1X86Process.html#a2efc54029785e3d11f49d15588163f7a">_gdtStart</a>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> max_stack_size = 8 * 1024 * 1024;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> next_thread_stack_base = stack_base - max_stack_size;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> mmap_end = 0xB7FFF000<a class="code" href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a>;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="classProcess.html#a835522d672dd4675215c99fab2090f44">memState</a> = make_shared&lt;MemState&gt;(brk_point, stack_base, max_stack_size,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                     next_thread_stack_base, mmap_end);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;}</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<a class="code" href="classSyscallDesc.html">SyscallDesc</a>*</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86Process.html#a5775c1a4fb39a48eae1fd40dd218a3f9">  189</a></span>&#160;<a class="code" href="classX86ISA_1_1X86Process.html#a5775c1a4fb39a48eae1fd40dd218a3f9">X86Process::getDesc</a>(<span class="keywordtype">int</span> callnum)</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;{</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keywordflow">if</span> (callnum &lt; 0 || callnum &gt;= <a class="code" href="classX86ISA_1_1X86Process.html#aaa2adc821e107820f2391e8b1da98880">numSyscallDescs</a>)</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <span class="keywordflow">return</span> &amp;<a class="code" href="classX86ISA_1_1X86Process.html#a16c08b9c3934e65c9a0534af1be3d353">syscallDescs</a>[callnum];</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;}</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86__64Process.html#a22afb8a4fda06e5855390fffa5aa0c34">  197</a></span>&#160;<a class="code" href="classX86ISA_1_1X86__64Process.html#a22afb8a4fda06e5855390fffa5aa0c34">X86_64Process::initState</a>()</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;{</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="classProcess.html#a82e135756d9e04bff0aa367a1685ea97">X86Process::initState</a>();</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classProcess.html#a596405bfe045add7f3fbcdaf357ab6d0">useForClone</a>)</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <a class="code" href="classX86ISA_1_1I386Process.html#a40e81b23cfc98b4d9480d96a31c8e980">argsInit</a>(<a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="comment">// Set up the vsyscall page for this process.</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="classProcess.html#a6f44d1f7089c1d9ff3613d0c9cd67a69">allocateMem</a>(<a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#ae8eebd6364c23a48c14f5a1d403ff127">base</a>, <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#a3c360fad5c38c3bd7668ad17119e6ec7">size</a>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    uint8_t vtimeBlob[] = {</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        0x48,0xc7,0xc0,0xc9,0x00,0x00,0x00,    <span class="comment">// mov    $0xc9,%rax</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        0x0f,0x05,                             <span class="comment">// syscall</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        0xc3                                   <span class="comment">// retq</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    };</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a">initVirtMem</a>.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(<a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#ae8eebd6364c23a48c14f5a1d403ff127">base</a> + <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.vtimeOffset,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;            vtimeBlob, <span class="keyword">sizeof</span>(vtimeBlob));</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    uint8_t vgettimeofdayBlob[] = {</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        0x48,0xc7,0xc0,0x60,0x00,0x00,0x00,    <span class="comment">// mov    $0x60,%rax</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;        0x0f,0x05,                             <span class="comment">// syscall</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        0xc3                                   <span class="comment">// retq</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    };</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a">initVirtMem</a>.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(<a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#ae8eebd6364c23a48c14f5a1d403ff127">base</a> + <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.vgettimeofdayOffset,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;            vgettimeofdayBlob, <span class="keyword">sizeof</span>(vgettimeofdayBlob));</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classProcess.html#ad20d158e007f8bf936c0790820c1f738">kvmInSE</a>) {</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;        <a class="code" href="classPortProxy.html">PortProxy</a> physProxy = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182">system</a>-&gt;<a class="code" href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea">physProxy</a>;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> syscallCodePhysAddr = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182">system</a>-&gt;<a class="code" href="classSystem.html#adc3a071de158acf9e690241ed5a67b1c">allocPhysPages</a>(1);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> gdtPhysAddr = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182">system</a>-&gt;<a class="code" href="classSystem.html#adc3a071de158acf9e690241ed5a67b1c">allocPhysPages</a>(1);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> idtPhysAddr = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182">system</a>-&gt;<a class="code" href="classSystem.html#adc3a071de158acf9e690241ed5a67b1c">allocPhysPages</a>(1);</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> istPhysAddr = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182">system</a>-&gt;<a class="code" href="classSystem.html#adc3a071de158acf9e690241ed5a67b1c">allocPhysPages</a>(1);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> tssPhysAddr = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182">system</a>-&gt;<a class="code" href="classSystem.html#adc3a071de158acf9e690241ed5a67b1c">allocPhysPages</a>(1);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> pfHandlerPhysAddr = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182">system</a>-&gt;<a class="code" href="classSystem.html#adc3a071de158acf9e690241ed5a67b1c">allocPhysPages</a>(1);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;        <span class="comment">/*</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">         * Set up the gdt.</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">         */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        uint8_t numGDTEntries = 0;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;        uint64_t nullDescriptor = 0;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;        physProxy.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(gdtPhysAddr + numGDTEntries * 8,</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                            &amp;nullDescriptor, 8);</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        numGDTEntries++;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        SegDescriptor initDesc = 0;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        initDesc.type.codeOrData = 0; <span class="comment">// code or data type</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;        initDesc.type.c = 0;          <span class="comment">// conforming</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;        initDesc.type.r = 1;          <span class="comment">// readable</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        initDesc.dpl = 0;             <span class="comment">// privilege</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        initDesc.p = 1;               <span class="comment">// present</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;        initDesc.l = 1;               <span class="comment">// longmode - 64 bit</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        initDesc.d = 0;               <span class="comment">// operand size</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        initDesc.s = 1;               <span class="comment">// system segment</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        initDesc.limit = 0xFFFFFFFF;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;        initDesc.base = 0;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        <span class="comment">//64 bit code segment</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        SegDescriptor csLowPLDesc = initDesc;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        csLowPLDesc.type.codeOrData = 1;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        csLowPLDesc.dpl = 0;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        uint64_t csLowPLDescVal = csLowPLDesc;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        physProxy.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(gdtPhysAddr + numGDTEntries * 8,</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                            &amp;csLowPLDescVal, 8);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;        numGDTEntries++;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        SegSelector csLowPL = 0;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        csLowPL.si = numGDTEntries - 1;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        csLowPL.rpl = 0;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        <span class="comment">//64 bit data segment</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        SegDescriptor dsLowPLDesc = initDesc;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        dsLowPLDesc.type.codeOrData = 0;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        dsLowPLDesc.dpl = 0;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        uint64_t dsLowPLDescVal = dsLowPLDesc;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        physProxy.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(gdtPhysAddr + numGDTEntries * 8,</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                            &amp;dsLowPLDescVal, 8);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        numGDTEntries++;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        SegSelector dsLowPL = 0;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        dsLowPL.si = numGDTEntries - 1;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        dsLowPL.rpl = 0;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        <span class="comment">//64 bit data segment</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        SegDescriptor dsDesc = initDesc;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        dsDesc.type.codeOrData = 0;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        dsDesc.dpl = 3;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        uint64_t dsDescVal = dsDesc;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        physProxy.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(gdtPhysAddr + numGDTEntries * 8,</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                            &amp;dsDescVal, 8);</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        numGDTEntries++;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        SegSelector <a class="code" href="namespaceMipsISA.html#af759a62a7aa431017a1a62fc14f4e14b">ds</a> = 0;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        ds.si = numGDTEntries - 1;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        ds.rpl = 3;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        <span class="comment">//64 bit code segment</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        SegDescriptor csDesc = initDesc;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        csDesc.type.codeOrData = 1;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        csDesc.dpl = 3;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        uint64_t csDescVal = csDesc;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        physProxy.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(gdtPhysAddr + numGDTEntries * 8,</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                            &amp;csDescVal, 8);</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        numGDTEntries++;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        SegSelector cs = 0;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        cs.si = numGDTEntries - 1;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;        cs.rpl = 3;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;        SegSelector scall = 0;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        scall.si = csLowPL.si;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        scall.rpl = 0;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        SegSelector sret = 0;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        sret.si = dsLowPL.si;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        sret.rpl = 3;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <span class="comment">/* In long mode the TSS has been extended to 16 Bytes */</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;        TSSlow TSSDescLow = 0;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        TSSDescLow.type = 0xB;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        TSSDescLow.dpl = 0; <span class="comment">// Privelege level 0</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        TSSDescLow.p = 1; <span class="comment">// Present</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        TSSDescLow.limit = 0xFFFFFFFF;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        TSSDescLow.base = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="namespaceX86ISA.html#ad04b9a1c83358e3b1ebac1e4879765e1">TSSVirtAddr</a>, 31, 0);</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        TSShigh TSSDescHigh = 0;</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        TSSDescHigh.base = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="namespaceX86ISA.html#ad04b9a1c83358e3b1ebac1e4879765e1">TSSVirtAddr</a>, 63, 32);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        <span class="keyword">struct </span>TSSDesc {</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;            uint64_t low;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;            uint64_t high;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;        } tssDescVal = {TSSDescLow, TSSDescHigh};</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        physProxy.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(gdtPhysAddr + numGDTEntries * 8,</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                            &amp;tssDescVal, <span class="keyword">sizeof</span>(tssDescVal));</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        numGDTEntries++;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        SegSelector tssSel = 0;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        tssSel.si = numGDTEntries - 1;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        uint64_t tss_base_addr = (TSSDescHigh.base &lt;&lt; 32) | TSSDescLow.base;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        uint64_t tss_limit = TSSDescLow.limit;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        SegAttr tss_attr = 0;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;        tss_attr.type = TSSDescLow.type;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        tss_attr.dpl = TSSDescLow.dpl;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        tss_attr.present = TSSDescLow.p;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        tss_attr.granularity = TSSDescLow.g;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        tss_attr.unusable = 0;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        for (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classProcess.html#ade76923419714000a404c6fab50a803a">contextIds</a>.size(); <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;            <a class="code" href="classThreadContext.html">ThreadContext</a> * tc = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182">system</a>-&gt;<a class="code" href="classSystem.html#aa082d14cb10a9dfe36c778606b4db0a5">getThreadContext</a>(<a class="code" href="classProcess.html#ade76923419714000a404c6fab50a803a">contextIds</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">MISCREG_CS</a>, cs);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">MISCREG_DS</a>, ds);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">MISCREG_ES</a>, ds);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">MISCREG_FS</a>, ds);</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">MISCREG_GS</a>, ds);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">MISCREG_SS</a>, ds);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;            <span class="comment">// LDT</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>, 0);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;            SegAttr tslAttr = 0;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;            tslAttr.present = 1;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;            tslAttr.type = 2;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faaa3c9d75ec989918b6e2fb40dbaef70c">MISCREG_TSL_ATTR</a>, tslAttr);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">MISCREG_TSG_BASE</a>, <a class="code" href="namespaceX86ISA.html#aca25a752542884c3ed09598d49f1447c">GDTVirtAddr</a>);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f">MISCREG_TSG_LIMIT</a>, 8 * numGDTEntries - 1);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">MISCREG_TR</a>, tssSel);</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae8621bfada9f0ba5909c8575e2a7f4c7">MISCREG_TR_BASE</a>, tss_base_addr);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5143cee7dd7366abb6898c1037d6be02">MISCREG_TR_EFF_BASE</a>, 0);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faac6b39843de83aec17e32451496d4827">MISCREG_TR_LIMIT</a>, tss_limit);</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3e3d427294f2c9a745be9f0dc3d9f382">MISCREG_TR_ATTR</a>, tss_attr);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;            <span class="comment">//Start using longmode segments.</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;            <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a2a6f5ba1bac6e96104d1d526eac9ce51">SEGMENT_REG_CS</a>, csDesc, <span class="keyword">true</span>);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;            <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a87bcdc0b65d98b32655bcdb4b3c0da56">SEGMENT_REG_DS</a>, dsDesc, <span class="keyword">true</span>);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;            <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300">SEGMENT_REG_ES</a>, dsDesc, <span class="keyword">true</span>);</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;            <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a4bc5f6023125cc809da4a11abb94053e">SEGMENT_REG_FS</a>, dsDesc, <span class="keyword">true</span>);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;            <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a36eca17e44d76f310a507bb0cfea9a6d">SEGMENT_REG_GS</a>, dsDesc, <span class="keyword">true</span>);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;            <a class="code" href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">installSegDesc</a>(tc, <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a08306ec4ab016be4899b8aab786245d8">SEGMENT_REG_SS</a>, dsDesc, <span class="keyword">true</span>);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;            Efer efer = 0;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;            efer.sce = 1; <span class="comment">// Enable system call extensions.</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;            efer.lme = 1; <span class="comment">// Enable long mode.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;            efer.lma = 1; <span class="comment">// Activate long mode.</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;            efer.nxe = 0; <span class="comment">// Enable nx support.</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;            efer.svme = 1; <span class="comment">// Enable svm support for now.</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;            efer.ffxsr = 0; <span class="comment">// Turn on fast fxsave and fxrstor.</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>, efer);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;            <span class="comment">//Set up the registers that describe the operating mode.</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;            CR0 cr0 = 0;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;            cr0.pg = 1; <span class="comment">// Turn on paging.</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;            cr0.cd = 0; <span class="comment">// Don&#39;t disable caching.</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;            cr0.nw = 0; <span class="comment">// This is bit is defined to be ignored.</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;            cr0.am = 1; <span class="comment">// No alignment checking</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;            cr0.wp = 1; <span class="comment">// Supervisor mode can write read only pages</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;            cr0.ne = 1;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;            cr0.et = 1; <span class="comment">// This should always be 1</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;            cr0.ts = 0; <span class="comment">// We don&#39;t do task switching, so causing fp exceptions</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                        <span class="comment">// would be pointless.</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;            cr0.em = 0; <span class="comment">// Allow x87 instructions to execute natively.</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;            cr0.mp = 1; <span class="comment">// This doesn&#39;t really matter, but the manual suggests</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                        <span class="comment">// setting it to one.</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;            cr0.pe = 1; <span class="comment">// We&#39;re definitely in protected mode.</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>, cr0);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;            CR0 cr2 = 0;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">MISCREG_CR2</a>, cr2);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;            CR3 cr3 = <span class="keyword">dynamic_cast&lt;</span>ArchPageTable *<span class="keyword">&gt;</span>(<a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>)-&gt;basePtr();</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">MISCREG_CR3</a>, cr3);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;            CR4 cr4 = 0;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;            <span class="comment">//Turn on pae.</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;            cr4.osxsave = 1; <span class="comment">// Enable XSAVE and Proc Extended States</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;            cr4.osxmmexcpt = 1; <span class="comment">// Operating System Unmasked Exception</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;            cr4.osfxsr = 1; <span class="comment">// Operating System FXSave/FSRSTOR Support</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;            cr4.pce = 0; <span class="comment">// Performance-Monitoring Counter Enable</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;            cr4.pge = 0; <span class="comment">// Page-Global Enable</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;            cr4.mce = 0; <span class="comment">// Machine Check Enable</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;            cr4.pae = 1; <span class="comment">// Physical-Address Extension</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;            cr4.pse = 0; <span class="comment">// Page Size Extensions</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;            cr4.de = 0; <span class="comment">// Debugging Extensions</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;            cr4.tsd = 0; <span class="comment">// Time Stamp Disable</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;            cr4.pvi = 0; <span class="comment">// Protected-Mode Virtual Interrupts</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;            cr4.vme = 0; <span class="comment">// Virtual-8086 Mode Extensions</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">MISCREG_CR4</a>, cr4);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;            CR4 cr8 = 0;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">MISCREG_CR8</a>, cr8);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">MISCREG_MXCSR</a>, 0x1f80);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">MISCREG_APIC_BASE</a>, 0xfee00900);</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">MISCREG_TSG_BASE</a>, <a class="code" href="namespaceX86ISA.html#aca25a752542884c3ed09598d49f1447c">GDTVirtAddr</a>);</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f">MISCREG_TSG_LIMIT</a>, 0xffff);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa65e7b5d37fd76d1acf43cf2bf2a59371">MISCREG_IDTR_BASE</a>, <a class="code" href="namespaceX86ISA.html#af4b0aba25b0fa2ecd1b0a4d8560e9e68">IDTVirtAddr</a>);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faeb8ed4d3862ca9814be1e92fec959fe5">MISCREG_IDTR_LIMIT</a>, 0xffff);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;            <span class="comment">/* enabling syscall and sysret */</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;            <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> star = ((<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>)sret &lt;&lt; 48) | ((<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>)scall &lt;&lt; 32);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa47f9ee905ca88d7c1427ab8e3e60e9cc">MISCREG_STAR</a>, star);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;            <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> lstar = (<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>)<a class="code" href="namespaceX86ISA.html#a0b0d9c0eff4967402766d6fe694dd42a">syscallCodeVirtAddr</a>;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa11179aa20a263f43010065b9b06cd65b">MISCREG_LSTAR</a>, lstar);</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;            <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> sfmask = (1 &lt;&lt; 8) | (1 &lt;&lt; 10); <span class="comment">// TF | DF</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8c853bf9c38a1d14954c054bc9e2b790">MISCREG_SF_MASK</a>, sfmask);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        }</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;        <span class="comment">/* Set up the content of the TSS and write it to physical memory. */</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;            uint32_t reserved0;        <span class="comment">// +00h</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;            uint32_t RSP0_low;         <span class="comment">// +04h</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;            uint32_t RSP0_high;        <span class="comment">// +08h</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;            uint32_t RSP1_low;         <span class="comment">// +0Ch</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;            uint32_t RSP1_high;        <span class="comment">// +10h</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;            uint32_t RSP2_low;         <span class="comment">// +14h</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;            uint32_t RSP2_high;        <span class="comment">// +18h</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;            uint32_t reserved1;        <span class="comment">// +1Ch</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;            uint32_t reserved2;        <span class="comment">// +20h</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;            uint32_t IST1_low;         <span class="comment">// +24h</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;            uint32_t IST1_high;        <span class="comment">// +28h</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;            uint32_t IST2_low;         <span class="comment">// +2Ch</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;            uint32_t IST2_high;        <span class="comment">// +30h</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;            uint32_t IST3_low;         <span class="comment">// +34h</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;            uint32_t IST3_high;        <span class="comment">// +38h</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;            uint32_t IST4_low;         <span class="comment">// +3Ch</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;            uint32_t IST4_high;        <span class="comment">// +40h</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;            uint32_t IST5_low;         <span class="comment">// +44h</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;            uint32_t IST5_high;        <span class="comment">// +48h</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;            uint32_t IST6_low;         <span class="comment">// +4Ch</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;            uint32_t IST6_high;        <span class="comment">// +50h</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;            uint32_t IST7_low;         <span class="comment">// +54h</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;            uint32_t IST7_high;        <span class="comment">// +58h</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;            uint32_t reserved3;        <span class="comment">// +5Ch</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;            uint32_t reserved4;        <span class="comment">// +60h</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;            uint16_t reserved5;        <span class="comment">// +64h</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;            uint16_t IO_MapBase;       <span class="comment">// +66h</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        } tss;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        uint64_t IST_start = <a class="code" href="namespaceX86ISA.html#a52a510687bc0408a9413f6d07c8b2f9a">ISTVirtAddr</a> + <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        tss.IST1_low  = IST_start;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        tss.IST1_high = IST_start &gt;&gt; 32;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        tss.RSP0_low  = tss.IST1_low;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        tss.RSP0_high = tss.IST1_high;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        tss.RSP1_low  = tss.IST1_low;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        tss.RSP1_high = tss.IST1_high;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        tss.RSP2_low  = tss.IST1_low;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        tss.RSP2_high = tss.IST1_high;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        physProxy.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(tssPhysAddr, &amp;tss, <span class="keyword">sizeof</span>(tss));</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        <span class="comment">/* Setting IDT gates */</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        GateDescriptorLow PFGateLow = 0;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        PFGateLow.offsetHigh = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="namespaceX86ISA.html#a0d9f42dd36bf2b900e80c1dde939623c">PFHandlerVirtAddr</a>, 31, 16);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        PFGateLow.offsetLow = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="namespaceX86ISA.html#a0d9f42dd36bf2b900e80c1dde939623c">PFHandlerVirtAddr</a>, 15, 0);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        PFGateLow.selector = csLowPL;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;        PFGateLow.p = 1;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        PFGateLow.dpl = 0;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        PFGateLow.type = 0xe;      <span class="comment">// gate interrupt type</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        PFGateLow.IST = 0;         <span class="comment">// setting IST to 0 and using RSP0</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        GateDescriptorHigh PFGateHigh = 0;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        PFGateHigh.offset = <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(<a class="code" href="namespaceX86ISA.html#a0d9f42dd36bf2b900e80c1dde939623c">PFHandlerVirtAddr</a>, 63, 32);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        <span class="keyword">struct </span>{</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;            uint64_t low;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;            uint64_t high;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        } PFGate = {PFGateLow, PFGateHigh};</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        physProxy.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(idtPhysAddr + 0xE0, &amp;PFGate, <span class="keyword">sizeof</span>(PFGate));</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;        <span class="comment">/* System call handler */</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        uint8_t syscallBlob[] = {</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;            <span class="comment">// mov    %rax, (0xffffc90000005600)</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;            0x48, 0xa3, 0x00, 0x60, 0x00,</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;            0x00, 0x00, 0xc9, 0xff, 0xff,</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;            <span class="comment">// sysret</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;            0x48, 0x0f, 0x07</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;        };</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        physProxy.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(syscallCodePhysAddr,</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                            syscallBlob, <span class="keyword">sizeof</span>(syscallBlob));</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        uint8_t faultBlob[] = {</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;            <span class="comment">// mov    %rax, (0xffffc90000005700)</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;            0x48, 0xa3, 0x00, 0x61, 0x00,</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;            0x00, 0x00, 0xc9, 0xff, 0xff,</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;            <span class="comment">// add    $0x8, %rsp # skip error</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;            0x48, 0x83, 0xc4, 0x08,</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;            <span class="comment">// iretq</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;            0x48, 0xcf</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        };</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        physProxy.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(pfHandlerPhysAddr, faultBlob, <span class="keyword">sizeof</span>(faultBlob));</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        <span class="comment">/* Syscall handler */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        <a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a3bf52c7c6fceb00179da87f9245439cf">map</a>(<a class="code" href="namespaceX86ISA.html#a0b0d9c0eff4967402766d6fe694dd42a">syscallCodeVirtAddr</a>, syscallCodePhysAddr,</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                    PageBytes, <span class="keyword">false</span>);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        <span class="comment">/* GDT */</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        <a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a3bf52c7c6fceb00179da87f9245439cf">map</a>(<a class="code" href="namespaceX86ISA.html#aca25a752542884c3ed09598d49f1447c">GDTVirtAddr</a>, gdtPhysAddr, PageBytes, <span class="keyword">false</span>);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;        <span class="comment">/* IDT */</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;        <a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a3bf52c7c6fceb00179da87f9245439cf">map</a>(<a class="code" href="namespaceX86ISA.html#af4b0aba25b0fa2ecd1b0a4d8560e9e68">IDTVirtAddr</a>, idtPhysAddr, PageBytes, <span class="keyword">false</span>);</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;        <span class="comment">/* TSS */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        <a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a3bf52c7c6fceb00179da87f9245439cf">map</a>(<a class="code" href="namespaceX86ISA.html#ad04b9a1c83358e3b1ebac1e4879765e1">TSSVirtAddr</a>, tssPhysAddr, PageBytes, <span class="keyword">false</span>);</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;        <span class="comment">/* IST */</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;        <a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a3bf52c7c6fceb00179da87f9245439cf">map</a>(<a class="code" href="namespaceX86ISA.html#a52a510687bc0408a9413f6d07c8b2f9a">ISTVirtAddr</a>, istPhysAddr, PageBytes, <span class="keyword">false</span>);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;        <span class="comment">/* PF handler */</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        <a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a3bf52c7c6fceb00179da87f9245439cf">map</a>(<a class="code" href="namespaceX86ISA.html#a0d9f42dd36bf2b900e80c1dde939623c">PFHandlerVirtAddr</a>, pfHandlerPhysAddr, PageBytes, <span class="keyword">false</span>);</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;        <span class="comment">/* MMIO region for m5ops */</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;        <a class="code" href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">pTable</a>-&gt;<a class="code" href="classEmulationPageTable.html#a3bf52c7c6fceb00179da87f9245439cf">map</a>(<a class="code" href="namespaceX86ISA.html#a25a1ee3b11803ada7dbd9ed091ef9591">MMIORegionVirtAddr</a>, <a class="code" href="namespaceX86ISA.html#a08b2fda9706e2b338df3e80c8bf4ecac">MMIORegionPhysAddr</a>,</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                    16 * PageBytes, <span class="keyword">false</span>);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classProcess.html#ade76923419714000a404c6fab50a803a">contextIds</a>.size(); <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;            <a class="code" href="classThreadContext.html">ThreadContext</a> * tc = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182">system</a>-&gt;<a class="code" href="classSystem.html#aa082d14cb10a9dfe36c778606b4db0a5">getThreadContext</a>(<a class="code" href="classProcess.html#ade76923419714000a404c6fab50a803a">contextIds</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;            SegAttr dataAttr = 0;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;            dataAttr.dpl = 3;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;            dataAttr.unusable = 0;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;            dataAttr.defaultSize = 1;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;            dataAttr.longMode = 1;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;            dataAttr.avl = 0;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;            dataAttr.granularity = 1;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;            dataAttr.present = 1;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;            dataAttr.type = 3;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;            dataAttr.writable = 1;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;            dataAttr.readable = 1;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;            dataAttr.expandDown = 0;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;            dataAttr.system = 1;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;            <span class="comment">// Initialize the segment registers.</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> = 0; <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> &lt; <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a73bcb990878b08eac9d3b0e1ccaf8ec3">NUM_SEGMENTREGS</a>; <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>++) {</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0);</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">MISCREG_SEG_EFF_BASE</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0);</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), dataAttr);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;            }</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;            SegAttr csAttr = 0;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;            csAttr.dpl = 3;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;            csAttr.unusable = 0;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;            csAttr.defaultSize = 0;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;            csAttr.longMode = 1;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;            csAttr.avl = 0;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;            csAttr.granularity = 1;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;            csAttr.present = 1;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;            csAttr.type = 10;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;            csAttr.writable = 0;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;            csAttr.readable = 1;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;            csAttr.expandDown = 0;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;            csAttr.system = 1;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>, csAttr);</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;            Efer efer = 0;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;            efer.sce = 1; <span class="comment">// Enable system call extensions.</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;            efer.lme = 1; <span class="comment">// Enable long mode.</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;            efer.lma = 1; <span class="comment">// Activate long mode.</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;            efer.nxe = 1; <span class="comment">// Enable nx support.</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;            efer.svme = 0; <span class="comment">// Disable svm support for now. It isn&#39;t implemented.</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;            efer.ffxsr = 1; <span class="comment">// Turn on fast fxsave and fxrstor.</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>, efer);</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;            <span class="comment">// Set up the registers that describe the operating mode.</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;            CR0 cr0 = 0;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;            cr0.pg = 1; <span class="comment">// Turn on paging.</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;            cr0.cd = 0; <span class="comment">// Don&#39;t disable caching.</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;            cr0.nw = 0; <span class="comment">// This is bit is defined to be ignored.</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;            cr0.am = 0; <span class="comment">// No alignment checking</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;            cr0.wp = 0; <span class="comment">// Supervisor mode can write read only pages</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;            cr0.ne = 1;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;            cr0.et = 1; <span class="comment">// This should always be 1</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;            cr0.ts = 0; <span class="comment">// We don&#39;t do task switching, so causing fp exceptions</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;                        <span class="comment">// would be pointless.</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;            cr0.em = 0; <span class="comment">// Allow x87 instructions to execute natively.</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;            cr0.mp = 1; <span class="comment">// This doesn&#39;t really matter, but the manual suggests</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;                        <span class="comment">// setting it to one.</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;            cr0.pe = 1; <span class="comment">// We&#39;re definitely in protected mode.</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>, cr0);</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">MISCREG_MXCSR</a>, 0x1f80);</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;        }</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    }</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;}</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="classX86ISA_1_1I386Process.html#a583a358acfb64a0d6a9307b20a9f0d40">  637</a></span>&#160;<a class="code" href="classX86ISA_1_1I386Process.html#a583a358acfb64a0d6a9307b20a9f0d40">I386Process::initState</a>()</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;{</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    <a class="code" href="classProcess.html#a82e135756d9e04bff0aa367a1685ea97">X86Process::initState</a>();</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <a class="code" href="classX86ISA_1_1I386Process.html#a40e81b23cfc98b4d9480d96a31c8e980">argsInit</a>(<a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">PageBytes</a>);</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="comment">/*</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">     * Set up a GDT for this process. The whole GDT wouldn&#39;t really be for</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">     * this process, but the only parts we care about are.</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">     */</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <a class="code" href="classProcess.html#a6f44d1f7089c1d9ff3613d0c9cd67a69">allocateMem</a>(<a class="code" href="classX86ISA_1_1X86Process.html#a2efc54029785e3d11f49d15588163f7a">_gdtStart</a>, <a class="code" href="classX86ISA_1_1X86Process.html#ae1b45d08105b939d051d65b3469a833f">_gdtSize</a>);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;    uint64_t zero = 0;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    assert(<a class="code" href="classX86ISA_1_1X86Process.html#ae1b45d08105b939d051d65b3469a833f">_gdtSize</a> % <span class="keyword">sizeof</span>(zero) == 0);</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> gdtCurrent = <a class="code" href="classX86ISA_1_1X86Process.html#a2efc54029785e3d11f49d15588163f7a">_gdtStart</a>;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;            gdtCurrent &lt; <a class="code" href="classX86ISA_1_1X86Process.html#a2efc54029785e3d11f49d15588163f7a">_gdtStart</a> + <a class="code" href="classX86ISA_1_1X86Process.html#ae1b45d08105b939d051d65b3469a833f">_gdtSize</a>; gdtCurrent += <span class="keyword">sizeof</span>(zero)) {</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a">initVirtMem</a>.<a class="code" href="classPortProxy.html#a87c2105085c8964df5b1dc1d9d7235aa">write</a>(gdtCurrent, zero);</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    }</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="comment">// Set up the vsyscall page for this process.</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <a class="code" href="classProcess.html#a6f44d1f7089c1d9ff3613d0c9cd67a69">allocateMem</a>(<a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#ae8eebd6364c23a48c14f5a1d403ff127">base</a>, <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#a3c360fad5c38c3bd7668ad17119e6ec7">size</a>);</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    uint8_t vsyscallBlob[] = {</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;        0x51,       <span class="comment">// push %ecx</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;        0x52,       <span class="comment">// push %edp</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;        0x55,       <span class="comment">// push %ebp</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        0x89, 0xe5, <span class="comment">// mov %esp, %ebp</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;        0x0f, 0x34  <span class="comment">// sysenter</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    };</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a">initVirtMem</a>.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(<a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#ae8eebd6364c23a48c14f5a1d403ff127">base</a> + <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#a7910e3117ab30dc6183eea291ba61df9">vsyscallOffset</a>,</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;            vsyscallBlob, <span class="keyword">sizeof</span>(vsyscallBlob));</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    uint8_t vsysexitBlob[] = {</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        0x5d,       <span class="comment">// pop %ebp</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;        0x5a,       <span class="comment">// pop %edx</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        0x59,       <span class="comment">// pop %ecx</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        0xc3        <span class="comment">// ret</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    };</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;    <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a">initVirtMem</a>.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(<a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#ae8eebd6364c23a48c14f5a1d403ff127">base</a> + <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#a17f19f02d469d51439c1204e0d96b276">vsysexitOffset</a>,</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;            vsysexitBlob, <span class="keyword">sizeof</span>(vsysexitBlob));</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classProcess.html#ade76923419714000a404c6fab50a803a">contextIds</a>.size(); <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;        <a class="code" href="classThreadContext.html">ThreadContext</a> * tc = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182">system</a>-&gt;<a class="code" href="classSystem.html#aa082d14cb10a9dfe36c778606b4db0a5">getThreadContext</a>(<a class="code" href="classProcess.html#ade76923419714000a404c6fab50a803a">contextIds</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]);</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;        SegAttr dataAttr = 0;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;        dataAttr.dpl = 3;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;        dataAttr.unusable = 0;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        dataAttr.defaultSize = 1;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;        dataAttr.longMode = 0;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        dataAttr.avl = 0;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        dataAttr.granularity = 1;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;        dataAttr.present = 1;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;        dataAttr.type = 3;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        dataAttr.writable = 1;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        dataAttr.readable = 1;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        dataAttr.expandDown = 0;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        dataAttr.system = 1;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;        <span class="comment">// Initialize the segment registers.</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> = 0; <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a> &lt; <a class="code" href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a73bcb990878b08eac9d3b0e1ccaf8ec3">NUM_SEGMENTREGS</a>; <a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>++) {</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">MISCREG_SEG_BASE</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0);</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">MISCREG_SEG_EFF_BASE</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">MISCREG_SEG_ATTR</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), dataAttr);</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">MISCREG_SEG_SEL</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), 0xB);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;            tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">MISCREG_SEG_LIMIT</a>(<a class="code" href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">seg</a>), (uint32_t)(-1));</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        }</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;        SegAttr csAttr = 0;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;        csAttr.dpl = 3;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;        csAttr.unusable = 0;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        csAttr.defaultSize = 1;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;        csAttr.longMode = 0;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;        csAttr.avl = 0;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;        csAttr.granularity = 1;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        csAttr.present = 1;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        csAttr.type = 0xa;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;        csAttr.writable = 0;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        csAttr.readable = 1;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;        csAttr.expandDown = 0;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        csAttr.system = 1;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">MISCREG_CS_ATTR</a>, csAttr);</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">MISCREG_TSG_BASE</a>, <a class="code" href="classX86ISA_1_1X86Process.html#a2efc54029785e3d11f49d15588163f7a">_gdtStart</a>);</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7f76a111adc03c7db5ac83422b45565d">MISCREG_TSG_EFF_BASE</a>, <a class="code" href="classX86ISA_1_1X86Process.html#a2efc54029785e3d11f49d15588163f7a">_gdtStart</a>);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f">MISCREG_TSG_LIMIT</a>, <a class="code" href="classX86ISA_1_1X86Process.html#a2efc54029785e3d11f49d15588163f7a">_gdtStart</a> + _gdtSize - 1);</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        <span class="comment">// Set the LDT selector to 0 to deactivate it.</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">setMiscRegNoEffect</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">MISCREG_TSL</a>, 0);</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        Efer efer = 0;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;        efer.sce = 1; <span class="comment">// Enable system call extensions.</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        efer.lme = 1; <span class="comment">// Enable long mode.</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;        efer.lma = 0; <span class="comment">// Deactivate long mode.</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;        efer.nxe = 1; <span class="comment">// Enable nx support.</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;        efer.svme = 0; <span class="comment">// Disable svm support for now. It isn&#39;t implemented.</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        efer.ffxsr = 1; <span class="comment">// Turn on fast fxsave and fxrstor.</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">MISCREG_EFER</a>, efer);</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;        <span class="comment">// Set up the registers that describe the operating mode.</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        CR0 cr0 = 0;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;        cr0.pg = 1; <span class="comment">// Turn on paging.</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;        cr0.cd = 0; <span class="comment">// Don&#39;t disable caching.</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;        cr0.nw = 0; <span class="comment">// This is bit is defined to be ignored.</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;        cr0.am = 0; <span class="comment">// No alignment checking</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;        cr0.wp = 0; <span class="comment">// Supervisor mode can write read only pages</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;        cr0.ne = 1;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;        cr0.et = 1; <span class="comment">// This should always be 1</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;        cr0.ts = 0; <span class="comment">// We don&#39;t do task switching, so causing fp exceptions</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;                    <span class="comment">// would be pointless.</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        cr0.em = 0; <span class="comment">// Allow x87 instructions to execute natively.</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;        cr0.mp = 1; <span class="comment">// This doesn&#39;t really matter, but the manual suggests</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;                    <span class="comment">// setting it to one.</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;        cr0.pe = 1; <span class="comment">// We&#39;re definitely in protected mode.</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">MISCREG_CR0</a>, cr0);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">MISCREG_MXCSR</a>, 0x1f80);</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    }</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;}</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">class</span> IntType&gt;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86Process.html#a4564d8d1e7d4bd0fd604ba38ddf6ccda">  757</a></span>&#160;<a class="code" href="classX86ISA_1_1X86Process.html#a4564d8d1e7d4bd0fd604ba38ddf6ccda">X86Process::argsInit</a>(<span class="keywordtype">int</span> pageSize,</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                     <a class="code" href="classstd_1_1vector.html">std::vector</a>&lt;<a class="code" href="classAuxVector.html">AuxVector&lt;IntType&gt;</a> &gt; extraAuxvs)</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;{</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="keywordtype">int</span> intSize = <span class="keyword">sizeof</span>(IntType);</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;AuxVector&lt;IntType&gt;</a>&gt; auxv = extraAuxvs;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <span class="keywordtype">string</span> filename;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classProcess.html#a70a4ad80a45989d22bf4ee1212707b07">argv</a>.size() &lt; 1)</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;        filename = <span class="stringliteral">&quot;&quot;</span>;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;        filename = <a class="code" href="classProcess.html#a70a4ad80a45989d22bf4ee1212707b07">argv</a>[0];</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;    <span class="comment">// We want 16 byte alignment</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    uint64_t <a class="code" href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">align</a> = 16;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="keyword">enum</span> X86CpuFeature {</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;        X86_OnboardFPU = 1 &lt;&lt; 0,</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;        X86_VirtualModeExtensions = 1 &lt;&lt; 1,</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;        X86_DebuggingExtensions = 1 &lt;&lt; 2,</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;        X86_PageSizeExtensions = 1 &lt;&lt; 3,</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;        X86_TimeStampCounter = 1 &lt;&lt; 4,</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        X86_ModelSpecificRegisters = 1 &lt;&lt; 5,</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;        X86_PhysicalAddressExtensions = 1 &lt;&lt; 6,</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;        X86_MachineCheckExtensions = 1 &lt;&lt; 7,</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;        X86_CMPXCHG8Instruction = 1 &lt;&lt; 8,</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;        X86_OnboardAPIC = 1 &lt;&lt; 9,</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;        X86_SYSENTER_SYSEXIT = 1 &lt;&lt; 11,</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;        X86_MemoryTypeRangeRegisters = 1 &lt;&lt; 12,</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;        X86_PageGlobalEnable = 1 &lt;&lt; 13,</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;        X86_MachineCheckArchitecture = 1 &lt;&lt; 14,</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;        X86_CMOVInstruction = 1 &lt;&lt; 15,</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;        X86_PageAttributeTable = 1 &lt;&lt; 16,</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;        X86_36BitPSEs = 1 &lt;&lt; 17,</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;        X86_ProcessorSerialNumber = 1 &lt;&lt; 18,</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;        X86_CLFLUSHInstruction = 1 &lt;&lt; 19,</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        X86_DebugTraceStore = 1 &lt;&lt; 21,</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;        X86_ACPIViaMSR = 1 &lt;&lt; 22,</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;        X86_MultimediaExtensions = 1 &lt;&lt; 23,</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;        X86_FXSAVE_FXRSTOR = 1 &lt;&lt; 24,</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;        X86_StreamingSIMDExtensions = 1 &lt;&lt; 25,</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;        X86_StreamingSIMDExtensions2 = 1 &lt;&lt; 26,</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        X86_CPUSelfSnoop = 1 &lt;&lt; 27,</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;        X86_HyperThreading = 1 &lt;&lt; 28,</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;        X86_AutomaticClockControl = 1 &lt;&lt; 29,</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        X86_IA64Processor = 1 &lt;&lt; 30</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    };</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <span class="comment">// Setup the auxiliary vectors. These will already have endian</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="comment">// conversion. Auxiliary vectors are loaded only for elf formatted</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <span class="comment">// executables; the auxv is responsible for passing information from</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <span class="comment">// the OS to the interpreter.</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <a class="code" href="classElfObject.html">ElfObject</a> * elfObject = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classElfObject.html">ElfObject</a> *<span class="keyword">&gt;</span>(<a class="code" href="classProcess.html#a7e09a81b81f3067f6ba99a15bc75a6b2">objFile</a>);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <span class="keywordflow">if</span> (elfObject) {</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;        uint64_t features =</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;            X86_OnboardFPU |</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;            X86_VirtualModeExtensions |</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;            X86_DebuggingExtensions |</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;            X86_PageSizeExtensions |</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;            X86_TimeStampCounter |</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;            X86_ModelSpecificRegisters |</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;            X86_PhysicalAddressExtensions |</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;            X86_MachineCheckExtensions |</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;            X86_CMPXCHG8Instruction |</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;            X86_OnboardAPIC |</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;            X86_SYSENTER_SYSEXIT |</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;            X86_MemoryTypeRangeRegisters |</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;            X86_PageGlobalEnable |</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;            X86_MachineCheckArchitecture |</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;            X86_CMOVInstruction |</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;            X86_PageAttributeTable |</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;            X86_36BitPSEs |</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">//            X86_ProcessorSerialNumber |</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;            X86_CLFLUSHInstruction |</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">//            X86_DebugTraceStore |</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">//            X86_ACPIViaMSR |</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;            X86_MultimediaExtensions |</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;            X86_FXSAVE_FXRSTOR |</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;            X86_StreamingSIMDExtensions |</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;            X86_StreamingSIMDExtensions2 |</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">//            X86_CPUSelfSnoop |</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">//            X86_HyperThreading |</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment">//            X86_AutomaticClockControl |</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">//            X86_IA64Processor |</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;            0;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;        <span class="comment">// Bits which describe the system hardware capabilities</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;        <span class="comment">// XXX Figure out what these should be</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aad6e66930f88d3e1a0c2c51f3f90f1851">M5_AT_HWCAP</a>, features);</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;        <span class="comment">// The system page size</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aadc94818dfb2bcdce8d734edb2dd84b21">M5_AT_PAGESZ</a>, <a class="code" href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">X86ISA::PageBytes</a>);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;        <span class="comment">// Frequency at which times() increments</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;        <span class="comment">// Defined to be 100 in the kernel source.</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa3bc3a7ebce080954256c4c54ba8bc2f3">M5_AT_CLKTCK</a>, 100);</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;        <span class="comment">// This is the virtual address of the program header tables if they</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;        <span class="comment">// appear in the executable image.</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa36f48f6eb495284ebf5d1b941c66b848">M5_AT_PHDR</a>, elfObject-&gt;<a class="code" href="classElfObject.html#a57cf19d458dc70f2610b9fa1cb8ee7bb">programHeaderTable</a>());</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;        <span class="comment">// This is the size of a program header entry from the elf file.</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa9c38dbe22c973257e5d54221bc7f7064">M5_AT_PHENT</a>, elfObject-&gt;<a class="code" href="classElfObject.html#ad2b6bd20b4e2d25e0b505baf9b1e585b">programHeaderSize</a>());</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;        <span class="comment">// This is the number of program headers from the original elf file.</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa74b22be1b0b521d3e5ed1fb1d350a70e">M5_AT_PHNUM</a>, elfObject-&gt;<a class="code" href="classElfObject.html#aff5042e50074874b6a2fe28bd15c3347">programHeaderCount</a>());</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;        <span class="comment">// This is the base address of the ELF interpreter; it should be</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;        <span class="comment">// zero for static executables or contain the base address for</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;        <span class="comment">// dynamic executables.</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa369cb0a7cd29fd54cd60406f0ba0dc95">M5_AT_BASE</a>, <a class="code" href="classProcess.html#a1b569509eb11a6ea6ef76227a940224e">getBias</a>());</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;        <span class="comment">// XXX Figure out what this should be.</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa3f73157f68676f6ed47d0435afaca5b1">M5_AT_FLAGS</a>, 0);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;        <span class="comment">// The entry point to the program</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aacd1785932da86fe7b1e720333108129f">M5_AT_ENTRY</a>, <a class="code" href="classProcess.html#a7e09a81b81f3067f6ba99a15bc75a6b2">objFile</a>-&gt;<a class="code" href="classObjectFile.html#a58ed331e56ce4cf7415f7b6d6a63c374">entryPoint</a>());</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;        <span class="comment">// Different user and group IDs</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa49db1e20ea3cb0fc497505fde04a8d15">M5_AT_UID</a>, <a class="code" href="classProcess.html#aff5c22682384938536e8b31f641ac90c">uid</a>());</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa029d064e22c49f3b6a88e57dfaeb4088">M5_AT_EUID</a>, <a class="code" href="classProcess.html#a411ab63689b3ed4e296d910e967251c1">euid</a>());</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa1a906102f77c4e798e34f7141947f378">M5_AT_GID</a>, <a class="code" href="classProcess.html#a43384ce49d2beb94fbb4582a331c9578">gid</a>());</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa56daba51d843a9826902813c6479bc31">M5_AT_EGID</a>, <a class="code" href="classProcess.html#aaea709c80fa578ed130603b170e3b0ba">egid</a>());</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;        <span class="comment">// Whether to enable &quot;secure mode&quot; in the executable</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa94e8f26f3de09fc99811055b35c06a8a">M5_AT_SECURE</a>, 0);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        <span class="comment">// The address of 16 &quot;random&quot; bytes.</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aacd564c0fc8762d6f9d446e7302975eb9">M5_AT_RANDOM</a>, 0);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;        <span class="comment">// The name of the program</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aabeb3769eab34dfa6cb33929d480b67ea">M5_AT_EXECFN</a>, 0);</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;        <span class="comment">// The platform string</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;        auxv.emplace_back(<a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa01850afee5ccb341118fa947def7faf2">M5_AT_PLATFORM</a>, 0);</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    }</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="comment">// Figure out how big the initial stack needs to be</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="comment">// A sentry NULL void pointer at the top of the stack.</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="keywordtype">int</span> sentry_size = intSize;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <span class="comment">// This is the name of the file which is present on the initial stack</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <span class="comment">// It&#39;s purpose is to let the user space linker examine the original file.</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keywordtype">int</span> file_name_size = filename.size() + 1;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">int</span> numRandomBytes = 16;</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <span class="keywordtype">int</span> aux_data_size = numRandomBytes;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="keywordtype">string</span> platform = <span class="stringliteral">&quot;x86_64&quot;</span>;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    aux_data_size += platform.size() + 1;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="keywordtype">int</span> env_data_size = 0;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classProcess.html#a032d4b10f81b1f39a3f9d555d4039d11">envp</a>.size(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;        env_data_size += <a class="code" href="classProcess.html#a032d4b10f81b1f39a3f9d555d4039d11">envp</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].size() + 1;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <span class="keywordtype">int</span> arg_data_size = 0;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classProcess.html#a70a4ad80a45989d22bf4ee1212707b07">argv</a>.size(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;        arg_data_size += <a class="code" href="classProcess.html#a70a4ad80a45989d22bf4ee1212707b07">argv</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>].size() + 1;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <span class="comment">// The info_block needs to be padded so its size is a multiple of the</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    <span class="comment">// alignment mask. Also, it appears that there needs to be at least some</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    <span class="comment">// padding, so if the size is already a multiple, we need to increase it</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    <span class="comment">// anyway.</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <span class="keywordtype">int</span> base_info_block_size =</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;        sentry_size + file_name_size + env_data_size + arg_data_size;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <span class="keywordtype">int</span> info_block_size = <a class="code" href="intmath_8hh.html#a84e5d209b4349b90d17e58d290630f2a">roundUp</a>(base_info_block_size, align);</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    <span class="keywordtype">int</span> info_block_padding = info_block_size - base_info_block_size;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    <span class="comment">// Each auxiliary vector is two 8 byte words</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    <span class="keywordtype">int</span> aux_array_size = intSize * 2 * (auxv.size() + 1);</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    <span class="keywordtype">int</span> envp_array_size = intSize * (<a class="code" href="classProcess.html#a032d4b10f81b1f39a3f9d555d4039d11">envp</a>.size() + 1);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <span class="keywordtype">int</span> argv_array_size = intSize * (<a class="code" href="classProcess.html#a70a4ad80a45989d22bf4ee1212707b07">argv</a>.size() + 1);</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <span class="keywordtype">int</span> argc_size = intSize;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <span class="comment">// Figure out the size of the contents of the actual initial frame</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <span class="keywordtype">int</span> frame_size =</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;        aux_array_size +</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;        envp_array_size +</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;        argv_array_size +</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;        argc_size;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    <span class="comment">// There needs to be padding after the auxiliary vector data so that the</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    <span class="comment">// very bottom of the stack is aligned properly.</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="keywordtype">int</span> partial_size = frame_size + aux_data_size;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="keywordtype">int</span> aligned_partial_size = <a class="code" href="intmath_8hh.html#a84e5d209b4349b90d17e58d290630f2a">roundUp</a>(partial_size, align);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="keywordtype">int</span> aux_padding = aligned_partial_size - partial_size;</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <span class="keywordtype">int</span> space_needed =</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;        info_block_size +</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;        aux_data_size +</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;        aux_padding +</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;        frame_size;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> stack_base = <a class="code" href="classProcess.html#a835522d672dd4675215c99fab2090f44">memState</a>-&gt;getStackBase();</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> stack_min = stack_base - space_needed;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    stack_min = <a class="code" href="intmath_8hh.html#a53b39f36cb9a3b6b6cf0240efef4dae2">roundDown</a>(stack_min, align);</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <span class="keywordtype">unsigned</span> stack_size = stack_base - stack_min;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;    stack_size = <a class="code" href="intmath_8hh.html#a84e5d209b4349b90d17e58d290630f2a">roundUp</a>(stack_size, pageSize);</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    <a class="code" href="classProcess.html#a835522d672dd4675215c99fab2090f44">memState</a>-&gt;setStackSize(stack_size);</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <span class="comment">// map memory</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> stack_end = <a class="code" href="intmath_8hh.html#a53b39f36cb9a3b6b6cf0240efef4dae2">roundDown</a>(stack_base - stack_size, pageSize);</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;Mapping the stack: 0x%x %dB\n&quot;</span>, stack_end, stack_size);</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <a class="code" href="classProcess.html#a6f44d1f7089c1d9ff3613d0c9cd67a69">allocateMem</a>(stack_end, stack_size);</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    <span class="comment">// map out initial stack contents</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    IntType sentry_base = stack_base - sentry_size;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    IntType file_name_base = sentry_base - file_name_size;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    IntType env_data_base = file_name_base - env_data_size;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    IntType arg_data_base = env_data_base - arg_data_size;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    IntType aux_data_base = arg_data_base - info_block_padding - aux_data_size;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    IntType auxv_array_base = aux_data_base - aux_array_size - aux_padding;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    IntType envp_array_base = auxv_array_base - envp_array_size;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    IntType argv_array_base = envp_array_base - argv_array_size;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    IntType argc_base = argv_array_base - argc_size;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;The addresses of items on the initial stack:\n&quot;</span>);</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - file name\n&quot;</span>, file_name_base);</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - env data\n&quot;</span>, env_data_base);</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - arg data\n&quot;</span>, arg_data_base);</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - aux data\n&quot;</span>, aux_data_base);</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - auxv array\n&quot;</span>, auxv_array_base);</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - envp array\n&quot;</span>, envp_array_base);</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - argv array\n&quot;</span>, argv_array_base);</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - argc \n&quot;</span>, argc_base);</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Stack, <span class="stringliteral">&quot;0x%x - stack min\n&quot;</span>, stack_min);</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    <span class="comment">// write contents to stack</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    <span class="comment">// figure out argc</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;    IntType argc = <a class="code" href="classProcess.html#a70a4ad80a45989d22bf4ee1212707b07">argv</a>.size();</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    IntType guestArgc = <a class="code" href="byteswap_8hh.html#a0056d1406080babcaeff852a5d6023b2">htole</a>(argc);</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <span class="comment">// Write out the sentry void *</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    IntType sentry_NULL = 0;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a">initVirtMem</a>.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(sentry_base, &amp;sentry_NULL, sentry_size);</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="comment">// Write the file name</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a">initVirtMem</a>.<a class="code" href="classPortProxy.html#a32be42342d4ed1c10b5a4f58ecef0112">writeString</a>(file_name_base, filename.c_str());</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    <span class="comment">// Fix up the aux vectors which point to data</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    assert(auxv[auxv.size() - 3].type == <a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aacd564c0fc8762d6f9d446e7302975eb9">M5_AT_RANDOM</a>);</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    auxv[auxv.size() - 3].val = aux_data_base;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;    assert(auxv[auxv.size() - 2].type == <a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aabeb3769eab34dfa6cb33929d480b67ea">M5_AT_EXECFN</a>);</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    auxv[auxv.size() - 2].val = argv_array_base;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    assert(auxv[auxv.size() - 1].type == <a class="code" href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa01850afee5ccb341118fa947def7faf2">M5_AT_PLATFORM</a>);</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    auxv[auxv.size() - 1].val = aux_data_base + numRandomBytes;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;    <span class="comment">// Copy the aux stuff</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> auxv_array_end = auxv_array_base;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;aux: auxv) {</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;        <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a">initVirtMem</a>.<a class="code" href="classPortProxy.html#a87c2105085c8964df5b1dc1d9d7235aa">write</a>(auxv_array_end, aux, <a class="code" href="namespaceX86ISA.html#a1b15c7793b4a28407009e079782acbaf">GuestByteOrder</a>);</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;        auxv_array_end += <span class="keyword">sizeof</span>(aux);</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    }</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    <span class="comment">// Write out the terminating zeroed auxiliary vector</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;    <span class="keyword">const</span> <a class="code" href="classAuxVector.html">AuxVector&lt;uint64_t&gt;</a> zero(0, 0);</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a">initVirtMem</a>.<a class="code" href="classPortProxy.html#a87c2105085c8964df5b1dc1d9d7235aa">write</a>(auxv_array_end, zero);</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    auxv_array_end += <span class="keyword">sizeof</span>(zero);</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;    <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a">initVirtMem</a>.<a class="code" href="classPortProxy.html#a32be42342d4ed1c10b5a4f58ecef0112">writeString</a>(aux_data_base, platform.c_str());</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <a class="code" href="process__impl_8hh.html#a580f196bfc351b8298e676c77f52f839">copyStringArray</a>(<a class="code" href="classProcess.html#a032d4b10f81b1f39a3f9d555d4039d11">envp</a>, envp_array_base, env_data_base,</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;                    <a class="code" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142ba27cb938a9a54fedfe5c69b927994bbef">LittleEndianByteOrder</a>, <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a">initVirtMem</a>);</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    <a class="code" href="process__impl_8hh.html#a580f196bfc351b8298e676c77f52f839">copyStringArray</a>(<a class="code" href="classProcess.html#a70a4ad80a45989d22bf4ee1212707b07">argv</a>, argv_array_base, arg_data_base,</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;                    <a class="code" href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142ba27cb938a9a54fedfe5c69b927994bbef">LittleEndianByteOrder</a>, <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a">initVirtMem</a>);</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <a class="code" href="classProcess.html#aa791dc03728728051e01c1f31f70748a">initVirtMem</a>.<a class="code" href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">writeBlob</a>(argc_base, &amp;guestArgc, intSize);</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <a class="code" href="classThreadContext.html">ThreadContext</a> *tc = <a class="code" href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182">system</a>-&gt;<a class="code" href="classSystem.html#aa082d14cb10a9dfe36c778606b4db0a5">getThreadContext</a>(<a class="code" href="classProcess.html#ade76923419714000a404c6fab50a803a">contextIds</a>[0]);</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <span class="comment">// Set the stack pointer register</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="namespaceX86ISA.html#ab10fd7300436b0390549d061e8e8f3aa">StackPointerReg</a>, stack_min);</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="comment">// There doesn&#39;t need to be any segment base added in since we&#39;re dealing</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <span class="comment">// with the flat segmentation model.</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(<a class="code" href="classProcess.html#a95cc0e9dedc41e560f3aba88d85803a1">getStartPC</a>());</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <span class="comment">// Align the &quot;stack_min&quot; to a page boundary.</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <a class="code" href="classProcess.html#a835522d672dd4675215c99fab2090f44">memState</a>-&gt;setStackMin(<a class="code" href="intmath_8hh.html#a53b39f36cb9a3b6b6cf0240efef4dae2">roundDown</a>(stack_min, pageSize));</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;}</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86__64Process.html#ad12828a7ee83dac11ecdee48d968fa41"> 1040</a></span>&#160;<a class="code" href="classX86ISA_1_1X86__64Process.html#ad12828a7ee83dac11ecdee48d968fa41">X86_64Process::argsInit</a>(<span class="keywordtype">int</span> pageSize)</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;{</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;AuxVector&lt;uint64_t&gt;</a> &gt; extraAuxvs;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    extraAuxvs.emplace_back(<a class="code" href="namespaceX86ISA.html#a5d457f072e472d81cede79be83c45498afe2d99fa097a8b8ec969976fa8d5c57a">M5_AT_SYSINFO_EHDR</a>, <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#ae8eebd6364c23a48c14f5a1d403ff127">base</a>);</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    X86Process::argsInit&lt;uint64_t&gt;(pageSize, extraAuxvs);</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;}</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="classX86ISA_1_1I386Process.html#a40e81b23cfc98b4d9480d96a31c8e980"> 1048</a></span>&#160;<a class="code" href="classX86ISA_1_1I386Process.html#a40e81b23cfc98b4d9480d96a31c8e980">I386Process::argsInit</a>(<span class="keywordtype">int</span> pageSize)</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;{</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;AuxVector&lt;uint32_t&gt;</a> &gt; extraAuxvs;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;    <span class="comment">//Tell the binary where the vsyscall part of the vsyscall page is.</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    extraAuxvs.emplace_back(<a class="code" href="namespaceX86ISA.html#a5d457f072e472d81cede79be83c45498a1cc89a8a35b213732c91acbe6c9f6975">M5_AT_SYSINFO</a>,</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;            <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#ae8eebd6364c23a48c14f5a1d403ff127">base</a> + <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#a7910e3117ab30dc6183eea291ba61df9">vsyscallOffset</a>);</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    extraAuxvs.emplace_back(<a class="code" href="namespaceX86ISA.html#a5d457f072e472d81cede79be83c45498afe2d99fa097a8b8ec969976fa8d5c57a">M5_AT_SYSINFO_EHDR</a>, <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>.<a class="code" href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#ae8eebd6364c23a48c14f5a1d403ff127">base</a>);</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    X86Process::argsInit&lt;uint32_t&gt;(pageSize, extraAuxvs);</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;}</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86Process.html#aaefa84bcfcd8234307dd6eb3e3ddd3c2"> 1059</a></span>&#160;<a class="code" href="classX86ISA_1_1X86Process.html#aaefa84bcfcd8234307dd6eb3e3ddd3c2">X86Process::setSyscallReturn</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <a class="code" href="classSyscallReturn.html">SyscallReturn</a> retval)</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;{</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(INTREG_RAX, retval.<a class="code" href="classSyscallReturn.html#aed4d45045499484f63428776be22fd24">encodedValue</a>());</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;}</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86__64Process.html#a4828b571fe0806e7bb151595d2e68b8d"> 1065</a></span>&#160;<a class="code" href="classX86ISA_1_1X86__64Process.html#a4828b571fe0806e7bb151595d2e68b8d">X86_64Process::getSyscallArg</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> &amp;<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;{</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    assert(i &lt; <a class="code" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">NumArgumentRegs</a>);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">ArgumentReg</a>[i++]);</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;}</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86__64Process.html#a10ff3be87c672b701c01698e000a5103"> 1072</a></span>&#160;<a class="code" href="classX86ISA_1_1X86__64Process.html#a10ff3be87c672b701c01698e000a5103">X86_64Process::setSyscallArg</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;{</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    assert(i &lt; <a class="code" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">NumArgumentRegs</a>);</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">ArgumentReg</a>[i], val);</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;}</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="classX86ISA_1_1X86__64Process.html#afcfa8b59efa9ae5bfca39c63355a6979"> 1079</a></span>&#160;<a class="code" href="classX86ISA_1_1X86__64Process.html#afcfa8b59efa9ae5bfca39c63355a6979">X86_64Process::clone</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *old_tc, <a class="code" href="classThreadContext.html">ThreadContext</a> *new_tc,</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;                     <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> flags)</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;{</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    <a class="code" href="classX86ISA_1_1X86Process.html#aef15b09d602652d295646c3e8aa00fde">X86Process::clone</a>(old_tc, new_tc, p, flags);</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    ((<a class="code" href="classX86ISA_1_1X86__64Process.html">X86_64Process</a>*)p)-&gt;vsyscallPage = <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;}</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="classX86ISA_1_1I386Process.html#ae67e399290a683ae14bd800459685060"> 1087</a></span>&#160;<a class="code" href="classX86ISA_1_1I386Process.html#ae67e399290a683ae14bd800459685060">I386Process::getSyscallArg</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> &amp;<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>)</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;{</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;    assert(i &lt; NumArgumentRegs32);</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(ArgumentReg32[i++]);</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;}</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="classX86ISA_1_1I386Process.html#a04724af4b1eecc67527148019f3a325e"> 1094</a></span>&#160;<a class="code" href="classX86ISA_1_1I386Process.html#ae67e399290a683ae14bd800459685060">I386Process::getSyscallArg</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> &amp;<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">width</a>)</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;{</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    assert(width == 32 || width == 64);</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    assert(i &lt; <a class="code" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">NumArgumentRegs</a>);</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    uint64_t retVal = tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(ArgumentReg32[i++]) &amp; <a class="code" href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">mask</a>(32);</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    <span class="keywordflow">if</span> (width == 64)</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;        retVal |= ((uint64_t)tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">ArgumentReg</a>[i++]) &lt;&lt; 32);</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    <span class="keywordflow">return</span> retVal;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;}</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="classX86ISA_1_1I386Process.html#a9c1ce3c6eb1f423c47b7eb08b32174a8"> 1105</a></span>&#160;<a class="code" href="classX86ISA_1_1I386Process.html#a9c1ce3c6eb1f423c47b7eb08b32174a8">I386Process::setSyscallArg</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;{</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;    assert(i &lt; <a class="code" href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">NumArgumentRegs</a>);</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    <span class="keywordflow">return</span> tc-&gt;<a class="code" href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">setIntReg</a>(<a class="code" href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">ArgumentReg</a>[i], val);</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;}</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="classX86ISA_1_1I386Process.html#aebf90adba4affb592605b15da91b25c8"> 1112</a></span>&#160;<a class="code" href="classX86ISA_1_1I386Process.html#aebf90adba4affb592605b15da91b25c8">I386Process::clone</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *old_tc, <a class="code" href="classThreadContext.html">ThreadContext</a> *new_tc,</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;                   <a class="code" href="classProcess.html">Process</a> *<a class="code" href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">p</a>, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> flags)</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;{</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <a class="code" href="classX86ISA_1_1X86Process.html#aef15b09d602652d295646c3e8aa00fde">X86Process::clone</a>(old_tc, new_tc, p, flags);</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    ((<a class="code" href="classX86ISA_1_1I386Process.html">I386Process</a>*)p)-&gt;vsyscallPage = <a class="code" href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">vsyscallPage</a>;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;}</div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aa74b22be1b0b521d3e5ed1fb1d350a70e"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa74b22be1b0b521d3e5ed1fb1d350a70e">M5_AT_PHNUM</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00065">aux_vector.hh:65</a></div></div>
<div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1I386Process_html_a7439078cbdecca3df0432ea72236a180"><div class="ttname"><a href="classX86ISA_1_1I386Process.html#a7439078cbdecca3df0432ea72236a180">X86ISA::I386Process::vsyscallPage</a></div><div class="ttdeci">VSyscallPage vsyscallPage</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00174">process.hh:174</a></div></div>
<div class="ttc" id="classProcess_html_a7e09a81b81f3067f6ba99a15bc75a6b2"><div class="ttname"><a href="classProcess.html#a7e09a81b81f3067f6ba99a15bc75a6b2">Process::objFile</a></div><div class="ttdeci">ObjectFile * objFile</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00218">process.hh:218</a></div></div>
<div class="ttc" id="classThreadContext_html_a23a64a50403b3a89e3ea71d4899a4363"><div class="ttname"><a href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a36eca17e44d76f310a507bb0cfea9a6d"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a36eca17e44d76f310a507bb0cfea9a6d">X86ISA::SEGMENT_REG_GS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00052">segment.hh:52</a></div></div>
<div class="ttc" id="classX86ISA_1_1PCState_html"><div class="ttname"><a href="classX86ISA_1_1PCState.html">X86ISA::PCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00289">types.hh:289</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8c853bf9c38a1d14954c054bc9e2b790"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8c853bf9c38a1d14954c054bc9e2b790">X86ISA::MISCREG_SF_MASK</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00253">misc.hh:253</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa0d5ff079cddddc56236abbc41b6c68b">X86ISA::MISCREG_CR8</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00115">misc.hh:115</a></div></div>
<div class="ttc" id="classEmulationPageTable_html_a3bf52c7c6fceb00179da87f9245439cf"><div class="ttname"><a href="classEmulationPageTable.html#a3bf52c7c6fceb00179da87f9245439cf">EmulationPageTable::map</a></div><div class="ttdeci">virtual void map(Addr vaddr, Addr paddr, int64_t size, uint64_t flags=0)</div><div class="ttdoc">Maps a virtual memory region to a physical memory region. </div><div class="ttdef"><b>Definition:</b> <a href="page__table_8cc_source.html#l00049">page_table.cc:49</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86__64Process_1_1VSyscallPage_html_ab851e9e1603694fef230fb8680a623b4"><div class="ttname"><a href="classX86ISA_1_1X86__64Process_1_1VSyscallPage.html#ab851e9e1603694fef230fb8680a623b4">X86ISA::X86_64Process::VSyscallPage::vgettimeofdayOffset</a></div><div class="ttdeci">Addr vgettimeofdayOffset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00116">process.hh:116</a></div></div>
<div class="ttc" id="classX86ISA_1_1I386Process_1_1VSyscallPage_html_a3c360fad5c38c3bd7668ad17119e6ec7"><div class="ttname"><a href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#a3c360fad5c38c3bd7668ad17119e6ec7">X86ISA::I386Process::VSyscallPage::size</a></div><div class="ttdeci">Addr size</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00156">process.hh:156</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a9511cfb57ca1af32cb4ce16e7a15ee99"><div class="ttname"><a href="namespaceX86ISA.html#a9511cfb57ca1af32cb4ce16e7a15ee99">X86ISA::installSegDesc</a></div><div class="ttdeci">void installSegDesc(ThreadContext *tc, SegmentRegIndex seg, SegDescriptor desc, bool longmode)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8cc_source.html#l00062">system.cc:62</a></div></div>
<div class="ttc" id="classElfObject_html_a57cf19d458dc70f2610b9fa1cb8ee7bb"><div class="ttname"><a href="classElfObject.html#a57cf19d458dc70f2610b9fa1cb8ee7bb">ElfObject::programHeaderTable</a></div><div class="ttdeci">Addr programHeaderTable()</div><div class="ttdef"><b>Definition:</b> <a href="elf__object_8hh_source.html#l00126">elf_object.hh:126</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799facd71fede0e161510ee37303b3876b86c">X86ISA::MISCREG_CR2</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00109">misc.hh:109</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aacd564c0fc8762d6f9d446e7302975eb9"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aacd564c0fc8762d6f9d446e7302975eb9">M5_AT_RANDOM</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00080">aux_vector.hh:80</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86Process_html_aef15b09d602652d295646c3e8aa00fde"><div class="ttname"><a href="classX86ISA_1_1X86Process.html#aef15b09d602652d295646c3e8aa00fde">X86ISA::X86Process::clone</a></div><div class="ttdeci">void clone(ThreadContext *old_tc, ThreadContext *new_tc, Process *process, RegVal flags) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00121">process.cc:121</a></div></div>
<div class="ttc" id="trace_8cc_html_a166fa10b86d8faa127fb7c78191e3e60"><div class="ttname"><a href="trace_8cc.html#a166fa10b86d8faa127fb7c78191e3e60">name</a></div><div class="ttdeci">const std::string &amp; name()</div><div class="ttdef"><b>Definition:</b> <a href="trace_8cc_source.html#l00049">trace.cc:49</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classX86ISA_1_1I386Process_html_a40e81b23cfc98b4d9480d96a31c8e980"><div class="ttname"><a href="classX86ISA_1_1I386Process.html#a40e81b23cfc98b4d9480d96a31c8e980">X86ISA::I386Process::argsInit</a></div><div class="ttdeci">void argsInit(int pageSize)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l01048">process.cc:1048</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a0b0d9c0eff4967402766d6fe694dd42a"><div class="ttname"><a href="namespaceX86ISA.html#a0b0d9c0eff4967402766d6fe694dd42a">X86ISA::syscallCodeVirtAddr</a></div><div class="ttdeci">const uint64_t syscallCodeVirtAddr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8hh_source.html#l00066">system.hh:66</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classX86ISA_1_1I386Process_html_ad8176d758464687ffc3e43bfe0c663b5"><div class="ttname"><a href="classX86ISA_1_1I386Process.html#ad8176d758464687ffc3e43bfe0c663b5">X86ISA::I386Process::syscall</a></div><div class="ttdeci">void syscall(int64_t callnum, ThreadContext *tc, Fault *fault) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00150">process.cc:150</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aa36f48f6eb495284ebf5d1b941c66b848"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa36f48f6eb495284ebf5d1b941c66b848">M5_AT_PHDR</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00063">aux_vector.hh:63</a></div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aa01850afee5ccb341118fa947def7faf2"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa01850afee5ccb341118fa947def7faf2">M5_AT_PLATFORM</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00075">aux_vector.hh:75</a></div></div>
<div class="ttc" id="classProcess_html_ade76923419714000a404c6fab50a803a"><div class="ttname"><a href="classProcess.html#ade76923419714000a404c6fab50a803a">Process::contextIds</a></div><div class="ttdeci">std::vector&lt; ContextID &gt; contextIds</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00168">process.hh:168</a></div></div>
<div class="ttc" id="classPortProxy_html_a32be42342d4ed1c10b5a4f58ecef0112"><div class="ttname"><a href="classPortProxy.html#a32be42342d4ed1c10b5a4f58ecef0112">PortProxy::writeString</a></div><div class="ttdeci">void writeString(Addr addr, const char *str) const</div><div class="ttdoc">Same as tryWriteString, but insists on success. </div><div class="ttdef"><b>Definition:</b> <a href="port__proxy_8hh_source.html#l00241">port_proxy.hh:241</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aa9c38dbe22c973257e5d54221bc7f7064"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa9c38dbe22c973257e5d54221bc7f7064">M5_AT_PHENT</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00064">aux_vector.hh:64</a></div></div>
<div class="ttc" id="aux__vector_8hh_html"><div class="ttname"><a href="aux__vector_8hh.html">aux_vector.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_acc2c70b9ee300b1b8c65d7dff1d3d7f0"><div class="ttname"><a href="classThreadContext.html#acc2c70b9ee300b1b8c65d7dff1d3d7f0">ThreadContext::setMiscRegNoEffect</a></div><div class="ttdeci">virtual void setMiscRegNoEffect(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="namespaceX86ISA_html_a5d457f072e472d81cede79be83c45498afe2d99fa097a8b8ec969976fa8d5c57a"><div class="ttname"><a href="namespaceX86ISA.html#a5d457f072e472d81cede79be83c45498afe2d99fa097a8b8ec969976fa8d5c57a">X86ISA::M5_AT_SYSINFO_EHDR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00057">process.hh:57</a></div></div>
<div class="ttc" id="classProcess_html_a6f44d1f7089c1d9ff3613d0c9cd67a69"><div class="ttname"><a href="classProcess.html#a6f44d1f7089c1d9ff3613d0c9cd67a69">Process::allocateMem</a></div><div class="ttdeci">void allocateMem(Addr vaddr, int64_t size, bool clobber=false)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8cc_source.html#l00343">process.cc:343</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa812fd46cf5265bea5b246cc85d194cd4">X86ISA::MISCREG_TSG_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00322">misc.hh:322</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a4bc5f6023125cc809da4a11abb94053e"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a4bc5f6023125cc809da4a11abb94053e">X86ISA::SEGMENT_REG_FS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00051">segment.hh:51</a></div></div>
<div class="ttc" id="arch_2x86_2process_8cc_html_adb959e0ca2dca6276b512e894e4a9bf7"><div class="ttname"><a href="arch_2x86_2process_8cc.html#adb959e0ca2dca6276b512e894e4a9bf7">ArchPageTable</a></div><div class="ttdeci">MultiLevelPageTable&lt; LongModePTE&lt; 47, 39 &gt;, LongModePTE&lt; 38, 30 &gt;, LongModePTE&lt; 29, 21 &gt;, LongModePTE&lt; 20, 12 &gt; &gt; ArchPageTable</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00106">process.cc:106</a></div></div>
<div class="ttc" id="classProcess_html_aa791dc03728728051e01c1f31f70748a"><div class="ttname"><a href="classProcess.html#aa791dc03728728051e01c1f31f70748a">Process::initVirtMem</a></div><div class="ttdeci">SETranslatingPortProxy initVirtMem</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00184">process.hh:184</a></div></div>
<div class="ttc" id="classProcess_html_aff5c22682384938536e8b31f641ac90c"><div class="ttname"><a href="classProcess.html#aff5c22682384938536e8b31f641ac90c">Process::uid</a></div><div class="ttdeci">uint64_t uid()</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00085">process.hh:85</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faeb8ed4d3862ca9814be1e92fec959fe5"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faeb8ed4d3862ca9814be1e92fec959fe5">X86ISA::MISCREG_IDTR_LIMIT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00360">misc.hh:360</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a1b15c7793b4a28407009e079782acbaf"><div class="ttname"><a href="namespaceX86ISA.html#a1b15c7793b4a28407009e079782acbaf">X86ISA::GuestByteOrder</a></div><div class="ttdeci">const ByteOrder GuestByteOrder</div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa__traits_8hh_source.html#l00050">isa_traits.hh:50</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86Process_html_a4564d8d1e7d4bd0fd604ba38ddf6ccda"><div class="ttname"><a href="classX86ISA_1_1X86Process.html#a4564d8d1e7d4bd0fd604ba38ddf6ccda">X86ISA::X86Process::argsInit</a></div><div class="ttdeci">void argsInit(int pageSize, std::vector&lt; AuxVector&lt; IntType &gt; &gt; extraAuxvs)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00757">process.cc:757</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a08b2fda9706e2b338df3e80c8bf4ecac"><div class="ttname"><a href="namespaceX86ISA.html#a08b2fda9706e2b338df3e80c8bf4ecac">X86ISA::MMIORegionPhysAddr</a></div><div class="ttdeci">const uint64_t MMIORegionPhysAddr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8hh_source.html#l00074">system.hh:74</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8232de826765d81b6db037ff1699b613">X86ISA::MISCREG_CS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00299">misc.hh:299</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86__64Process_1_1VSyscallPage_html_a1cea485c32d55da843e6f013023f8a3a"><div class="ttname"><a href="classX86ISA_1_1X86__64Process_1_1VSyscallPage.html#a1cea485c32d55da843e6f013023f8a3a">X86ISA::X86_64Process::VSyscallPage::vtimeOffset</a></div><div class="ttdeci">Addr vtimeOffset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00115">process.hh:115</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8ee8ddf98a2f47f37d6d3c7a91a68ae7">X86ISA::MISCREG_TSL</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00305">misc.hh:305</a></div></div>
<div class="ttc" id="classSystem_html_adc3a071de158acf9e690241ed5a67b1c"><div class="ttname"><a href="classSystem.html#adc3a071de158acf9e690241ed5a67b1c">System::allocPhysPages</a></div><div class="ttdeci">Addr allocPhysPages(int npages)</div><div class="ttdoc">Allocate npages contiguous unused physical pages. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8cc_source.html#l00404">system.cc:404</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classX86ISA_1_1I386Process_1_1VSyscallPage_html_ae8eebd6364c23a48c14f5a1d403ff127"><div class="ttname"><a href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#ae8eebd6364c23a48c14f5a1d403ff127">X86ISA::I386Process::VSyscallPage::base</a></div><div class="ttdeci">Addr base</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00155">process.hh:155</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae62b80312f6803c6e9881ba580856992">X86ISA::MISCREG_FS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00302">misc.hh:302</a></div></div>
<div class="ttc" id="arch_2x86_2process_8hh_html"><div class="ttname"><a href="arch_2x86_2process_8hh.html">process.hh</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdoc">Overload hash function for BasicBlockRange type. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00585">vec_reg.hh:585</a></div></div>
<div class="ttc" id="classProcess_html_a82e135756d9e04bff0aa367a1685ea97"><div class="ttname"><a href="classProcess.html#a82e135756d9e04bff0aa367a1685ea97">Process::initState</a></div><div class="ttdeci">void initState() override</div><div class="ttdoc">initState() is called on each SimObject when not restoring from a checkpoint. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8cc_source.html#l00317">process.cc:317</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aacd1785932da86fe7b1e720333108129f"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aacd1785932da86fe7b1e720333108129f">M5_AT_ENTRY</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00069">aux_vector.hh:69</a></div></div>
<div class="ttc" id="object__file_8hh_html"><div class="ttname"><a href="object__file_8hh.html">object_file.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab06693a31585903fad9ce8567a83b21e"><div class="ttname"><a href="namespaceX86ISA.html#ab06693a31585903fad9ce8567a83b21e">X86ISA::PageBytes</a></div><div class="ttdeci">const Addr PageBytes</div><div class="ttdef"><b>Definition:</b> <a href="x86_2isa__traits_8hh_source.html#l00053">isa_traits.hh:53</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_afa683dbe03df6ce01bcbb5e1d4ed1494"><div class="ttname"><a href="namespaceX86ISA.html#afa683dbe03df6ce01bcbb5e1d4ed1494">X86ISA::pc</a></div><div class="ttdeci">Bitfield&lt; 19 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00807">misc.hh:807</a></div></div>
<div class="ttc" id="multi__level__page__table_8hh_html"><div class="ttname"><a href="multi__level__page__table_8hh.html">multi_level_page_table.hh</a></div><div class="ttdoc">Declaration of a multi-level page table. </div></div>
<div class="ttc" id="intmath_8hh_html_a84e5d209b4349b90d17e58d290630f2a"><div class="ttname"><a href="intmath_8hh.html#a84e5d209b4349b90d17e58d290630f2a">roundUp</a></div><div class="ttdeci">T roundUp(const T &amp;val, const U &amp;align)</div><div class="ttdoc">This function is used to align addresses in memory. </div><div class="ttdef"><b>Definition:</b> <a href="intmath_8hh_source.html#l00168">intmath.hh:168</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86__64Process_html_a437dccea58b099f2e89602722babad59"><div class="ttname"><a href="classX86ISA_1_1X86__64Process.html#a437dccea58b099f2e89602722babad59">X86ISA::X86_64Process::X86_64Process</a></div><div class="ttdeci">X86_64Process(ProcessParams *params, ObjectFile *objFile, SyscallDesc *_syscallDescs, int _numSyscallDescs)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00129">process.cc:129</a></div></div>
<div class="ttc" id="classProcess_html_a835522d672dd4675215c99fab2090f44"><div class="ttname"><a href="classProcess.html#a835522d672dd4675215c99fab2090f44">Process::memState</a></div><div class="ttdeci">std::shared_ptr&lt; MemState &gt; memState</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00284">process.hh:284</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86Process_html_aaa2adc821e107820f2391e8b1da98880"><div class="ttname"><a href="classX86ISA_1_1X86Process.html#aaa2adc821e107820f2391e8b1da98880">X86ISA::X86Process::numSyscallDescs</a></div><div class="ttdeci">const int numSyscallDescs</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00067">process.hh:67</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86__64Process_1_1VSyscallPage_html_ae99784b7d708cf0b00411377c66410e5"><div class="ttname"><a href="classX86ISA_1_1X86__64Process_1_1VSyscallPage.html#ae99784b7d708cf0b00411377c66410e5">X86ISA::X86_64Process::VSyscallPage::base</a></div><div class="ttdeci">Addr base</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00113">process.hh:113</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab10fd7300436b0390549d061e8e8f3aa"><div class="ttname"><a href="namespaceX86ISA.html#ab10fd7300436b0390549d061e8e8f3aa">X86ISA::StackPointerReg</a></div><div class="ttdeci">const int StackPointerReg</div><div class="ttdef"><b>Definition:</b> <a href="x86_2registers_8hh_source.html#l00089">registers.hh:89</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a52a510687bc0408a9413f6d07c8b2f9a"><div class="ttname"><a href="namespaceX86ISA.html#a52a510687bc0408a9413f6d07c8b2f9a">X86ISA::ISTVirtAddr</a></div><div class="ttdeci">const uint64_t ISTVirtAddr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8hh_source.html#l00071">system.hh:71</a></div></div>
<div class="ttc" id="classSyscallReturn_html_aed4d45045499484f63428776be22fd24"><div class="ttname"><a href="classSyscallReturn.html#aed4d45045499484f63428776be22fd24">SyscallReturn::encodedValue</a></div><div class="ttdeci">int64_t encodedValue() const</div><div class="ttdoc">The encoded value (as described above) </div><div class="ttdef"><b>Definition:</b> <a href="syscall__return_8hh_source.html#l00104">syscall_return.hh:104</a></div></div>
<div class="ttc" id="syscall__desc_8hh_html"><div class="ttname"><a href="syscall__desc_8hh.html">syscall_desc.hh</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector</a></div><div class="ttdoc">STL vector class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00040">stl.hh:40</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a227b993ac419e080ec54dee0dcb1626b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">GenericISA::SimplePCState::pc</a></div><div class="ttdeci">Addr pc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00148">types.hh:148</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a5d457f072e472d81cede79be83c45498a1cc89a8a35b213732c91acbe6c9f6975"><div class="ttname"><a href="namespaceX86ISA.html#a5d457f072e472d81cede79be83c45498a1cc89a8a35b213732c91acbe6c9f6975">X86ISA::M5_AT_SYSINFO</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00056">process.hh:56</a></div></div>
<div class="ttc" id="base_2trace_8hh_html"><div class="ttname"><a href="base_2trace_8hh.html">trace.hh</a></div></div>
<div class="ttc" id="classSystem_html_aa082d14cb10a9dfe36c778606b4db0a5"><div class="ttname"><a href="classSystem.html#aa082d14cb10a9dfe36c778606b4db0a5">System::getThreadContext</a></div><div class="ttdeci">ThreadContext * getThreadContext(ContextID tid) const</div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00198">system.hh:198</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ad04b9a1c83358e3b1ebac1e4879765e1"><div class="ttname"><a href="namespaceX86ISA.html#ad04b9a1c83358e3b1ebac1e4879765e1">X86ISA::TSSVirtAddr</a></div><div class="ttdeci">const uint64_t TSSVirtAddr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8hh_source.html#l00069">system.hh:69</a></div></div>
<div class="ttc" id="arch_2x86_2system_8hh_html"><div class="ttname"><a href="arch_2x86_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa5143cee7dd7366abb6898c1037d6be02"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa5143cee7dd7366abb6898c1037d6be02">X86ISA::MISCREG_TR_EFF_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00343">misc.hh:343</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86__64Process_html_ad12828a7ee83dac11ecdee48d968fa41"><div class="ttname"><a href="classX86ISA_1_1X86__64Process.html#ad12828a7ee83dac11ecdee48d968fa41">X86ISA::X86_64Process::argsInit</a></div><div class="ttdeci">void argsInit(int pageSize)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l01040">process.cc:1040</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86__64Process_html"><div class="ttname"><a href="classX86ISA_1_1X86__64Process.html">X86ISA::X86_64Process</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00104">process.hh:104</a></div></div>
<div class="ttc" id="segment_8hh_html"><div class="ttname"><a href="segment_8hh.html">segment.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1I386Process_html"><div class="ttname"><a href="classX86ISA_1_1I386Process.html">X86ISA::I386Process</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00146">process.hh:146</a></div></div>
<div class="ttc" id="classSystem_html_aaa1beaff32cd6384df02c2f5fbb4a0ea"><div class="ttname"><a href="classSystem.html#aaa1beaff32cd6384df02c2f5fbb4a0ea">System::physProxy</a></div><div class="ttdeci">PortProxy physProxy</div><div class="ttdoc">Port to physical memory used for writing object files into ram at boot. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00215">system.hh:215</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8e093dd535184ca05e4635d7777354c7">X86ISA::MISCREG_CR4</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00111">misc.hh:111</a></div></div>
<div class="ttc" id="syscall__return_8hh_html"><div class="ttname"><a href="syscall__return_8hh.html">syscall_return.hh</a></div></div>
<div class="ttc" id="byteswap_8hh_html_a0056d1406080babcaeff852a5d6023b2"><div class="ttname"><a href="byteswap_8hh.html#a0056d1406080babcaeff852a5d6023b2">htole</a></div><div class="ttdeci">T htole(T value)</div><div class="ttdef"><b>Definition:</b> <a href="byteswap_8hh_source.html#l00144">byteswap.hh:144</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aa029d064e22c49f3b6a88e57dfaeb4088"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa029d064e22c49f3b6a88e57dfaeb4088">M5_AT_EUID</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00072">aux_vector.hh:72</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa597abff17cc7b64d3383d946754173ed">X86ISA::MISCREG_TR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00309">misc.hh:309</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae1275bdf418a5469280923ab4e55aca3">X86ISA::MISCREG_EFER</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00247">misc.hh:247</a></div></div>
<div class="ttc" id="classEmulationPageTable_html"><div class="ttname"><a href="classEmulationPageTable.html">EmulationPageTable</a></div><div class="ttdef"><b>Definition:</b> <a href="page__table_8hh_source.html#l00050">page_table.hh:50</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_abb8ec3742a54286da349c98a1a9c9755"><div class="ttname"><a href="namespaceX86ISA.html#abb8ec3742a54286da349c98a1a9c9755">X86ISA::MISCREG_SEG_ATTR</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_ATTR(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00535">misc.hh:535</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af93c7fd7ac0d329975952ac0c2a97f98"><div class="ttname"><a href="namespaceX86ISA.html#af93c7fd7ac0d329975952ac0c2a97f98">X86ISA::MISCREG_SEG_LIMIT</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_LIMIT(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00528">misc.hh:528</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_aca25a752542884c3ed09598d49f1447c"><div class="ttname"><a href="namespaceX86ISA.html#aca25a752542884c3ed09598d49f1447c">X86ISA::GDTVirtAddr</a></div><div class="ttdeci">const uint64_t GDTVirtAddr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8hh_source.html#l00067">system.hh:67</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a25a1ee3b11803ada7dbd9ed091ef9591"><div class="ttname"><a href="namespaceX86ISA.html#a25a1ee3b11803ada7dbd9ed091ef9591">X86ISA::MMIORegionVirtAddr</a></div><div class="ttdeci">const uint64_t MMIORegionVirtAddr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8hh_source.html#l00073">system.hh:73</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa7f76a111adc03c7db5ac83422b45565d"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa7f76a111adc03c7db5ac83422b45565d">X86ISA::MISCREG_TSG_EFF_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00340">misc.hh:340</a></div></div>
<div class="ttc" id="namespacesc__dt_html_aa8a2795f5850365931bf233ada09c94d"><div class="ttname"><a href="namespacesc__dt.html#aa8a2795f5850365931bf233ada09c94d">sc_dt::align</a></div><div class="ttdeci">void align(const scfx_rep &amp;lhs, const scfx_rep &amp;rhs, int &amp;new_wp, int &amp;len_mant, scfx_mant_ref &amp;lhs_mant, scfx_mant_ref &amp;rhs_mant)</div><div class="ttdef"><b>Definition:</b> <a href="scfx__rep_8cc_source.html#l02051">scfx_rep.cc:2051</a></div></div>
<div class="ttc" id="classPortProxy_html_aebea47cfdc5ac3bdd4f81411e8d6232a"><div class="ttname"><a href="classPortProxy.html#aebea47cfdc5ac3bdd4f81411e8d6232a">PortProxy::writeBlob</a></div><div class="ttdeci">void writeBlob(Addr addr, const void *p, int size) const</div><div class="ttdoc">Same as tryWriteBlob, but insists on success. </div><div class="ttdef"><b>Definition:</b> <a href="port__proxy_8hh_source.html#l00189">port_proxy.hh:189</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aa369cb0a7cd29fd54cd60406f0ba0dc95"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa369cb0a7cd29fd54cd60406f0ba0dc95">M5_AT_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00067">aux_vector.hh:67</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1d040714908a7f2cb590893a4060cec6">X86ISA::MISCREG_APIC_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00395">misc.hh:395</a></div></div>
<div class="ttc" id="x86_2isa__traits_8hh_html"><div class="ttname"><a href="x86_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86__64Process_html_afcfa8b59efa9ae5bfca39c63355a6979"><div class="ttname"><a href="classX86ISA_1_1X86__64Process.html#afcfa8b59efa9ae5bfca39c63355a6979">X86ISA::X86_64Process::clone</a></div><div class="ttdeci">void clone(ThreadContext *old_tc, ThreadContext *new_tc, Process *process, RegVal flags) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l01079">process.cc:1079</a></div></div>
<div class="ttc" id="classSimObject_html_ad9d09d7c79a0bb96f9cae5faf85aaa18"><div class="ttname"><a href="classSimObject.html#ad9d09d7c79a0bb96f9cae5faf85aaa18">SimObject::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00114">sim_object.hh:114</a></div></div>
<div class="ttc" id="classX86ISA_1_1LongModePTE_html"><div class="ttname"><a href="classX86ISA_1_1LongModePTE.html">X86ISA::LongModePTE</a></div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00156">pagetable.hh:156</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a3a801d0a728552f9b9952acd5dab25e8"><div class="ttname"><a href="namespaceX86ISA.html#a3a801d0a728552f9b9952acd5dab25e8">X86ISA::mask</a></div><div class="ttdeci">mask</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00798">misc.hh:798</a></div></div>
<div class="ttc" id="elf__object_8hh_html"><div class="ttname"><a href="elf__object_8hh.html">elf_object.hh</a></div></div>
<div class="ttc" id="classMemoryImage_html_a6ddabe78d7057fa9f8232f14b54f1cf9"><div class="ttname"><a href="classMemoryImage.html#a6ddabe78d7057fa9f8232f14b54f1cf9">MemoryImage::maxAddr</a></div><div class="ttdeci">Addr maxAddr() const</div><div class="ttdef"><b>Definition:</b> <a href="memory__image_8hh_source.html#l00131">memory_image.hh:131</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa995609a84476eb8f6746d9885f16612f">X86ISA::MISCREG_ES</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00298">misc.hh:298</a></div></div>
<div class="ttc" id="classX86ISA_1_1I386Process_1_1VSyscallPage_html_a7910e3117ab30dc6183eea291ba61df9"><div class="ttname"><a href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#a7910e3117ab30dc6183eea291ba61df9">X86ISA::I386Process::VSyscallPage::vsyscallOffset</a></div><div class="ttdeci">Addr vsyscallOffset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00157">process.hh:157</a></div></div>
<div class="ttc" id="process__impl_8hh_html_a580f196bfc351b8298e676c77f52f839"><div class="ttname"><a href="process__impl_8hh.html#a580f196bfc351b8298e676c77f52f839">copyStringArray</a></div><div class="ttdeci">void copyStringArray(std::vector&lt; std::string &gt; &amp;strings, AddrType array_ptr, AddrType data_ptr, const ByteOrder bo, PortProxy &amp;memProxy)</div><div class="ttdef"><b>Definition:</b> <a href="process__impl_8hh_source.html#l00043">process_impl.hh:43</a></div></div>
<div class="ttc" id="classProcess_html_a411ab63689b3ed4e296d910e967251c1"><div class="ttname"><a href="classProcess.html#a411ab63689b3ed4e296d910e967251c1">Process::euid</a></div><div class="ttdeci">uint64_t euid()</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00086">process.hh:86</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86Process_html"><div class="ttname"><a href="classX86ISA_1_1X86Process.html">X86ISA::X86Process</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00060">process.hh:60</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a2a6f5ba1bac6e96104d1d526eac9ce51"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a2a6f5ba1bac6e96104d1d526eac9ce51">X86ISA::SEGMENT_REG_CS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00048">segment.hh:48</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faaa3c9d75ec989918b6e2fb40dbaef70c"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faaa3c9d75ec989918b6e2fb40dbaef70c">X86ISA::MISCREG_TSL_ATTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00371">misc.hh:371</a></div></div>
<div class="ttc" id="classProcess_html_a95cc0e9dedc41e560f3aba88d85803a1"><div class="ttname"><a href="classProcess.html#a95cc0e9dedc41e560f3aba88d85803a1">Process::getStartPC</a></div><div class="ttdeci">Addr getStartPC()</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8cc_source.html#l00542">process.cc:542</a></div></div>
<div class="ttc" id="arch_2x86_2process_8cc_html_a21234b2bd5c54c61398b3eae42a7b474"><div class="ttname"><a href="arch_2x86_2process_8cc.html#a21234b2bd5c54c61398b3eae42a7b474">ArgumentReg32</a></div><div class="ttdeci">static const int ArgumentReg32[]</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00087">process.cc:87</a></div></div>
<div class="ttc" id="classProcess_html_a6473e213861119cc4bbbd4256fa3a182"><div class="ttname"><a href="classProcess.html#a6473e213861119cc4bbbd4256fa3a182">Process::system</a></div><div class="ttdeci">System * system</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00171">process.hh:171</a></div></div>
<div class="ttc" id="arch_2x86_2process_8cc_html_af2bb90a23fc27d090cab65b3ade30883"><div class="ttname"><a href="arch_2x86_2process_8cc.html#af2bb90a23fc27d090cab65b3ade30883">ArgumentReg</a></div><div class="ttdeci">static const int ArgumentReg[]</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00073">process.cc:73</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae8621bfada9f0ba5909c8575e2a7f4c7"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae8621bfada9f0ba5909c8575e2a7f4c7">X86ISA::MISCREG_TR_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00325">misc.hh:325</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aa94e8f26f3de09fc99811055b35c06a8a"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa94e8f26f3de09fc99811055b35c06a8a">M5_AT_SECURE</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00078">aux_vector.hh:78</a></div></div>
<div class="ttc" id="classElfObject_html"><div class="ttname"><a href="classElfObject.html">ElfObject</a></div><div class="ttdef"><b>Definition:</b> <a href="elf__object_8hh_source.html#l00058">elf_object.hh:58</a></div></div>
<div class="ttc" id="classAuxVector_html"><div class="ttname"><a href="classAuxVector.html">AuxVector</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00040">aux_vector.hh:40</a></div></div>
<div class="ttc" id="intmath_8hh_html_a53b39f36cb9a3b6b6cf0240efef4dae2"><div class="ttname"><a href="intmath_8hh.html#a53b39f36cb9a3b6b6cf0240efef4dae2">roundDown</a></div><div class="ttdeci">T roundDown(const T &amp;val, const U &amp;align)</div><div class="ttdoc">This function is used to align addresses in memory. </div><div class="ttdef"><b>Definition:</b> <a href="intmath_8hh_source.html#l00185">intmath.hh:185</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a2be5f0fc62327c298d9b7b646772cd7b"><div class="ttname"><a href="namespaceArmISA.html#a2be5f0fc62327c298d9b7b646772cd7b">ArmISA::NumArgumentRegs</a></div><div class="ttdeci">const int NumArgumentRegs</div><div class="ttdef"><b>Definition:</b> <a href="arm_2registers_8hh_source.html#l00114">registers.hh:114</a></div></div>
<div class="ttc" id="classProcess_html_ad20d158e007f8bf936c0790820c1f738"><div class="ttname"><a href="classProcess.html#ad20d158e007f8bf936c0790820c1f738">Process::kvmInSE</a></div><div class="ttdeci">bool kvmInSE</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00178">process.hh:178</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a08306ec4ab016be4899b8aab786245d8"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a08306ec4ab016be4899b8aab786245d8">X86ISA::SEGMENT_REG_SS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00049">segment.hh:49</a></div></div>
<div class="ttc" id="arch_2x86_2regs_2misc_8hh_html"><div class="ttname"><a href="arch_2x86_2regs_2misc_8hh.html">misc.hh</a></div></div>
<div class="ttc" id="classProcess_html_a032d4b10f81b1f39a3f9d555d4039d11"><div class="ttname"><a href="classProcess.html#a032d4b10f81b1f39a3f9d555d4039d11">Process::envp</a></div><div class="ttdeci">std::vector&lt; std::string &gt; envp</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00222">process.hh:222</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aa1a906102f77c4e798e34f7141947f378"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa1a906102f77c4e798e34f7141947f378">M5_AT_GID</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00073">aux_vector.hh:73</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86__64Process_html_a22afb8a4fda06e5855390fffa5aa0c34"><div class="ttname"><a href="classX86ISA_1_1X86__64Process.html#a22afb8a4fda06e5855390fffa5aa0c34">X86ISA::X86_64Process::initState</a></div><div class="ttdeci">void initState() override</div><div class="ttdoc">initState() is called on each SimObject when not restoring from a checkpoint. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00197">process.cc:197</a></div></div>
<div class="ttc" id="classThreadContext_html_a49c3ce8c24de55ea52f307a9f7929ab4"><div class="ttname"><a href="classThreadContext.html#a49c3ce8c24de55ea52f307a9f7929ab4">ThreadContext::setIntReg</a></div><div class="ttdeci">virtual void setIntReg(RegIndex reg_idx, RegVal val)=0</div></div>
<div class="ttc" id="namespaceX86ISA_html_a7a287359d6688cb50477df97dcbdd196"><div class="ttname"><a href="namespaceX86ISA.html#a7a287359d6688cb50477df97dcbdd196">X86ISA::MISCREG_SEG_SEL</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_SEL(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00507">misc.hh:507</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a5bc8a695e4619ccf733d545021fe664e"><div class="ttname"><a href="namespaceX86ISA.html#a5bc8a695e4619ccf733d545021fe664e">X86ISA::seg</a></div><div class="ttdeci">Bitfield&lt; 2, 0 &gt; seg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00084">types.hh:84</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a0d9f42dd36bf2b900e80c1dde939623c"><div class="ttname"><a href="namespaceX86ISA.html#a0d9f42dd36bf2b900e80c1dde939623c">X86ISA::PFHandlerVirtAddr</a></div><div class="ttdeci">const uint64_t PFHandlerVirtAddr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8hh_source.html#l00072">system.hh:72</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adcc3cf526a71c0dfaae020d432c78b83"><div class="ttname"><a href="base_2types_8hh.html#adcc3cf526a71c0dfaae020d432c78b83">ULL</a></div><div class="ttdeci">#define ULL(N)</div><div class="ttdoc">uint64_t constant </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00050">types.hh:50</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa47f9ee905ca88d7c1427ab8e3e60e9cc"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa47f9ee905ca88d7c1427ab8e3e60e9cc">X86ISA::MISCREG_STAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00249">misc.hh:249</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa11179aa20a263f43010065b9b06cd65b"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa11179aa20a263f43010065b9b06cd65b">X86ISA::MISCREG_LSTAR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00250">misc.hh:250</a></div></div>
<div class="ttc" id="classProcess_html_a2db5832551ed2afd7aad2e3ba86ce75e"><div class="ttname"><a href="classProcess.html#a2db5832551ed2afd7aad2e3ba86ce75e">Process::syscall</a></div><div class="ttdeci">virtual void syscall(int64_t callnum, ThreadContext *tc, Fault *fault)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8cc_source.html#l00440">process.cc:440</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af4b0aba25b0fa2ecd1b0a4d8560e9e68"><div class="ttname"><a href="namespaceX86ISA.html#af4b0aba25b0fa2ecd1b0a4d8560e9e68">X86ISA::IDTVirtAddr</a></div><div class="ttdeci">const uint64_t IDTVirtAddr</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2system_8hh_source.html#l00068">system.hh:68</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aa3f73157f68676f6ed47d0435afaca5b1"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa3f73157f68676f6ed47d0435afaca5b1">M5_AT_FLAGS</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00068">aux_vector.hh:68</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86__64Process_html_abc7ad2e9309d2ce16d21547d1c4d6c36"><div class="ttname"><a href="classX86ISA_1_1X86__64Process.html#abc7ad2e9309d2ce16d21547d1c4d6c36">X86ISA::X86_64Process::vsyscallPage</a></div><div class="ttdeci">VSyscallPage vsyscallPage</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00132">process.hh:132</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a27933143813a79b65b4183ff1360909b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">GenericISA::SimplePCState::npc</a></div><div class="ttdeci">Addr npc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00151">types.hh:151</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a2f65ff44478e6995ad84581ed1d194ac"><div class="ttname"><a href="namespaceAlphaISA.html#a2f65ff44478e6995ad84581ed1d194ac">AlphaISA::PageBytes</a></div><div class="ttdeci">const Addr PageBytes</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2isa__traits_8hh_source.html#l00047">isa_traits.hh:47</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a313686d10ce407058a35bddec45c211f"><div class="ttname"><a href="namespaceX86ISA.html#a313686d10ce407058a35bddec45c211f">X86ISA::system</a></div><div class="ttdeci">Bitfield&lt; 15 &gt; system</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00999">misc.hh:999</a></div></div>
<div class="ttc" id="classElfObject_html_ad2b6bd20b4e2d25e0b505baf9b1e585b"><div class="ttname"><a href="classElfObject.html#ad2b6bd20b4e2d25e0b505baf9b1e585b">ElfObject::programHeaderSize</a></div><div class="ttdeci">uint16_t programHeaderSize()</div><div class="ttdef"><b>Definition:</b> <a href="elf__object_8hh_source.html#l00127">elf_object.hh:127</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa8dd245c281a3325d44f4d261db7ffa58">X86ISA::MISCREG_SS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00300">misc.hh:300</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa1f7851b8028b79dc54adf44fa21b8717">X86ISA::MISCREG_DS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00301">misc.hh:301</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa40e081dbe0f5654718fc41ad0dd049f">X86ISA::MISCREG_TSG_LIMIT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00356">misc.hh:356</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faf1360ef34df2f4d95e3fc1b1ca7b2763">X86ISA::MISCREG_CS_ATTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00365">misc.hh:365</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a87bcdc0b65d98b32655bcdb4b3c0da56"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a87bcdc0b65d98b32655bcdb4b3c0da56">X86ISA::SEGMENT_REG_DS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00050">segment.hh:50</a></div></div>
<div class="ttc" id="classSyscallDesc_html"><div class="ttname"><a href="classSyscallDesc.html">SyscallDesc</a></div><div class="ttdoc">This class provides the wrapper interface for the system call implementations which are defined in th...</div><div class="ttdef"><b>Definition:</b> <a href="syscall__desc_8hh_source.html#l00067">syscall_desc.hh:67</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aadc94818dfb2bcdce8d734edb2dd84b21"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aadc94818dfb2bcdce8d734edb2dd84b21">M5_AT_PAGESZ</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00066">aux_vector.hh:66</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682a73bcb990878b08eac9d3b0e1ccaf8ec3"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682a73bcb990878b08eac9d3b0e1ccaf8ec3">X86ISA::NUM_SEGMENTREGS</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00064">segment.hh:64</a></div></div>
<div class="ttc" id="classPortProxy_html"><div class="ttname"><a href="classPortProxy.html">PortProxy</a></div><div class="ttdoc">This object is a proxy for a port or other object which implements the functional response protocol...</div><div class="ttdef"><b>Definition:</b> <a href="port__proxy_8hh_source.html#l00082">port_proxy.hh:82</a></div></div>
<div class="ttc" id="classX86ISA_1_1I386Process_html_aebf90adba4affb592605b15da91b25c8"><div class="ttname"><a href="classX86ISA_1_1I386Process.html#aebf90adba4affb592605b15da91b25c8">X86ISA::I386Process::clone</a></div><div class="ttdeci">void clone(ThreadContext *old_tc, ThreadContext *new_tc, Process *process, RegVal flags) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l01112">process.cc:1112</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa65e7b5d37fd76d1acf43cf2bf2a59371"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa65e7b5d37fd76d1acf43cf2bf2a59371">X86ISA::MISCREG_IDTR_BASE</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00326">misc.hh:326</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aa49db1e20ea3cb0fc497505fde04a8d15"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa49db1e20ea3cb0fc497505fde04a8d15">M5_AT_UID</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00071">aux_vector.hh:71</a></div></div>
<div class="ttc" id="classProcess_html_aeb1f0636e741b206059ffdbbc72bcf01"><div class="ttname"><a href="classProcess.html#aeb1f0636e741b206059ffdbbc72bcf01">Process::pTable</a></div><div class="ttdeci">EmulationPageTable * pTable</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00182">process.hh:182</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aad6e66930f88d3e1a0c2c51f3f90f1851"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aad6e66930f88d3e1a0c2c51f3f90f1851">M5_AT_HWCAP</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00076">aux_vector.hh:76</a></div></div>
<div class="ttc" id="page__table_8hh_html"><div class="ttname"><a href="page__table_8hh.html">page_table.hh</a></div><div class="ttdoc">Declarations of a non-full system Page Table. </div></div>
<div class="ttc" id="namespaceX86ISA_html_a310d36d3d8ec55a84d807cb7e1edf7d6"><div class="ttname"><a href="namespaceX86ISA.html#a310d36d3d8ec55a84d807cb7e1edf7d6">X86ISA::MISCREG_SEG_BASE</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_BASE(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00514">misc.hh:514</a></div></div>
<div class="ttc" id="classX86ISA_1_1I386Process_html_a9c1ce3c6eb1f423c47b7eb08b32174a8"><div class="ttname"><a href="classX86ISA_1_1I386Process.html#a9c1ce3c6eb1f423c47b7eb08b32174a8">X86ISA::I386Process::setSyscallArg</a></div><div class="ttdeci">void setSyscallArg(ThreadContext *tc, int i, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l01105">process.cc:1105</a></div></div>
<div class="ttc" id="classMultiLevelPageTable_html"><div class="ttname"><a href="classMultiLevelPageTable.html">MultiLevelPageTable</a></div><div class="ttdef"><b>Definition:</b> <a href="multi__level__page__table_8hh_source.html#l00182">multi_level_page_table.hh:182</a></div></div>
<div class="ttc" id="classX86ISA_1_1I386Process_html_ae67e399290a683ae14bd800459685060"><div class="ttname"><a href="classX86ISA_1_1I386Process.html#ae67e399290a683ae14bd800459685060">X86ISA::I386Process::getSyscallArg</a></div><div class="ttdeci">RegVal getSyscallArg(ThreadContext *tc, int &amp;i) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l01087">process.cc:1087</a></div></div>
<div class="ttc" id="classElfObject_html_aff5042e50074874b6a2fe28bd15c3347"><div class="ttname"><a href="classElfObject.html#aff5042e50074874b6a2fe28bd15c3347">ElfObject::programHeaderCount</a></div><div class="ttdeci">uint16_t programHeaderCount()</div><div class="ttdef"><b>Definition:</b> <a href="elf__object_8hh_source.html#l00128">elf_object.hh:128</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aa3bc3a7ebce080954256c4c54ba8bc2f3"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa3bc3a7ebce080954256c4c54ba8bc2f3">M5_AT_CLKTCK</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00077">aux_vector.hh:77</a></div></div>
<div class="ttc" id="namespaceX86ISA_html"><div class="ttname"><a href="namespaceX86ISA.html">X86ISA</a></div><div class="ttdoc">This is exposed globally, independent of the ISA. </div><div class="ttdef"><b>Definition:</b> <a href="acpi_8hh_source.html#l00057">acpi.hh:57</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300"><div class="ttname"><a href="namespaceX86ISA.html#adcf3309de68236e70dea4c9e105e4682aec9a81ccadce521fcfa555f3ee13e300">X86ISA::SEGMENT_REG_ES</a></div><div class="ttdef"><b>Definition:</b> <a href="segment_8hh_source.html#l00047">segment.hh:47</a></div></div>
<div class="ttc" id="process__impl_8hh_html"><div class="ttname"><a href="process__impl_8hh.html">process_impl.hh</a></div></div>
<div class="ttc" id="base_2types_8hh_html_aaeb92d42f5a6e27b8ba19f18d69d142ba27cb938a9a54fedfe5c69b927994bbef"><div class="ttname"><a href="base_2types_8hh.html#aaeb92d42f5a6e27b8ba19f18d69d142ba27cb938a9a54fedfe5c69b927994bbef">LittleEndianByteOrder</a></div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00266">types.hh:266</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa3e3d427294f2c9a745be9f0dc3d9f382"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa3e3d427294f2c9a745be9f0dc3d9f382">X86ISA::MISCREG_TR_ATTR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00375">misc.hh:375</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86Process_html_a16c08b9c3934e65c9a0534af1be3d353"><div class="ttname"><a href="classX86ISA_1_1X86Process.html#a16c08b9c3934e65c9a0534af1be3d353">X86ISA::X86Process::syscallDescs</a></div><div class="ttdeci">SyscallDesc * syscallDescs</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00066">process.hh:66</a></div></div>
<div class="ttc" id="classX86ISA_1_1I386Process_html_a583a358acfb64a0d6a9307b20a9f0d40"><div class="ttname"><a href="classX86ISA_1_1I386Process.html#a583a358acfb64a0d6a9307b20a9f0d40">X86ISA::I386Process::initState</a></div><div class="ttdeci">void initState() override</div><div class="ttdoc">initState() is called on each SimObject when not restoring from a checkpoint. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00637">process.cc:637</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faac6b39843de83aec17e32451496d4827"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faac6b39843de83aec17e32451496d4827">X86ISA::MISCREG_TR_LIMIT</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00359">misc.hh:359</a></div></div>
<div class="ttc" id="classProcess_html_a08f0033d47aba859d98bd4a442fcac78"><div class="ttname"><a href="classProcess.html#a08f0033d47aba859d98bd4a442fcac78">Process::clone</a></div><div class="ttdeci">virtual void clone(ThreadContext *old_tc, ThreadContext *new_tc, Process *new_p, RegVal flags)</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8cc_source.html#l00177">process.cc:177</a></div></div>
<div class="ttc" id="sim_2system_8hh_html"><div class="ttname"><a href="sim_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="classProcess_html_a596405bfe045add7f3fbcdaf357ab6d0"><div class="ttname"><a href="classProcess.html#a596405bfe045add7f3fbcdaf357ab6d0">Process::useForClone</a></div><div class="ttdeci">bool useForClone</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00180">process.hh:180</a></div></div>
<div class="ttc" id="classObjectFile_html_a58ed331e56ce4cf7415f7b6d6a63c374"><div class="ttname"><a href="classObjectFile.html#a58ed331e56ce4cf7415f7b6d6a63c374">ObjectFile::entryPoint</a></div><div class="ttdeci">Addr entryPoint() const</div><div class="ttdef"><b>Definition:</b> <a href="object__file_8hh_source.html#l00131">object_file.hh:131</a></div></div>
<div class="ttc" id="classX86ISA_1_1I386Process_1_1VSyscallPage_html_a17f19f02d469d51439c1204e0d96b276"><div class="ttname"><a href="classX86ISA_1_1I386Process_1_1VSyscallPage.html#a17f19f02d469d51439c1204e0d96b276">X86ISA::I386Process::VSyscallPage::vsysexitOffset</a></div><div class="ttdeci">Addr vsysexitOffset</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00158">process.hh:158</a></div></div>
<div class="ttc" id="namespaceArmISA_html_abc9d5266b21d878b506e99288cd73da8"><div class="ttname"><a href="namespaceArmISA.html#abc9d5266b21d878b506e99288cd73da8">ArmISA::width</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; width</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00071">miscregs_types.hh:71</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aa56daba51d843a9826902813c6479bc31"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aa56daba51d843a9826902813c6479bc31">M5_AT_EGID</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00074">aux_vector.hh:74</a></div></div>
<div class="ttc" id="classProcess_html_a43384ce49d2beb94fbb4582a331c9578"><div class="ttname"><a href="classProcess.html#a43384ce49d2beb94fbb4582a331c9578">Process::gid</a></div><div class="ttdeci">uint64_t gid()</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00087">process.hh:87</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86Process_html_aaefa84bcfcd8234307dd6eb3e3ddd3c2"><div class="ttname"><a href="classX86ISA_1_1X86Process.html#aaefa84bcfcd8234307dd6eb3e3ddd3c2">X86ISA::X86Process::setSyscallReturn</a></div><div class="ttdeci">void setSyscallReturn(ThreadContext *tc, SyscallReturn return_value) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l01059">process.cc:1059</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a48969e78833727c474e77163559d3cc0"><div class="ttname"><a href="namespaceX86ISA.html#a48969e78833727c474e77163559d3cc0">X86ISA::MISCREG_SEG_EFF_BASE</a></div><div class="ttdeci">static MiscRegIndex MISCREG_SEG_EFF_BASE(int index)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00521">misc.hh:521</a></div></div>
<div class="ttc" id="classProcess_html"><div class="ttname"><a href="classProcess.html">Process</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00064">process.hh:64</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fae5551f2a233f177e0832217b957665ec">X86ISA::MISCREG_MXCSR</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00382">misc.hh:382</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fab00d47d54de25b737c41c5347afa18fe">X86ISA::MISCREG_GS</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00303">misc.hh:303</a></div></div>
<div class="ttc" id="classPortProxy_html_a87c2105085c8964df5b1dc1d9d7235aa"><div class="ttname"><a href="classPortProxy.html#a87c2105085c8964df5b1dc1d9d7235aa">PortProxy::write</a></div><div class="ttdeci">void write(Addr address, const T &amp;data) const</div><div class="ttdoc">Write object T to address. </div><div class="ttdef"><b>Definition:</b> <a href="port__proxy_8hh_source.html#l00293">port_proxy.hh:293</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a46f7df8299e6ae64913f3c80fd5a6854"><div class="ttname"><a href="namespaceX86ISA.html#a46f7df8299e6ae64913f3c80fd5a6854">X86ISA::p</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; p</div><div class="ttdef"><b>Definition:</b> <a href="x86_2pagetable_8hh_source.html#l00152">pagetable.hh:152</a></div></div>
<div class="ttc" id="classProcess_html_a70a4ad80a45989d22bf4ee1212707b07"><div class="ttname"><a href="classProcess.html#a70a4ad80a45989d22bf4ee1212707b07">Process::argv</a></div><div class="ttdeci">std::vector&lt; std::string &gt; argv</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00221">process.hh:221</a></div></div>
<div class="ttc" id="classX86ISA_1_1I386Process_html_a0fdc13ea5841879373e02ea4cc1efa81"><div class="ttname"><a href="classX86ISA_1_1I386Process.html#a0fdc13ea5841879373e02ea4cc1efa81">X86ISA::I386Process::I386Process</a></div><div class="ttdeci">I386Process(ProcessParams *params, ObjectFile *objFile, SyscallDesc *_syscallDescs, int _numSyscallDescs)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00163">process.cc:163</a></div></div>
<div class="ttc" id="arch_2x86_2types_8hh_html"><div class="ttname"><a href="arch_2x86_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="classSyscallReturn_html"><div class="ttname"><a href="classSyscallReturn.html">SyscallReturn</a></div><div class="ttdoc">This class represents the return value from an emulated system call, including any errno setting...</div><div class="ttdef"><b>Definition:</b> <a href="syscall__return_8hh_source.html#l00054">syscall_return.hh:54</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86__64Process_html_a4828b571fe0806e7bb151595d2e68b8d"><div class="ttname"><a href="classX86ISA_1_1X86__64Process.html#a4828b571fe0806e7bb151595d2e68b8d">X86ISA::X86_64Process::getSyscallArg</a></div><div class="ttdeci">RegVal getSyscallArg(ThreadContext *tc, int &amp;i) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l01065">process.cc:1065</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799fa0fdd22dcd1166df277f7303e999ec14e">X86ISA::MISCREG_CR3</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00110">misc.hh:110</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86Process_html_ae1b45d08105b939d051d65b3469a833f"><div class="ttname"><a href="classX86ISA_1_1X86Process.html#ae1b45d08105b939d051d65b3469a833f">X86ISA::X86Process::_gdtSize</a></div><div class="ttdeci">Addr _gdtSize</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00064">process.hh:64</a></div></div>
<div class="ttc" id="arch_2x86_2process_8cc_html_a4a522b8848c4afad8c6404708a44a05f"><div class="ttname"><a href="arch_2x86_2process_8cc.html#a4a522b8848c4afad8c6404708a44a05f">M5_VAR_USED</a></div><div class="ttdeci">static const int NumArgumentRegs M5_VAR_USED</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00084">process.cc:84</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86__64Process_1_1VSyscallPage_html_adbce9abe0c310343a5af59d7b182aa0d"><div class="ttname"><a href="classX86ISA_1_1X86__64Process_1_1VSyscallPage.html#adbce9abe0c310343a5af59d7b182aa0d">X86ISA::X86_64Process::VSyscallPage::size</a></div><div class="ttdeci">Addr size</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00114">process.hh:114</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="classObjectFile_html"><div class="ttname"><a href="classObjectFile.html">ObjectFile</a></div><div class="ttdef"><b>Definition:</b> <a href="object__file_8hh_source.html#l00045">object_file.hh:45</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_af759a62a7aa431017a1a62fc14f4e14b"><div class="ttname"><a href="namespaceMipsISA.html#af759a62a7aa431017a1a62fc14f4e14b">MipsISA::ds</a></div><div class="ttdeci">Bitfield&lt; 15, 13 &gt; ds</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00237">pra_constants.hh:237</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="aux__vector_8hh_html_aeb4aa6d635512df433c7194b793c349aabeb3769eab34dfa6cb33929d480b67ea"><div class="ttname"><a href="aux__vector_8hh.html#aeb4aa6d635512df433c7194b793c349aabeb3769eab34dfa6cb33929d480b67ea">M5_AT_EXECFN</a></div><div class="ttdef"><b>Definition:</b> <a href="aux__vector_8hh_source.html#l00082">aux_vector.hh:82</a></div></div>
<div class="ttc" id="classProcess_html_a1b569509eb11a6ea6ef76227a940224e"><div class="ttname"><a href="classProcess.html#a1b569509eb11a6ea6ef76227a940224e">Process::getBias</a></div><div class="ttdeci">Addr getBias()</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8cc_source.html#l00534">process.cc:534</a></div></div>
<div class="ttc" id="classProcess_html_a90be00611687217072bc9ba7e314e41a"><div class="ttname"><a href="classProcess.html#a90be00611687217072bc9ba7e314e41a">Process::image</a></div><div class="ttdeci">MemoryImage image</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00219">process.hh:219</a></div></div>
<div class="ttc" id="classProcess_html_aaea709c80fa578ed130603b170e3b0ba"><div class="ttname"><a href="classProcess.html#aaea709c80fa578ed130603b170e3b0ba">Process::egid</a></div><div class="ttdeci">uint64_t egid()</div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00088">process.hh:88</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86Process_html_a2efc54029785e3d11f49d15588163f7a"><div class="ttname"><a href="classX86ISA_1_1X86Process.html#a2efc54029785e3d11f49d15588163f7a">X86ISA::X86Process::_gdtStart</a></div><div class="ttdeci">Addr _gdtStart</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8hh_source.html#l00063">process.hh:63</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e"><div class="ttname"><a href="namespaceX86ISA.html#af8ccd8de02dd5b6c8229d44bf5eb799faa2602148c68da24e5e13446f6d165f1e">X86ISA::MISCREG_CR0</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00107">misc.hh:107</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86Process_html_a5775c1a4fb39a48eae1fd40dd218a3f9"><div class="ttname"><a href="classX86ISA_1_1X86Process.html#a5775c1a4fb39a48eae1fd40dd218a3f9">X86ISA::X86Process::getDesc</a></div><div class="ttdeci">SyscallDesc * getDesc(int callnum) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l00189">process.cc:189</a></div></div>
<div class="ttc" id="classX86ISA_1_1X86__64Process_html_a10ff3be87c672b701c01698e000a5103"><div class="ttname"><a href="classX86ISA_1_1X86__64Process.html#a10ff3be87c672b701c01698e000a5103">X86ISA::X86_64Process::setSyscallArg</a></div><div class="ttdeci">void setSyscallArg(ThreadContext *tc, int i, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2process_8cc_source.html#l01072">process.cc:1072</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
